INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Sun May 29 17:15:14 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.8 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.96 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.17 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'FPGA/.settings/mutual_info.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling FPGA/.settings/mutual_info.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       is_encrypted FPGA/.settings/mutual_info.cpp 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "FPGA/.settings/mutual_info.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot" -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp" 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E FPGA/.settings/mutual_info.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp
Command       clang done; 2.2 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.47 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot" -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp"  -o "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/useless.bc
Command       clang done; 6.09 sec.
INFO-FLOW: Done: GCC PP time: 15.8 seconds per iteration
Execute       source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 -directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.56 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 -directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.48 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-dataflow-lawyer.mutual_info.pp.0.cpp.diag.yml /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-dataflow-lawyer.mutual_info.pp.0.cpp.out.log 2> /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-dataflow-lawyer.mutual_info.pp.0.cpp.err.log 
Command       ap_eval done; 7.29 sec.
Execute       source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:69:33
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:71:33
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:74:40
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:98:31
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:100:31
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:102:31
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:105:28
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:107:28
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:109:28
Execute       send_msg_by_id WARNING @200-471@%s%s 9 FPGA/.settings/mutual_info.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file FPGA/.settings/mutual_info.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tidy-3.1.mutual_info.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tidy-3.1.mutual_info.pp.0.cpp.out.log 2> /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tidy-3.1.mutual_info.pp.0.cpp.err.log 
Command         ap_eval done; 11.54 sec.
Execute         ap_eval exec -ignorestderr /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-legacy-rewriter.mutual_info.pp.0.cpp.out.log 2> /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-legacy-rewriter.mutual_info.pp.0.cpp.err.log 
Command         ap_eval done; 5.2 sec.
Command       tidy_31 done; 17.66 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 31.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 10.26 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot" -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.bc" 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.bc
Command       clang done; 6.2 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.g.bc -hls-opt -except-internalize mutual_information_master -L/new_xilinx/software/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.92 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1068.020 ; gain = 543.992 ; free physical = 16387 ; free virtual = 288152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1068.020 ; gain = 543.992 ; free physical = 16387 ; free virtual = 288152
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.pp.bc -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.25 sec.
Execute         llvm-ld /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/new_xilinx/software/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.67 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mutual_information_master -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.0.bc -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'wrapper_joint_histogram_1<ap_uint<8>, 262144u, ap_uint<22>, ap_uint<22>, 22u>' into 'compute' (FPGA/.settings/mutual_info.cpp:131).
INFO: [XFORM 203-603] Inlining function 'wrapper_entropy_1<ap_uint<22>, ap_uint<22>, float, 65536u>' into 'compute' (FPGA/.settings/mutual_info.cpp:145).
INFO: [XFORM 203-603] Inlining function 'wrapper_entropy_1<ap_uint<22>, ap_uint<22>, float, 256u>' into 'compute' (FPGA/.settings/mutual_info.cpp:147).
INFO: [XFORM 203-603] Inlining function 'wrapper_entropy_1<ap_uint<22>, ap_uint<22>, float, 256u>' into 'compute' (FPGA/.settings/mutual_info.cpp:146).
INFO: [XFORM 203-603] Inlining function 'compute' into 'mutual_information_master' (FPGA/.settings/mutual_info.cpp:190).
Command         transform done; 0.53 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1068.020 ; gain = 543.992 ; free physical = 15986 ; free virtual = 287763
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.1.bc -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'hls::log' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'compute_entropy<ap_uint<22>, float, 65536u>' (FPGA/.settings/entropy.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'compute_entropy<ap_uint<22>, float, 256u>' (FPGA/.settings/entropy.h:61) automatically.
Command         transform done; 290.17 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] FPGA/.settings/histogram.h:97: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:06:03 ; elapsed = 00:06:09 . Memory (MB): peak = 1085.285 ; gain = 561.258 ; free physical = 15406 ; free virtual = 287207
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.1.bc to /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.o.1.bc -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (FPGA/.settings/entropy.h:94) in function 'hist_row<ap_uint<22>, 256u, 256u, ap_uint<22>, ap_uint<22>, 22u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (FPGA/.settings/entropy.h:112) in function 'hist_row<ap_uint<22>, 256u, 256u, ap_uint<22>, ap_uint<22>, 22u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FPGA/.settings/histogram.h:91) in function 'sum_joint_histogram<ap_uint<22>, 65536u, ap_uint<22>, 1u, ap_uint<22>, 22u, ap_uint<22>, 22u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (FPGA/.settings/histogram.h:69) in function 'joint_histogram<ap_uint<8>, 262144u, 0u, ap_uint<22>, ap_uint<22>, 22u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (FPGA/.settings/entropy.h:98) in function 'hist_row<ap_uint<22>, 256u, 256u, ap_uint<22>, ap_uint<22>, 22u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (FPGA/.settings/entropy.h:115) in function 'hist_row<ap_uint<22>, 256u, 256u, ap_uint<22>, ap_uint<22>, 22u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (FPGA/.settings/entropy.h:73) in function 'compute_entropy<ap_uint<22>, float, 65536u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (FPGA/.settings/entropy.h:73) in function 'compute_entropy<ap_uint<22>, float, 256u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FPGA/.settings/histogram.h:96) in function 'sum_joint_histogram<ap_uint<22>, 65536u, ap_uint<22>, 1u, ap_uint<22>, 22u, ap_uint<22>, 22u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (FPGA/.settings/histogram.h:101) in function 'sum_joint_histogram<ap_uint<22>, 65536u, ap_uint<22>, 1u, ap_uint<22>, 22u, ap_uint<22>, 22u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (FPGA/.settings/histogram.h:72) in function 'joint_histogram<ap_uint<8>, 262144u, 0u, ap_uint<22>, ap_uint<22>, 22u>' completely with a factor of 1.
WARNING: [XFORM 203-105] Cannot partition array 'acc_array.V.1' : incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'j_h.V' : incorrect partition factor 1.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ref_pe_stream.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'j_h_pe_stream.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'flt_pe_stream.V.V' .
INFO: [XFORM 203-101] Partitioning array 'tmp.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'j_h.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref_pe_stream.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'j_h_pe_stream.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flt_pe_stream.V.V' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'hls::log' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'compute_entropy<ap_uint<22>, float, 65536u>' (FPGA/.settings/entropy.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'compute_entropy<ap_uint<22>, float, 256u>' (FPGA/.settings/entropy.h:61) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop  (FPGA/.settings/mutual_info.cpp:189)  of function 'mutual_information_master'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 15 process function(s): 
	 'dataflow_in_loop.entry171'
	 'axi2stream<ap_uint<8>, 262144u>168'
	 'axi2stream<ap_uint<8>, 262144u>'
	 'split_stream<ap_uint<8>, ap_uint<8>, 8u, 262144u, 1u>'
	 'split_stream<ap_uint<8>, ap_uint<8>, 8u, 262144u, 1u>'
	 'joint_histogram<ap_uint<8>, 262144u, 0u, ap_uint<22>, ap_uint<22>, 22u>'
	 'sum_joint_histogram<ap_uint<22>, 65536u, ap_uint<22>, 1u, ap_uint<22>, 22u, ap_uint<22>, 22u>'
	 'tri_stream<ap_uint<22>, 65536u>'
	 'hist_row<ap_uint<22>, 256u, 256u, ap_uint<22>, ap_uint<22>, 22u>'
	 'hist_col<ap_uint<22>, 256u, 256u>'
	 'compute_entropy<ap_uint<22>, float, 65536u>'
	 'compute_entropy<ap_uint<22>, float, 256u>'
	 'compute_entropy<ap_uint<22>, float, 256u>'
	 'compute_mutual_information<float, float>'
	 'stream2axi<float, 1u>'.
Command         transform done; 36.75 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FPGA/.settings/entropy.h:131:33) to (FPGA/.settings/entropy.h:131:28) in function 'hist_col<ap_uint<22>, 256u, 256u>'... converting 3 basic blocks.
Command         transform done; 0.71 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:40 ; elapsed = 00:06:47 . Memory (MB): peak = 1212.023 ; gain = 687.996 ; free physical = 15320 ; free virtual = 287119
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.o.2.bc -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_OUT' (FPGA/.settings/histogram.h:68:41) in function 'joint_histogram<ap_uint<8>, 262144u, 0u, ap_uint<22>, ap_uint<22>, 22u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (FPGA/.settings/entropy.h:93:15) in function 'hist_row<ap_uint<22>, 256u, 256u, ap_uint<22>, ap_uint<22>, 22u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (FPGA/.settings/entropy.h:130:15) in function 'hist_col<ap_uint<22>, 256u, 256u>'.
WARNING: [XFORM 203-631] Renaming function 'tri_stream<ap_uint<22>, 65536u>' to 'tri_stream' (FPGA/.settings/utils.hpp:95:29)
WARNING: [XFORM 203-631] Renaming function 'sum_joint_histogram<ap_uint<22>, 65536u, ap_uint<22>, 1u, ap_uint<22>, 22u, ap_uint<22>, 22u>' to 'sum_joint_histogram' (FPGA/.settings/histogram.h:91:26)
WARNING: [XFORM 203-631] Renaming function 'stream2axi<float, 1u>' to 'stream2axi' (FPGA/.settings/utils.hpp:106:5)
WARNING: [XFORM 203-631] Renaming function 'split_stream<ap_uint<8>, ap_uint<8>, 8u, 262144u, 1u>' to 'split_stream' (FPGA/.settings/utils.hpp:69:29)
WARNING: [XFORM 203-631] Renaming function 'joint_histogram<ap_uint<8>, 262144u, 0u, ap_uint<22>, ap_uint<22>, 22u>' to 'joint_histogram' (FPGA/.settings/histogram.h:49:25)
WARNING: [XFORM 203-631] Renaming function 'hist_row<ap_uint<22>, 256u, 256u, ap_uint<22>, ap_uint<22>, 22u>' to 'hist_row' (FPGA/.settings/entropy.h:93:20)
WARNING: [XFORM 203-631] Renaming function 'hist_col<ap_uint<22>, 256u, 256u>' to 'hist_col' (FPGA/.settings/entropy.h:130:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop.entry171' to 'dataflow_in_loop.ent' (FPGA/.settings/mutual_info.cpp:62:1)
WARNING: [XFORM 203-631] Renaming function 'compute_mutual_information<float, float>' to 'compute_mutual_infor' (FPGA/.settings/entropy.h:154:2)
WARNING: [XFORM 203-631] Renaming function 'compute_entropy<ap_uint<22>, float, 65536u>' to 'compute_entropy' (FPGA/.settings/entropy.h:9:26)
WARNING: [XFORM 203-631] Renaming function 'compute_entropy<ap_uint<22>, float, 256u>' to 'compute_entropy.1' (FPGA/.settings/entropy.h:9:26)
WARNING: [XFORM 203-631] Renaming function 'axi2stream<ap_uint<8>, 262144u>168' to 'axi2stream168' (FPGA/.settings/utils.hpp:37:29)
WARNING: [XFORM 203-631] Renaming function 'axi2stream<ap_uint<8>, 262144u>' to 'axi2stream' (FPGA/.settings/utils.hpp:37:29)
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'j_h.V.0'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 262144 on port 'in.V' (FPGA/.settings/utils.hpp:39:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 262144 on port 'input_img.V' (FPGA/.settings/utils.hpp:39:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'j_h.V.0' (FPGA/.settings/histogram.h:58:15)
INFO: [HLS 200-472] Inferring partial write operation for 'j_h.V.0' (FPGA/.settings/histogram.h:65:13)
INFO: [HLS 200-472] Inferring partial write operation for 'j_h.V.0' (FPGA/.settings/histogram.h:75:6)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_array.V.1' (FPGA/.settings/entropy.h:107:20)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_array.V' (FPGA/.settings/entropy.h:135:5)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_entropy' (FPGA/.settings/entropy.h:50:30)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_entropy' (FPGA/.settings/entropy.h:63:4)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_entropy' (FPGA/.settings/entropy.h:50:30)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_entropy' (FPGA/.settings/entropy.h:63:4)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop.entry9' to 'dataflow_in_loop.ent.1' 
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop.ent' to 'dataflow_in_loop.ent.1.1' (FPGA/.settings/mutual_info.cpp:62:2)
Command         transform done; 4.7 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:45 ; elapsed = 00:06:51 . Memory (MB): peak = 1340.023 ; gain = 815.996 ; free physical = 15154 ; free virtual = 286954
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 334.95 sec.
Command     elaborate done; 407.74 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mutual_information_master' ...
Execute       ap_set_top_model mutual_information_master 
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop.ent.1' to 'dataflow_in_loop_ent_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop.ent.1.1' to 'dataflow_in_loop_ent_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_entropy.1' to 'compute_entropy_1'.
Execute       get_model_list mutual_information_master -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mutual_information_master 
Execute       preproc_iomode -model dataflow_in_loop 
Execute       preproc_iomode -model stream2axi 
Execute       preproc_iomode -model compute_mutual_infor 
Execute       preproc_iomode -model compute_entropy.1 
Execute       preproc_iomode -model compute_entropy 
Execute       preproc_iomode -model hist_col 
Execute       preproc_iomode -model hist_row 
Execute       preproc_iomode -model tri_stream 
Execute       preproc_iomode -model sum_joint_histogram 
Execute       preproc_iomode -model joint_histogram 
Execute       preproc_iomode -model split_stream 
Execute       preproc_iomode -model axi2stream 
Execute       preproc_iomode -model axi2stream168 
Execute       preproc_iomode -model dataflow_in_loop.ent.1.1 
Execute       preproc_iomode -model dataflow_in_loop.ent.1 
Execute       get_model_list mutual_information_master -filter all-wo-channel 
INFO-FLOW: Model list for configure: dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master
INFO-FLOW: Configuring Module : dataflow_in_loop.ent.1 ...
Execute       set_default_model dataflow_in_loop.ent.1 
Execute       apply_spec_resource_limit dataflow_in_loop.ent.1 
INFO-FLOW: Configuring Module : dataflow_in_loop.ent.1.1 ...
Execute       set_default_model dataflow_in_loop.ent.1.1 
Execute       apply_spec_resource_limit dataflow_in_loop.ent.1.1 
INFO-FLOW: Configuring Module : axi2stream168 ...
Execute       set_default_model axi2stream168 
Execute       apply_spec_resource_limit axi2stream168 
INFO-FLOW: Configuring Module : axi2stream ...
Execute       set_default_model axi2stream 
Execute       apply_spec_resource_limit axi2stream 
INFO-FLOW: Configuring Module : split_stream ...
Execute       set_default_model split_stream 
Execute       apply_spec_resource_limit split_stream 
INFO-FLOW: Configuring Module : joint_histogram ...
Execute       set_default_model joint_histogram 
Execute       apply_spec_resource_limit joint_histogram 
INFO-FLOW: Configuring Module : sum_joint_histogram ...
Execute       set_default_model sum_joint_histogram 
Execute       apply_spec_resource_limit sum_joint_histogram 
INFO-FLOW: Configuring Module : tri_stream ...
Execute       set_default_model tri_stream 
Execute       apply_spec_resource_limit tri_stream 
INFO-FLOW: Configuring Module : hist_row ...
Execute       set_default_model hist_row 
Execute       apply_spec_resource_limit hist_row 
INFO-FLOW: Configuring Module : hist_col ...
Execute       set_default_model hist_col 
Execute       apply_spec_resource_limit hist_col 
INFO-FLOW: Configuring Module : compute_entropy ...
Execute       set_default_model compute_entropy 
Execute       apply_spec_resource_limit compute_entropy 
INFO-FLOW: Configuring Module : compute_entropy.1 ...
Execute       set_default_model compute_entropy.1 
Execute       apply_spec_resource_limit compute_entropy.1 
INFO-FLOW: Configuring Module : compute_mutual_infor ...
Execute       set_default_model compute_mutual_infor 
Execute       apply_spec_resource_limit compute_mutual_infor 
INFO-FLOW: Configuring Module : stream2axi ...
Execute       set_default_model stream2axi 
Execute       apply_spec_resource_limit stream2axi 
INFO-FLOW: Configuring Module : dataflow_in_loop ...
Execute       set_default_model dataflow_in_loop 
Execute       apply_spec_resource_limit dataflow_in_loop 
INFO-FLOW: Configuring Module : mutual_information_master ...
Execute       set_default_model mutual_information_master 
Execute       apply_spec_resource_limit mutual_information_master 
INFO-FLOW: Model list for preprocess: dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master
INFO-FLOW: Preprocessing Module: dataflow_in_loop.ent.1 ...
Execute       set_default_model dataflow_in_loop.ent.1 
Execute       cdfg_preprocess -model dataflow_in_loop.ent.1 
Execute       rtl_gen_preprocess dataflow_in_loop.ent.1 
INFO-FLOW: Preprocessing Module: dataflow_in_loop.ent.1.1 ...
Execute       set_default_model dataflow_in_loop.ent.1.1 
Execute       cdfg_preprocess -model dataflow_in_loop.ent.1.1 
Execute       rtl_gen_preprocess dataflow_in_loop.ent.1.1 
INFO-FLOW: Preprocessing Module: axi2stream168 ...
Execute       set_default_model axi2stream168 
Execute       cdfg_preprocess -model axi2stream168 
Execute       rtl_gen_preprocess axi2stream168 
INFO-FLOW: Preprocessing Module: axi2stream ...
Execute       set_default_model axi2stream 
Execute       cdfg_preprocess -model axi2stream 
Execute       rtl_gen_preprocess axi2stream 
INFO-FLOW: Preprocessing Module: split_stream ...
Execute       set_default_model split_stream 
Execute       cdfg_preprocess -model split_stream 
Execute       rtl_gen_preprocess split_stream 
INFO-FLOW: Preprocessing Module: joint_histogram ...
Execute       set_default_model joint_histogram 
Execute       cdfg_preprocess -model joint_histogram 
Execute       rtl_gen_preprocess joint_histogram 
INFO-FLOW: Preprocessing Module: sum_joint_histogram ...
Execute       set_default_model sum_joint_histogram 
Execute       cdfg_preprocess -model sum_joint_histogram 
Execute       rtl_gen_preprocess sum_joint_histogram 
INFO-FLOW: Preprocessing Module: tri_stream ...
Execute       set_default_model tri_stream 
Execute       cdfg_preprocess -model tri_stream 
Execute       rtl_gen_preprocess tri_stream 
INFO-FLOW: Preprocessing Module: hist_row ...
Execute       set_default_model hist_row 
Execute       cdfg_preprocess -model hist_row 
Execute       rtl_gen_preprocess hist_row 
INFO-FLOW: Preprocessing Module: hist_col ...
Execute       set_default_model hist_col 
Execute       cdfg_preprocess -model hist_col 
Execute       rtl_gen_preprocess hist_col 
INFO-FLOW: Preprocessing Module: compute_entropy ...
Execute       set_default_model compute_entropy 
Execute       cdfg_preprocess -model compute_entropy 
Execute       rtl_gen_preprocess compute_entropy 
INFO-FLOW: Preprocessing Module: compute_entropy.1 ...
Execute       set_default_model compute_entropy.1 
Execute       cdfg_preprocess -model compute_entropy.1 
Execute       rtl_gen_preprocess compute_entropy.1 
INFO-FLOW: Preprocessing Module: compute_mutual_infor ...
Execute       set_default_model compute_mutual_infor 
Execute       cdfg_preprocess -model compute_mutual_infor 
Execute       rtl_gen_preprocess compute_mutual_infor 
INFO-FLOW: Preprocessing Module: stream2axi ...
Execute       set_default_model stream2axi 
Execute       cdfg_preprocess -model stream2axi 
Execute       rtl_gen_preprocess stream2axi 
INFO-FLOW: Preprocessing Module: dataflow_in_loop ...
Execute       set_default_model dataflow_in_loop 
Execute       cdfg_preprocess -model dataflow_in_loop 
Execute       rtl_gen_preprocess dataflow_in_loop 
INFO-FLOW: Preprocessing Module: mutual_information_master ...
Execute       set_default_model mutual_information_master 
Execute       cdfg_preprocess -model mutual_information_master 
Execute       rtl_gen_preprocess mutual_information_master 
INFO-FLOW: Model list for synthesis: dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_ent_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop.ent.1 
Execute       schedule -model dataflow_in_loop.ent.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 411.51 seconds; current allocated memory: 414.092 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1.verbose.sched.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop.ent.1.
Execute       set_default_model dataflow_in_loop.ent.1 
Execute       bind -model dataflow_in_loop.ent.1 
BIND OPTION: model=dataflow_in_loop.ent.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 414.193 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1.verbose.bind.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop.ent.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_ent_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop.ent.1.1 
Execute       schedule -model dataflow_in_loop.ent.1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 414.236 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1_1.verbose.sched.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop.ent.1.1.
Execute       set_default_model dataflow_in_loop.ent.1.1 
Execute       bind -model dataflow_in_loop.ent.1.1 
BIND OPTION: model=dataflow_in_loop.ent.1.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 414.314 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1_1.verbose.bind.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1_1.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop.ent.1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi2stream168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi2stream168 
Execute       schedule -model axi2stream168 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 414.427 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream168.verbose.sched.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream168.sched.adb -f 
INFO-FLOW: Finish scheduling axi2stream168.
Execute       set_default_model axi2stream168 
Execute       bind -model axi2stream168 
BIND OPTION: model=axi2stream168
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 414.606 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream168.verbose.bind.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream168.bind.adb -f 
INFO-FLOW: Finish binding axi2stream168.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi2stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi2stream 
Execute       schedule -model axi2stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 414.751 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream.verbose.sched.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream.sched.adb -f 
INFO-FLOW: Finish scheduling axi2stream.
Execute       set_default_model axi2stream 
Execute       bind -model axi2stream 
BIND OPTION: model=axi2stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 414.948 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream.verbose.bind.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream.bind.adb -f 
INFO-FLOW: Finish binding axi2stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model split_stream 
Execute       schedule -model split_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 415.042 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/split_stream.verbose.sched.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/split_stream.sched.adb -f 
INFO-FLOW: Finish scheduling split_stream.
Execute       set_default_model split_stream 
Execute       bind -model split_stream 
BIND OPTION: model=split_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 415.132 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/split_stream.verbose.bind.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/split_stream.bind.adb -f 
INFO-FLOW: Finish binding split_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'joint_histogram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model joint_histogram 
Execute       schedule -model joint_histogram 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HIST'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_OUT_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 415.380 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/joint_histogram.verbose.sched.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/joint_histogram.sched.adb -f 
INFO-FLOW: Finish scheduling joint_histogram.
Execute       set_default_model joint_histogram 
Execute       bind -model joint_histogram 
BIND OPTION: model=joint_histogram
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 415.711 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/joint_histogram.verbose.bind.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/joint_histogram.bind.adb -f 
INFO-FLOW: Finish binding joint_histogram.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_joint_histogram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sum_joint_histogram 
Execute       schedule -model sum_joint_histogram 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 415.791 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/sum_joint_histogram.verbose.sched.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/sum_joint_histogram.sched.adb -f 
INFO-FLOW: Finish scheduling sum_joint_histogram.
Execute       set_default_model sum_joint_histogram 
Execute       bind -model sum_joint_histogram 
BIND OPTION: model=sum_joint_histogram
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 415.881 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/sum_joint_histogram.verbose.bind.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/sum_joint_histogram.bind.adb -f 
INFO-FLOW: Finish binding sum_joint_histogram.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tri_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tri_stream 
Execute       schedule -model tri_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 415.952 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tri_stream.verbose.sched.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tri_stream.sched.adb -f 
INFO-FLOW: Finish scheduling tri_stream.
Execute       set_default_model tri_stream 
Execute       bind -model tri_stream 
BIND OPTION: model=tri_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 416.064 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tri_stream.verbose.bind.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tri_stream.bind.adb -f 
INFO-FLOW: Finish binding tri_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hist_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hist_row 
Execute       schedule -model hist_row 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 416.230 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_row.verbose.sched.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_row.sched.adb -f 
INFO-FLOW: Finish scheduling hist_row.
Execute       set_default_model hist_row 
Execute       bind -model hist_row 
BIND OPTION: model=hist_row
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 416.451 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_row.verbose.bind.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_row.bind.adb -f 
INFO-FLOW: Finish binding hist_row.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hist_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hist_col 
Execute       schedule -model hist_col 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 416.621 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_col.verbose.sched.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_col.sched.adb -f 
INFO-FLOW: Finish scheduling hist_col.
Execute       set_default_model hist_col 
Execute       bind -model hist_col 
BIND OPTION: model=hist_col
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 416.825 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_col.verbose.bind.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_col.bind.adb -f 
INFO-FLOW: Finish binding hist_col.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_entropy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_entropy 
Execute       schedule -model compute_entropy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 417.286 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy.verbose.sched.rpt 
Command       syn_report done; 0.3 sec.
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy.sched.adb -f 
INFO-FLOW: Finish scheduling compute_entropy.
Execute       set_default_model compute_entropy 
Execute       bind -model compute_entropy 
BIND OPTION: model=compute_entropy
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 417.916 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy.verbose.bind.rpt 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy.bind.adb -f 
INFO-FLOW: Finish binding compute_entropy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_entropy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_entropy.1 
Execute       schedule -model compute_entropy.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 418.451 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy_1.verbose.sched.rpt 
Command       syn_report done; 0.31 sec.
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_entropy.1.
Execute       set_default_model compute_entropy.1 
Execute       bind -model compute_entropy.1 
BIND OPTION: model=compute_entropy.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 419.117 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy_1.verbose.bind.rpt 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy_1.bind.adb -f 
INFO-FLOW: Finish binding compute_entropy.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_mutual_infor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_mutual_infor 
Execute       schedule -model compute_mutual_infor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 419.265 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_mutual_infor.verbose.sched.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_mutual_infor.sched.adb -f 
INFO-FLOW: Finish scheduling compute_mutual_infor.
Execute       set_default_model compute_mutual_infor 
Execute       bind -model compute_mutual_infor 
BIND OPTION: model=compute_mutual_infor
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 419.386 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_mutual_infor.verbose.bind.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_mutual_infor.bind.adb -f 
INFO-FLOW: Finish binding compute_mutual_infor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream2axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream2axi 
Execute       schedule -model stream2axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'stream2axi'.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'mutual_info' (FPGA/.settings/utils.hpp:110->FPGA/.settings/mutual_info.cpp:157->FPGA/.settings/mutual_info.cpp:190->FPGA/.settings/mutual_info.cpp:157->FPGA/.settings/mutual_info.cpp:190) within the last cycle (II = 1).
Please consider increasing the initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 419.460 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/stream2axi.verbose.sched.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/stream2axi.sched.adb -f 
INFO-FLOW: Finish scheduling stream2axi.
Execute       set_default_model stream2axi 
Execute       bind -model stream2axi 
BIND OPTION: model=stream2axi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 419.570 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/stream2axi.verbose.bind.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/stream2axi.bind.adb -f 
INFO-FLOW: Finish binding stream2axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop 
Execute       schedule -model dataflow_in_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 419.809 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop.verbose.sched.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop.
Execute       set_default_model dataflow_in_loop 
Execute       bind -model dataflow_in_loop 
BIND OPTION: model=dataflow_in_loop
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.64 sec.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 420.469 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop.verbose.bind.rpt 
Command       syn_report done; 0.34 sec.
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mutual_information_master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mutual_information_master 
Execute       schedule -model mutual_information_master 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 420.687 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.verbose.sched.rpt 
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.sched.adb -f 
INFO-FLOW: Finish scheduling mutual_information_master.
Execute       set_default_model mutual_information_master 
Execute       bind -model mutual_information_master 
BIND OPTION: model=mutual_information_master
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 420.972 MB.
Execute       syn_report -verbosereport -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.verbose.bind.rpt 
Command       syn_report done; 0.33 sec.
Execute       db_write -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.bind.adb -f 
INFO-FLOW: Finish binding mutual_information_master.
Execute       get_model_list mutual_information_master -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dataflow_in_loop.ent.1 
Execute       rtl_gen_preprocess dataflow_in_loop.ent.1.1 
Execute       rtl_gen_preprocess axi2stream168 
Execute       rtl_gen_preprocess axi2stream 
Execute       rtl_gen_preprocess split_stream 
Execute       rtl_gen_preprocess joint_histogram 
Execute       rtl_gen_preprocess sum_joint_histogram 
Execute       rtl_gen_preprocess tri_stream 
Execute       rtl_gen_preprocess hist_row 
Execute       rtl_gen_preprocess hist_col 
Execute       rtl_gen_preprocess compute_entropy 
Execute       rtl_gen_preprocess compute_entropy.1 
Execute       rtl_gen_preprocess compute_mutual_infor 
Execute       rtl_gen_preprocess stream2axi 
Execute       rtl_gen_preprocess dataflow_in_loop 
Execute       rtl_gen_preprocess mutual_information_master 
INFO-FLOW: Model list for RTL generation: dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_ent_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop.ent.1 -vendor xilinx -mg_file /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_ent_1'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 421.306 MB.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop.ent.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/systemc/dataflow_in_loop_ent_1 -synmodules dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master 
Execute       gen_rtl dataflow_in_loop.ent.1 -style xilinx -f -lang vhdl -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/vhdl/dataflow_in_loop_ent_1 
Execute       gen_rtl dataflow_in_loop.ent.1 -style xilinx -f -lang vlog -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/verilog/dataflow_in_loop_ent_1 
Execute       syn_report -csynth -model dataflow_in_loop.ent.1 -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/dataflow_in_loop_ent_1_csynth.rpt 
Execute       syn_report -rtlxml -model dataflow_in_loop.ent.1 -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/dataflow_in_loop_ent_1_csynth.xml 
Execute       syn_report -verbosereport -model dataflow_in_loop.ent.1 -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1.verbose.rpt 
Execute       db_write -model dataflow_in_loop.ent.1 -f -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1.adb 
Execute       gen_tb_info dataflow_in_loop.ent.1 -p /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_ent_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop.ent.1.1 -vendor xilinx -mg_file /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_ent_1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 421.674 MB.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop.ent.1.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/systemc/dataflow_in_loop_ent_1_1 -synmodules dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master 
Execute       gen_rtl dataflow_in_loop.ent.1.1 -style xilinx -f -lang vhdl -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/vhdl/dataflow_in_loop_ent_1_1 
Execute       gen_rtl dataflow_in_loop.ent.1.1 -style xilinx -f -lang vlog -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/verilog/dataflow_in_loop_ent_1_1 
Execute       syn_report -csynth -model dataflow_in_loop.ent.1.1 -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/dataflow_in_loop_ent_1_1_csynth.rpt 
Execute       syn_report -rtlxml -model dataflow_in_loop.ent.1.1 -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/dataflow_in_loop_ent_1_1_csynth.xml 
Execute       syn_report -verbosereport -model dataflow_in_loop.ent.1.1 -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1_1.verbose.rpt 
Execute       db_write -model dataflow_in_loop.ent.1.1 -f -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1_1.adb 
Execute       gen_tb_info dataflow_in_loop.ent.1.1 -p /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi2stream168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi2stream168 -vendor xilinx -mg_file /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream168.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi2stream168'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 422.278 MB.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi2stream168 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/systemc/axi2stream168 -synmodules dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master 
Execute       gen_rtl axi2stream168 -style xilinx -f -lang vhdl -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/vhdl/axi2stream168 
Execute       gen_rtl axi2stream168 -style xilinx -f -lang vlog -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/verilog/axi2stream168 
Execute       syn_report -csynth -model axi2stream168 -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/axi2stream168_csynth.rpt 
Execute       syn_report -rtlxml -model axi2stream168 -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/axi2stream168_csynth.xml 
Execute       syn_report -verbosereport -model axi2stream168 -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream168.verbose.rpt 
Execute       db_write -model axi2stream168 -f -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream168.adb 
Execute       gen_tb_info axi2stream168 -p /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream168 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi2stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi2stream -vendor xilinx -mg_file /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi2stream'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 423.220 MB.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi2stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/systemc/axi2stream -synmodules dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master 
Execute       gen_rtl axi2stream -style xilinx -f -lang vhdl -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/vhdl/axi2stream 
Execute       gen_rtl axi2stream -style xilinx -f -lang vlog -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/verilog/axi2stream 
Execute       syn_report -csynth -model axi2stream -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/axi2stream_csynth.rpt 
Execute       syn_report -rtlxml -model axi2stream -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/axi2stream_csynth.xml 
Execute       syn_report -verbosereport -model axi2stream -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream.verbose.rpt 
Execute       db_write -model axi2stream -f -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream.adb 
Execute       gen_tb_info axi2stream -p /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model split_stream -vendor xilinx -mg_file /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/split_stream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_stream'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 423.939 MB.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       gen_rtl split_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/systemc/split_stream -synmodules dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master 
Execute       gen_rtl split_stream -style xilinx -f -lang vhdl -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/vhdl/split_stream 
Execute       gen_rtl split_stream -style xilinx -f -lang vlog -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/verilog/split_stream 
Execute       syn_report -csynth -model split_stream -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/split_stream_csynth.rpt 
Execute       syn_report -rtlxml -model split_stream -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/split_stream_csynth.xml 
Execute       syn_report -verbosereport -model split_stream -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/split_stream.verbose.rpt 
Execute       db_write -model split_stream -f -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/split_stream.adb 
Execute       gen_tb_info split_stream -p /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/split_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'joint_histogram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model joint_histogram -vendor xilinx -mg_file /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/joint_histogram.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'joint_histogram_j_h_V_0' to 'joint_histogram_jbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'joint_histogram'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 424.879 MB.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       gen_rtl joint_histogram -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/systemc/joint_histogram -synmodules dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master 
Execute       gen_rtl joint_histogram -style xilinx -f -lang vhdl -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/vhdl/joint_histogram 
Execute       gen_rtl joint_histogram -style xilinx -f -lang vlog -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/verilog/joint_histogram 
Execute       syn_report -csynth -model joint_histogram -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/joint_histogram_csynth.rpt 
Execute       syn_report -rtlxml -model joint_histogram -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/joint_histogram_csynth.xml 
Execute       syn_report -verbosereport -model joint_histogram -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/joint_histogram.verbose.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -model joint_histogram -f -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/joint_histogram.adb 
Execute       gen_tb_info joint_histogram -p /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/joint_histogram 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_joint_histogram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sum_joint_histogram -vendor xilinx -mg_file /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/sum_joint_histogram.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_joint_histogram'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 426.318 MB.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       gen_rtl sum_joint_histogram -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/systemc/sum_joint_histogram -synmodules dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master 
Execute       gen_rtl sum_joint_histogram -style xilinx -f -lang vhdl -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/vhdl/sum_joint_histogram 
Execute       gen_rtl sum_joint_histogram -style xilinx -f -lang vlog -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/verilog/sum_joint_histogram 
Execute       syn_report -csynth -model sum_joint_histogram -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/sum_joint_histogram_csynth.rpt 
Execute       syn_report -rtlxml -model sum_joint_histogram -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/sum_joint_histogram_csynth.xml 
Execute       syn_report -verbosereport -model sum_joint_histogram -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/sum_joint_histogram.verbose.rpt 
Execute       db_write -model sum_joint_histogram -f -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/sum_joint_histogram.adb 
Execute       gen_tb_info sum_joint_histogram -p /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/sum_joint_histogram 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tri_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tri_stream -vendor xilinx -mg_file /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tri_stream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'tri_stream'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 426.809 MB.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       gen_rtl tri_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/systemc/tri_stream -synmodules dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master 
Execute       gen_rtl tri_stream -style xilinx -f -lang vhdl -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/vhdl/tri_stream 
Execute       gen_rtl tri_stream -style xilinx -f -lang vlog -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/verilog/tri_stream 
Execute       syn_report -csynth -model tri_stream -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/tri_stream_csynth.rpt 
Execute       syn_report -rtlxml -model tri_stream -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/tri_stream_csynth.xml 
Execute       syn_report -verbosereport -model tri_stream -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tri_stream.verbose.rpt 
Execute       db_write -model tri_stream -f -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tri_stream.adb 
Execute       gen_tb_info tri_stream -p /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tri_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hist_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model hist_row -vendor xilinx -mg_file /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_row.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'hist_row_acc_array_V_1' to 'hist_row_acc_arracud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hist_row'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 427.606 MB.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       gen_rtl hist_row -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/systemc/hist_row -synmodules dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master 
Execute       gen_rtl hist_row -style xilinx -f -lang vhdl -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/vhdl/hist_row 
Execute       gen_rtl hist_row -style xilinx -f -lang vlog -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/verilog/hist_row 
Execute       syn_report -csynth -model hist_row -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/hist_row_csynth.rpt 
Execute       syn_report -rtlxml -model hist_row -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/hist_row_csynth.xml 
Execute       syn_report -verbosereport -model hist_row -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_row.verbose.rpt 
Execute       db_write -model hist_row -f -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_row.adb 
Execute       gen_tb_info hist_row -p /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_row 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hist_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model hist_col -vendor xilinx -mg_file /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_col.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'hist_col_acc_array_V' to 'hist_col_acc_arradEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hist_col'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 428.909 MB.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       gen_rtl hist_col -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/systemc/hist_col -synmodules dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master 
Execute       gen_rtl hist_col -style xilinx -f -lang vhdl -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/vhdl/hist_col 
Execute       gen_rtl hist_col -style xilinx -f -lang vlog -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/verilog/hist_col 
Execute       syn_report -csynth -model hist_col -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/hist_col_csynth.rpt 
Execute       syn_report -rtlxml -model hist_col -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/hist_col_csynth.xml 
Execute       syn_report -verbosereport -model hist_col -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_col.verbose.rpt 
Execute       db_write -model hist_col -f -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_col.adb 
Execute       gen_tb_info hist_col -p /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_col 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_entropy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_entropy -vendor xilinx -mg_file /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_entropy_tmp_entropy' to 'compute_entropy_teOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mutual_information_master_fadd_32ns_32ns_32_4_full_dsp_1' to 'mutual_informatiofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mutual_information_master_fmul_32ns_32ns_32_2_max_dsp_1' to 'mutual_informatiog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mutual_information_master_fdiv_32ns_32ns_32_8_1' to 'mutual_informatiohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mutual_information_master_uitofp_32ns_32_3_1' to 'mutual_informatioibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mutual_information_master_flog_32ns_32ns_32_6_full_dsp_1' to 'mutual_informatiojbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mutual_informatiofYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mutual_informatiog8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mutual_informatiohbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mutual_informatioibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mutual_informatiojbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_entropy'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 431.143 MB.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_entropy -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/systemc/compute_entropy -synmodules dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master 
Execute       gen_rtl compute_entropy -style xilinx -f -lang vhdl -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/vhdl/compute_entropy 
Execute       gen_rtl compute_entropy -style xilinx -f -lang vlog -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/verilog/compute_entropy 
Execute       syn_report -csynth -model compute_entropy -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/compute_entropy_csynth.rpt 
Execute       syn_report -rtlxml -model compute_entropy -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/compute_entropy_csynth.xml 
Execute       syn_report -verbosereport -model compute_entropy -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy.verbose.rpt 
Command       syn_report done; 0.27 sec.
Execute       db_write -model compute_entropy -f -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy.adb 
Execute       gen_tb_info compute_entropy -p /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_entropy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_entropy.1 -vendor xilinx -mg_file /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_entropy_1_tmp_entropy' to 'compute_entropy_1kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mutual_informatiofYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mutual_informatiog8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mutual_informatiohbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mutual_informatioibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mutual_informatiojbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_entropy_1'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 434.174 MB.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_entropy.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/systemc/compute_entropy_1 -synmodules dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master 
Execute       gen_rtl compute_entropy.1 -style xilinx -f -lang vhdl -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/vhdl/compute_entropy_1 
Execute       gen_rtl compute_entropy.1 -style xilinx -f -lang vlog -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/verilog/compute_entropy_1 
Execute       syn_report -csynth -model compute_entropy.1 -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/compute_entropy_1_csynth.rpt 
Execute       syn_report -rtlxml -model compute_entropy.1 -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/compute_entropy_1_csynth.xml 
Execute       syn_report -verbosereport -model compute_entropy.1 -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy_1.verbose.rpt 
Command       syn_report done; 0.26 sec.
Execute       db_write -model compute_entropy.1 -f -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy_1.adb 
Execute       gen_tb_info compute_entropy.1 -p /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_mutual_infor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_mutual_infor -vendor xilinx -mg_file /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_mutual_infor.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'mutual_information_master_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'mutual_informatiolbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mutual_informatiog8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mutual_informatiolbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_mutual_infor'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 436.095 MB.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_mutual_infor -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/systemc/compute_mutual_infor -synmodules dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master 
Execute       gen_rtl compute_mutual_infor -style xilinx -f -lang vhdl -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/vhdl/compute_mutual_infor 
Execute       gen_rtl compute_mutual_infor -style xilinx -f -lang vlog -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/verilog/compute_mutual_infor 
Execute       syn_report -csynth -model compute_mutual_infor -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/compute_mutual_infor_csynth.rpt 
Execute       syn_report -rtlxml -model compute_mutual_infor -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/compute_mutual_infor_csynth.xml 
Execute       syn_report -verbosereport -model compute_mutual_infor -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_mutual_infor.verbose.rpt 
Execute       db_write -model compute_mutual_infor -f -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_mutual_infor.adb 
Execute       gen_tb_info compute_mutual_infor -p /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_mutual_infor 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream2axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model stream2axi -vendor xilinx -mg_file /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/stream2axi.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream2axi'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 436.791 MB.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream2axi -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/systemc/stream2axi -synmodules dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master 
Execute       gen_rtl stream2axi -style xilinx -f -lang vhdl -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/vhdl/stream2axi 
Execute       gen_rtl stream2axi -style xilinx -f -lang vlog -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/verilog/stream2axi 
Execute       syn_report -csynth -model stream2axi -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/stream2axi_csynth.rpt 
Execute       syn_report -rtlxml -model stream2axi -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/stream2axi_csynth.xml 
Execute       syn_report -verbosereport -model stream2axi -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/stream2axi.verbose.rpt 
Execute       db_write -model stream2axi -f -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/stream2axi.adb 
Execute       gen_tb_info stream2axi -p /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/stream2axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop -vendor xilinx -mg_file /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_dataflow_in_loop_ent_1_1_U0' to 'start_for_dataflomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_stream2axi_U0' to 'start_for_stream2ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_split_stream_U1_1' to 'start_for_split_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_split_stream_U0' to 'start_for_split_spcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_joint_histogram_U0' to 'start_for_joint_hqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_sum_joint_histogram_U0' to 'start_for_sum_joircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_tri_stream_U0' to 'start_for_tri_strsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_hist_row_U0' to 'start_for_hist_rotde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_hist_col_U0' to 'start_for_hist_coudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_compute_entropy_U0' to 'start_for_computevdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_compute_entropy_1_U0' to 'start_for_computewdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_compute_entropy_1_U1_1' to 'start_for_computexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_compute_mutual_infor_U0' to 'start_for_computeyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_img_V_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_input_ref_V_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_mutual_info_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_mutual_info_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_mutual_info_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_mutual_info_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_mutual_info_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_mutual_info_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_mutual_info_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_mutual_info_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_mutual_info_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_mutual_info_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_mutual_info_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_mutual_info_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop/m_axi_mutual_info_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
Command       create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 439.567 MB.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/systemc/dataflow_in_loop -synmodules dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master 
Execute       gen_rtl dataflow_in_loop -style xilinx -f -lang vhdl -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/vhdl/dataflow_in_loop 
Execute       gen_rtl dataflow_in_loop -style xilinx -f -lang vlog -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/verilog/dataflow_in_loop 
Execute       syn_report -csynth -model dataflow_in_loop -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/dataflow_in_loop_csynth.rpt 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model dataflow_in_loop -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/dataflow_in_loop_csynth.xml 
Execute       syn_report -verbosereport -model dataflow_in_loop -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop.verbose.rpt 
Command       syn_report done; 0.4 sec.
Execute       db_write -model dataflow_in_loop -f -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop.adb 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info dataflow_in_loop -p /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mutual_information_master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mutual_information_master -vendor xilinx -mg_file /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'mutual_information_master/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutual_information_master/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutual_information_master/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutual_information_master/input_img_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutual_information_master/input_ref_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutual_information_master/mutual_info' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'mutual_information_master' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_img_V', 'input_ref_V' and 'mutual_info' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mutual_information_master'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 442.416 MB.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       gen_rtl mutual_information_master -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/systemc/mutual_information_master -synmodules dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master 
Execute       gen_rtl mutual_information_master -istop -style xilinx -f -lang vhdl -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/vhdl/mutual_information_master 
Execute       gen_rtl mutual_information_master -istop -style xilinx -f -lang vlog -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/verilog/mutual_information_master 
Execute       syn_report -csynth -model mutual_information_master -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/mutual_information_master_csynth.rpt 
Execute       syn_report -rtlxml -model mutual_information_master -o /home/users/marco.venere/FPGA/FPGA/solution1/syn/report/mutual_information_master_csynth.xml 
Execute       syn_report -verbosereport -model mutual_information_master -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.verbose.rpt 
Command       syn_report done; 0.36 sec.
Execute       db_write -model mutual_information_master -f -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.adb 
Execute       gen_tb_info mutual_information_master -p /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master 
Execute       export_constraint_db -f -tool general -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.constraint.tcl 
Execute       syn_report -designview -model mutual_information_master -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.design.xml 
Command       syn_report done; 0.54 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model mutual_information_master -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mutual_information_master -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks mutual_information_master 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain mutual_information_master 
INFO-FLOW: Model list for RTL component generation: dataflow_in_loop.ent.1 dataflow_in_loop.ent.1.1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy.1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master
INFO-FLOW: Handling components in module [dataflow_in_loop_ent_1] ... 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_ent_1_1] ... 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1_1.compgen.tcl 
INFO-FLOW: Handling components in module [axi2stream168] ... 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream168.compgen.tcl 
INFO-FLOW: Handling components in module [axi2stream] ... 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream.compgen.tcl 
INFO-FLOW: Handling components in module [split_stream] ... 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/split_stream.compgen.tcl 
INFO-FLOW: Handling components in module [joint_histogram] ... 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/joint_histogram.compgen.tcl 
INFO-FLOW: Found component joint_histogram_jbkb.
INFO-FLOW: Append model joint_histogram_jbkb
INFO-FLOW: Handling components in module [sum_joint_histogram] ... 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/sum_joint_histogram.compgen.tcl 
INFO-FLOW: Handling components in module [tri_stream] ... 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tri_stream.compgen.tcl 
INFO-FLOW: Handling components in module [hist_row] ... 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_row.compgen.tcl 
INFO-FLOW: Found component hist_row_acc_arracud.
INFO-FLOW: Append model hist_row_acc_arracud
INFO-FLOW: Handling components in module [hist_col] ... 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_col.compgen.tcl 
INFO-FLOW: Found component hist_col_acc_arradEe.
INFO-FLOW: Append model hist_col_acc_arradEe
INFO-FLOW: Handling components in module [compute_entropy] ... 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy.compgen.tcl 
INFO-FLOW: Found component mutual_informatiofYi.
INFO-FLOW: Append model mutual_informatiofYi
INFO-FLOW: Found component mutual_informatiog8j.
INFO-FLOW: Append model mutual_informatiog8j
INFO-FLOW: Found component mutual_informatiohbi.
INFO-FLOW: Append model mutual_informatiohbi
INFO-FLOW: Found component mutual_informatioibs.
INFO-FLOW: Append model mutual_informatioibs
INFO-FLOW: Found component mutual_informatiojbC.
INFO-FLOW: Append model mutual_informatiojbC
INFO-FLOW: Found component compute_entropy_teOg.
INFO-FLOW: Append model compute_entropy_teOg
INFO-FLOW: Handling components in module [compute_entropy_1] ... 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy_1.compgen.tcl 
INFO-FLOW: Handling components in module [compute_mutual_infor] ... 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_mutual_infor.compgen.tcl 
INFO-FLOW: Found component mutual_informatiolbW.
INFO-FLOW: Append model mutual_informatiolbW
INFO-FLOW: Handling components in module [stream2axi] ... 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/stream2axi.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop] ... 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w4_d2_A.
INFO-FLOW: Append model fifo_w4_d2_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w30_d2_A.
INFO-FLOW: Append model fifo_w30_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w3_d3_A.
INFO-FLOW: Append model fifo_w3_d3_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w22_d2_A.
INFO-FLOW: Append model fifo_w22_d2_A
INFO-FLOW: Found component fifo_w22_d2_A.
INFO-FLOW: Append model fifo_w22_d2_A
INFO-FLOW: Found component fifo_w22_d2_A.
INFO-FLOW: Append model fifo_w22_d2_A
INFO-FLOW: Found component fifo_w22_d2_A.
INFO-FLOW: Append model fifo_w22_d2_A
INFO-FLOW: Found component fifo_w22_d2_A.
INFO-FLOW: Append model fifo_w22_d2_A
INFO-FLOW: Found component fifo_w22_d2_A.
INFO-FLOW: Append model fifo_w22_d2_A
INFO-FLOW: Found component fifo_w22_d2_A.
INFO-FLOW: Append model fifo_w22_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_dataflomb6.
INFO-FLOW: Append model start_for_dataflomb6
INFO-FLOW: Found component start_for_stream2ncg.
INFO-FLOW: Append model start_for_stream2ncg
INFO-FLOW: Found component start_for_split_socq.
INFO-FLOW: Append model start_for_split_socq
INFO-FLOW: Found component start_for_split_spcA.
INFO-FLOW: Append model start_for_split_spcA
INFO-FLOW: Found component start_for_joint_hqcK.
INFO-FLOW: Append model start_for_joint_hqcK
INFO-FLOW: Found component start_for_sum_joircU.
INFO-FLOW: Append model start_for_sum_joircU
INFO-FLOW: Found component start_for_tri_strsc4.
INFO-FLOW: Append model start_for_tri_strsc4
INFO-FLOW: Found component start_for_hist_rotde.
INFO-FLOW: Append model start_for_hist_rotde
INFO-FLOW: Found component start_for_hist_coudo.
INFO-FLOW: Append model start_for_hist_coudo
INFO-FLOW: Found component start_for_computevdy.
INFO-FLOW: Append model start_for_computevdy
INFO-FLOW: Found component start_for_computewdI.
INFO-FLOW: Append model start_for_computewdI
INFO-FLOW: Found component start_for_computexdS.
INFO-FLOW: Append model start_for_computexdS
INFO-FLOW: Found component start_for_computeyd2.
INFO-FLOW: Append model start_for_computeyd2
INFO-FLOW: Handling components in module [mutual_information_master] ... 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.compgen.tcl 
INFO-FLOW: Found component mutual_information_master_control_s_axi.
INFO-FLOW: Append model mutual_information_master_control_s_axi
INFO-FLOW: Found component mutual_information_master_gmem0_m_axi.
INFO-FLOW: Append model mutual_information_master_gmem0_m_axi
INFO-FLOW: Found component mutual_information_master_gmem1_m_axi.
INFO-FLOW: Append model mutual_information_master_gmem1_m_axi
INFO-FLOW: Found component mutual_information_master_gmem2_m_axi.
INFO-FLOW: Append model mutual_information_master_gmem2_m_axi
INFO-FLOW: Append model dataflow_in_loop_ent_1
INFO-FLOW: Append model dataflow_in_loop_ent_1_1
INFO-FLOW: Append model axi2stream168
INFO-FLOW: Append model axi2stream
INFO-FLOW: Append model split_stream
INFO-FLOW: Append model joint_histogram
INFO-FLOW: Append model sum_joint_histogram
INFO-FLOW: Append model tri_stream
INFO-FLOW: Append model hist_row
INFO-FLOW: Append model hist_col
INFO-FLOW: Append model compute_entropy
INFO-FLOW: Append model compute_entropy_1
INFO-FLOW: Append model compute_mutual_infor
INFO-FLOW: Append model stream2axi
INFO-FLOW: Append model dataflow_in_loop
INFO-FLOW: Append model mutual_information_master
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: joint_histogram_jbkb hist_row_acc_arracud hist_col_acc_arradEe mutual_informatiofYi mutual_informatiog8j mutual_informatiohbi mutual_informatioibs mutual_informatiojbC compute_entropy_teOg mutual_informatiolbW fifo_w32_d3_A fifo_w4_d2_A fifo_w32_d3_A fifo_w30_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w8_d2_A fifo_w3_d3_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w22_d2_A fifo_w22_d2_A fifo_w22_d2_A fifo_w22_d2_A fifo_w22_d2_A fifo_w22_d2_A fifo_w22_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A start_for_dataflomb6 start_for_stream2ncg start_for_split_socq start_for_split_spcA start_for_joint_hqcK start_for_sum_joircU start_for_tri_strsc4 start_for_hist_rotde start_for_hist_coudo start_for_computevdy start_for_computewdI start_for_computexdS start_for_computeyd2 mutual_information_master_control_s_axi mutual_information_master_gmem0_m_axi mutual_information_master_gmem1_m_axi mutual_information_master_gmem2_m_axi dataflow_in_loop_ent_1 dataflow_in_loop_ent_1_1 axi2stream168 axi2stream split_stream joint_histogram sum_joint_histogram tri_stream hist_row hist_col compute_entropy compute_entropy_1 compute_mutual_infor stream2axi dataflow_in_loop mutual_information_master
INFO-FLOW: To file: write model joint_histogram_jbkb
INFO-FLOW: To file: write model hist_row_acc_arracud
INFO-FLOW: To file: write model hist_col_acc_arradEe
INFO-FLOW: To file: write model mutual_informatiofYi
INFO-FLOW: To file: write model mutual_informatiog8j
INFO-FLOW: To file: write model mutual_informatiohbi
INFO-FLOW: To file: write model mutual_informatioibs
INFO-FLOW: To file: write model mutual_informatiojbC
INFO-FLOW: To file: write model compute_entropy_teOg
INFO-FLOW: To file: write model mutual_informatiolbW
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w4_d2_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w30_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w3_d3_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w22_d2_A
INFO-FLOW: To file: write model fifo_w22_d2_A
INFO-FLOW: To file: write model fifo_w22_d2_A
INFO-FLOW: To file: write model fifo_w22_d2_A
INFO-FLOW: To file: write model fifo_w22_d2_A
INFO-FLOW: To file: write model fifo_w22_d2_A
INFO-FLOW: To file: write model fifo_w22_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_dataflomb6
INFO-FLOW: To file: write model start_for_stream2ncg
INFO-FLOW: To file: write model start_for_split_socq
INFO-FLOW: To file: write model start_for_split_spcA
INFO-FLOW: To file: write model start_for_joint_hqcK
INFO-FLOW: To file: write model start_for_sum_joircU
INFO-FLOW: To file: write model start_for_tri_strsc4
INFO-FLOW: To file: write model start_for_hist_rotde
INFO-FLOW: To file: write model start_for_hist_coudo
INFO-FLOW: To file: write model start_for_computevdy
INFO-FLOW: To file: write model start_for_computewdI
INFO-FLOW: To file: write model start_for_computexdS
INFO-FLOW: To file: write model start_for_computeyd2
INFO-FLOW: To file: write model mutual_information_master_control_s_axi
INFO-FLOW: To file: write model mutual_information_master_gmem0_m_axi
INFO-FLOW: To file: write model mutual_information_master_gmem1_m_axi
INFO-FLOW: To file: write model mutual_information_master_gmem2_m_axi
INFO-FLOW: To file: write model dataflow_in_loop_ent_1
INFO-FLOW: To file: write model dataflow_in_loop_ent_1_1
INFO-FLOW: To file: write model axi2stream168
INFO-FLOW: To file: write model axi2stream
INFO-FLOW: To file: write model split_stream
INFO-FLOW: To file: write model joint_histogram
INFO-FLOW: To file: write model sum_joint_histogram
INFO-FLOW: To file: write model tri_stream
INFO-FLOW: To file: write model hist_row
INFO-FLOW: To file: write model hist_col
INFO-FLOW: To file: write model compute_entropy
INFO-FLOW: To file: write model compute_entropy_1
INFO-FLOW: To file: write model compute_mutual_infor
INFO-FLOW: To file: write model stream2axi
INFO-FLOW: To file: write model dataflow_in_loop
INFO-FLOW: To file: write model mutual_information_master
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model mutual_information_master -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/users/marco.venere/FPGA/FPGA/solution1
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1_1.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream168.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/split_stream.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/joint_histogram.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'joint_histogram_jbkb_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/sum_joint_histogram.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tri_stream.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_row.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'hist_row_acc_arracud_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_col.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'hist_col_acc_arradEe_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'compute_entropy_teOg_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 0.25 sec.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy_1.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_mutual_infor.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/stream2axi.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'input_img_V_offset_c_U(fifo_w32_d3_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'k_0_i_c3_U(fifo_w4_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'input_ref_V_offset_c_U(fifo_w32_d3_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mutual_info_offset_c_U(fifo_w30_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'k_0_i_c_U(fifo_w3_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'k_0_i_c1_U(fifo_w3_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'flt_stream_V_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'k_0_i_c2_U(fifo_w3_d3_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ref_stream_V_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ref_pe_stream_V_V_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'flt_pe_stream_V_V_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'j_h_pe_stream_V_V_0_U(fifo_w22_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'joint_j_h_stream_V_V_U(fifo_w22_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'joint_j_h_stream_0_V_U(fifo_w22_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'joint_j_h_stream_1_V_U(fifo_w22_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'joint_j_h_stream_2_V_U(fifo_w22_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'row_hist_stream_V_V_U(fifo_w22_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'col_hist_stream_V_V_U(fifo_w22_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'full_entropy_stream_s_0_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'row_entropy_stream_V_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'col_entropy_stream_V_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mutual_information_s_1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dataflomb6_U(start_for_dataflomb6)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stream2ncg_U(start_for_stream2ncg)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_split_socq_U(start_for_split_socq)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_split_spcA_U(start_for_split_spcA)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_joint_hqcK_U(start_for_joint_hqcK)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sum_joircU_U(start_for_sum_joircU)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tri_strsc4_U(start_for_tri_strsc4)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hist_rotde_U(start_for_hist_rotde)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hist_coudo_U(start_for_hist_coudo)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computevdy_U(start_for_computevdy)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computewdI_U(start_for_computewdI)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computexdS_U(start_for_computexdS)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computeyd2_U(start_for_computeyd2)' using Shift Registers.
Command       ap_source done; 0.87 sec.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 0.21 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/users/marco.venere/FPGA/FPGA/solution1
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=mutual_information_master xml_exists=0
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1_1.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream168.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/split_stream.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/joint_histogram.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/sum_joint_histogram.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tri_stream.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_row.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_col.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 0.16 sec.
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy_1.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_mutual_infor.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/stream2axi.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1_1.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream168.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/split_stream.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/joint_histogram.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/sum_joint_histogram.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tri_stream.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_row.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_col.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy_1.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_mutual_infor.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/stream2axi.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1_1.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream168.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/split_stream.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/joint_histogram.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/sum_joint_histogram.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tri_stream.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_row.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_col.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy_1.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_mutual_infor.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/stream2axi.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop.compgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.compgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.constraint.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=65 #gSsdmPorts=0
Execute       source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.compgen.dataonly.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.compgen.dataonly.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.compgen.dataonly.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.constraint.tcl 
Execute       sc_get_clocks mutual_information_master 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/impl/misc/mutual_information_master_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/impl/misc/mutual_information_master_ap_faddfsub_2_full_dsp_32_ip.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/impl/misc/mutual_information_master_ap_fdiv_6_no_dsp_32_ip.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/impl/misc/mutual_information_master_ap_flog_4_full_dsp_32_ip.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/impl/misc/mutual_information_master_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/impl/misc/mutual_information_master_ap_uitofp_1_no_dsp_32_ip.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop_ent_1_1.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream168.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/axi2stream.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/split_stream.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/joint_histogram.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/sum_joint_histogram.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tri_stream.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_row.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/hist_col.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_entropy_1.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/compute_mutual_infor.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/stream2axi.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/dataflow_in_loop.tbgen.tcl 
Execute       source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:56 ; elapsed = 00:07:06 . Memory (MB): peak = 1404.023 ; gain = 879.996 ; free physical = 15045 ; free virtual = 286866
INFO: [VHDL 208-304] Generating VHDL RTL for mutual_information_master.
INFO: [VLOG 209-307] Generating Verilog RTL for mutual_information_master.
Command     autosyn done; 14.46 sec.
Command   csynth_design done; 422.2 sec.
Command ap_source done; 425.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Sun May 29 17:25:36 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.87 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.06 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.29 sec.
Execute   cosim_design 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:CMD: read_platform_lib /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: TB processing: /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp /home/users/marco.venere/FPGA/FPGA/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/users/marco.venere/FPGA/FPGA/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.42 sec.
Execute     tidy_31 xilinx-tb31-process /home/users/marco.venere/FPGA/FPGA/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.54 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: TB processing: /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp /home/users/marco.venere/FPGA/FPGA/solution1/./sim/autowrap/testbench/mutual_info.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/users/marco.venere/FPGA/FPGA/solution1/./sim/autowrap/testbench/mutual_info.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/./sim/autowrap/testbench/mutual_info.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 9.65 sec.
Execute     tidy_31 xilinx-tb31-process /home/users/marco.venere/FPGA/FPGA/solution1/./sim/autowrap/testbench/mutual_info.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/./sim/autowrap/testbench/mutual_info.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 9.42 sec.
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.rtl_wrap.cfg.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'gmem0' has a depth of '2097152'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gmem1' has a depth of '2097152'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-368] AXI_master port 'gmem2' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 145.54 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
WARNING: [COSIM 212-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
WARNING: [COSIM 212-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     source /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_information_master.tbgen.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 5781.36 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 6014.75 sec.
Command ap_source done; 6018.04 sec.
Execute cleanup_all 
