$block{idb_res} = {
  Defines_db => "../verilog/sdb_idb_defines.v,../../global/npu_db_defines.v",
  InterruptRegister => { #Structure Type: Reg; Skip Register;
    Name => "InterruptRegister",
    RegMem => "Reg",
    Address => "0",
    Description => "Master Interrupt Register",
    Width => "3",
    Type => "Interrupt",
    MemProtectInterruptSummary => { #Structure Type: RegField;
      Name => "MemProtectInterruptSummary",
      RegMem => "RegField",
      Description => "When this bit is set, MemProtectInterrupt has asserted interrupt",
      Width => "1",
      Position => "0",
      Type => "Interrupt",
    },
    idb_interruptsSummary => { #Structure Type: RegField;
      Name => "idb_interruptsSummary",
      RegMem => "RegField",
      Description => "When this bit is set, idb_interrupts has asserted interrupt",
      Width => "1",
      Position => "1",
      Type => "Interrupt",
    },
    EmResponseInterruptSummary => { #Structure Type: RegField;
      Name => "EmResponseInterruptSummary",
      RegMem => "RegField",
      Description => "When this bit is set, EmResponseInterrupt has asserted interrupt",
      Width => "1",
      Position => "2",
      Type => "Interrupt",
    },
  },
  MemProtectInterrupt => { #Structure Type: Reg; Skip Register;
    Name => "MemProtectInterrupt",
    RegMem => "Reg",
    Address => "1",
    Description => "ECC/Parity Interrupt Register",
    Width => "3",
    Type => "Interrupt",
    Ecc_1bErrInterrupt => { #Structure Type: RegField;
      Name => "Ecc_1bErrInterrupt",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b error was detected",
      Width => "1",
      Position => "0",
      Type => "Interrupt",
      UsedBy => "SER",
    },
    Ecc_2bErrInterrupt => { #Structure Type: RegField;
      Name => "Ecc_2bErrInterrupt",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b error was detected",
      Width => "1",
      Position => "1",
      Type => "Interrupt",
      UsedBy => "SER",
    },
    ParityErrInterrupt => { #Structure Type: RegField;
      Name => "ParityErrInterrupt",
      RegMem => "RegField",
      Description => "When this bit is set, Parity error was detected",
      Width => "1",
      Position => "2",
      Type => "Interrupt",
      UsedBy => "SER",
    },
  },
  MemProtectInterruptTest => { #Structure Type: Reg; Skip Register;
    Name => "MemProtectInterruptTest",
    RegMem => "Reg",
    Address => "2",
    Description => "ECC/Parity Interrupt Register",
    Width => "3",
    Type => "InterruptTest",
    Ecc_1bErrInterruptTest => { #Structure Type: RegField;
      Name => "Ecc_1bErrInterruptTest",
      RegMem => "RegField",
      Description => "This field masks Ecc_1bErrInterrupt",
      Width => "1",
      Position => "0",
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    Ecc_2bErrInterruptTest => { #Structure Type: RegField;
      Name => "Ecc_2bErrInterruptTest",
      RegMem => "RegField",
      Description => "This field masks Ecc_2bErrInterrupt",
      Width => "1",
      Position => "1",
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    ParityErrInterruptTest => { #Structure Type: RegField;
      Name => "ParityErrInterruptTest",
      RegMem => "RegField",
      Description => "This field masks ParityErrInterrupt",
      Width => "1",
      Position => "2",
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
  },
  Ecc_1bErrInterruptRegisterMask => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_1bErrInterruptRegisterMask",
    RegMem => "Reg",
    Address => "3",
    Description => "ECC 1b Error Interrupt Mask Register",
    Width => "60",
    Type => "Config",
    protection_table0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "protection_table0Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    protection_table1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "protection_table1Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    protection_table2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "protection_table2Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    protection_table3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "protection_table3Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    protection_table_for_npp0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "protection_table_for_npp0Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    protection_table_for_npp1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "protection_table_for_npp1Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_native_fec_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_native_fec_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_native_fec_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_native_fec_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    native_l2_and_l3_lp_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "native_l2_and_l3_lp_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_native_frr_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_native_frr_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_native_frr_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_native_frr_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "10",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    path_tunnel_dlp_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "path_tunnel_dlp_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "11",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_port_npp_protection_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_port_npp_protection_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "12",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_port_npp_protection_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_port_npp_protection_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "13",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_native_lb_group_size_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_native_lb_group_size_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "14",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_native_lb_group_size_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_native_lb_group_size_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "15",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_native_lb_consistence_cache_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_native_lb_consistence_cache_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "16",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_native_lb_consistence_cache_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_native_lb_consistence_cache_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "17",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_path_lb_group_size_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_path_lb_group_size_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "18",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_path_lb_group_size_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_path_lb_group_size_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "19",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_path_lb_consistence_cache_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_path_lb_consistence_cache_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "20",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_path_lb_consistence_cache_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_path_lb_consistence_cache_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "21",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_port_npp_lb_group_size_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_port_npp_lb_group_size_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "22",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_port_npp_lb_group_size_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_port_npp_lb_group_size_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "23",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_port_npp_lb_consistence_cache_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_port_npp_lb_consistence_cache_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "24",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_port_npp_lb_consistence_cache_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_port_npp_lb_consistence_cache_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "25",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_port_dsp_lb_group_size_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_port_dsp_lb_group_size_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "26",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_port_dsp_lb_group_size_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_port_dsp_lb_group_size_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "27",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_port_dsp_lb_consistence_cache_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_port_dsp_lb_consistence_cache_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "28",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_port_dsp_lb_consistence_cache_tableEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_port_dsp_lb_consistence_cache_tableEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "29",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SliceNativeLbMemberTableVerifier0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier0Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "30",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SliceNativeLbMemberTableVerifier1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier1Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "31",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SliceNativeLbMemberTableVerifier2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier2Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "32",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SliceNativeLbMemberTableVerifier3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier3Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "33",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SliceNativeLbMemberTableVerifier4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier4Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "34",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SliceNativeLbMemberTableVerifier5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier5Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "35",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SliceNativeLbMemberTableVerifier6Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier6Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "36",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SliceNativeLbMemberTableVerifier7Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier7Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "37",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePathLbMemberTableVerifier0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier0Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "38",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePathLbMemberTableVerifier1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier1Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "39",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePathLbMemberTableVerifier2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier2Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "40",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePathLbMemberTableVerifier3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier3Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "41",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePathLbMemberTableVerifier4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier4Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "42",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePathLbMemberTableVerifier5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier5Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "43",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePathLbMemberTableVerifier6Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier6Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "44",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePathLbMemberTableVerifier7Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier7Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "45",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortNppLbMemberTableVerifier0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier0Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "46",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortNppLbMemberTableVerifier1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier1Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "47",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortNppLbMemberTableVerifier2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier2Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "48",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortNppLbMemberTableVerifier3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier3Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "49",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortNppLbMemberTableVerifier4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier4Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "50",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortNppLbMemberTableVerifier5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier5Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "51",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortNppLbMemberTableVerifier6Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier6Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "52",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortNppLbMemberTableVerifier7Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier7Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "53",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortDspLbMemberTableVerifier0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier0Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "54",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortDspLbMemberTableVerifier1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier1Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "55",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortDspLbMemberTableVerifier2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier2Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "56",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortDspLbMemberTableVerifier3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier3Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "57",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortDspLbMemberTableVerifier4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier4Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "58",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortDspLbMemberTableVerifier5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier5Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "59",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
  },
  Ecc_2bErrInterruptRegisterMask => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_2bErrInterruptRegisterMask",
    RegMem => "Reg",
    Address => "4",
    Description => "ECC 2b Error Interrupt Mask Register",
    Width => "60",
    Type => "Config",
    protection_table0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "protection_table0Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    protection_table1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "protection_table1Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    protection_table2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "protection_table2Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    protection_table3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "protection_table3Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    protection_table_for_npp0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "protection_table_for_npp0Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    protection_table_for_npp1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "protection_table_for_npp1Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_native_fec_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_native_fec_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_native_fec_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_native_fec_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    native_l2_and_l3_lp_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "native_l2_and_l3_lp_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_native_frr_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_native_frr_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_native_frr_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_native_frr_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "10",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    path_tunnel_dlp_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "path_tunnel_dlp_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "11",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_port_npp_protection_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_port_npp_protection_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "12",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_port_npp_protection_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_port_npp_protection_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "13",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_native_lb_group_size_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_native_lb_group_size_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "14",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_native_lb_group_size_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_native_lb_group_size_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "15",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_native_lb_consistence_cache_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_native_lb_consistence_cache_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "16",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_native_lb_consistence_cache_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_native_lb_consistence_cache_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "17",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_path_lb_group_size_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_path_lb_group_size_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "18",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_path_lb_group_size_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_path_lb_group_size_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "19",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_path_lb_consistence_cache_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_path_lb_consistence_cache_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "20",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_path_lb_consistence_cache_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_path_lb_consistence_cache_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "21",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_port_npp_lb_group_size_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_port_npp_lb_group_size_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "22",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_port_npp_lb_group_size_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_port_npp_lb_group_size_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "23",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_port_npp_lb_consistence_cache_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_port_npp_lb_consistence_cache_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "24",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_port_npp_lb_consistence_cache_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_port_npp_lb_consistence_cache_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "25",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_port_dsp_lb_group_size_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_port_dsp_lb_group_size_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "26",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_port_dsp_lb_group_size_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_port_dsp_lb_group_size_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "27",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice0_port_dsp_lb_consistence_cache_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice0_port_dsp_lb_consistence_cache_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "28",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    slice1_port_dsp_lb_consistence_cache_tableEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "slice1_port_dsp_lb_consistence_cache_tableEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "29",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SliceNativeLbMemberTableVerifier0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier0Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "30",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SliceNativeLbMemberTableVerifier1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier1Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "31",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SliceNativeLbMemberTableVerifier2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier2Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "32",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SliceNativeLbMemberTableVerifier3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier3Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "33",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SliceNativeLbMemberTableVerifier4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier4Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "34",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SliceNativeLbMemberTableVerifier5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier5Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "35",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SliceNativeLbMemberTableVerifier6Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier6Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "36",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SliceNativeLbMemberTableVerifier7Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier7Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "37",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePathLbMemberTableVerifier0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier0Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "38",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePathLbMemberTableVerifier1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier1Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "39",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePathLbMemberTableVerifier2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier2Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "40",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePathLbMemberTableVerifier3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier3Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "41",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePathLbMemberTableVerifier4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier4Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "42",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePathLbMemberTableVerifier5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier5Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "43",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePathLbMemberTableVerifier6Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier6Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "44",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePathLbMemberTableVerifier7Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier7Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "45",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortNppLbMemberTableVerifier0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier0Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "46",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortNppLbMemberTableVerifier1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier1Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "47",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortNppLbMemberTableVerifier2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier2Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "48",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortNppLbMemberTableVerifier3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier3Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "49",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortNppLbMemberTableVerifier4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier4Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "50",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortNppLbMemberTableVerifier5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier5Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "51",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortNppLbMemberTableVerifier6Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier6Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "52",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortNppLbMemberTableVerifier7Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier7Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "53",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortDspLbMemberTableVerifier0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier0Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "54",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortDspLbMemberTableVerifier1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier1Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "55",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortDspLbMemberTableVerifier2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier2Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "56",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortDspLbMemberTableVerifier3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier3Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "57",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortDspLbMemberTableVerifier4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier4Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "58",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    SlicePortDspLbMemberTableVerifier5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier5Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "59",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
  },

  Ecc_1bErrInitiateRegister => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_1bErrInitiateRegister",
    RegMem => "Reg",
    Address => "30",
    Description => "ECC 1b Error Initiator Register",
    Width => "60",
    Type => "Config",
    protection_table0Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "protection_table0Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    protection_table1Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "protection_table1Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    protection_table2Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "protection_table2Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    protection_table3Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "protection_table3Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    protection_table_for_npp0Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "protection_table_for_npp0Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    protection_table_for_npp1Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "protection_table_for_npp1Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_native_fec_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_native_fec_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_native_fec_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_native_fec_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    native_l2_and_l3_lp_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "native_l2_and_l3_lp_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_native_frr_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_native_frr_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_native_frr_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_native_frr_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "10",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    path_tunnel_dlp_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "path_tunnel_dlp_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "11",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_port_npp_protection_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_port_npp_protection_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "12",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_port_npp_protection_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_port_npp_protection_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "13",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_native_lb_group_size_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_native_lb_group_size_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "14",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_native_lb_group_size_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_native_lb_group_size_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "15",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_native_lb_consistence_cache_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_native_lb_consistence_cache_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "16",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_native_lb_consistence_cache_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_native_lb_consistence_cache_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "17",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_path_lb_group_size_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_path_lb_group_size_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "18",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_path_lb_group_size_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_path_lb_group_size_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "19",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_path_lb_consistence_cache_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_path_lb_consistence_cache_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "20",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_path_lb_consistence_cache_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_path_lb_consistence_cache_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "21",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_port_npp_lb_group_size_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_port_npp_lb_group_size_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "22",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_port_npp_lb_group_size_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_port_npp_lb_group_size_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "23",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_port_npp_lb_consistence_cache_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_port_npp_lb_consistence_cache_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "24",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_port_npp_lb_consistence_cache_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_port_npp_lb_consistence_cache_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "25",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_port_dsp_lb_group_size_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_port_dsp_lb_group_size_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "26",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_port_dsp_lb_group_size_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_port_dsp_lb_group_size_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "27",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_port_dsp_lb_consistence_cache_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_port_dsp_lb_consistence_cache_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "28",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_port_dsp_lb_consistence_cache_tableEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_port_dsp_lb_consistence_cache_tableEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "29",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SliceNativeLbMemberTableVerifier0Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier0Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "30",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SliceNativeLbMemberTableVerifier1Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier1Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "31",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SliceNativeLbMemberTableVerifier2Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier2Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "32",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SliceNativeLbMemberTableVerifier3Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier3Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "33",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SliceNativeLbMemberTableVerifier4Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier4Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "34",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SliceNativeLbMemberTableVerifier5Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier5Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "35",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SliceNativeLbMemberTableVerifier6Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier6Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "36",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SliceNativeLbMemberTableVerifier7Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier7Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "37",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePathLbMemberTableVerifier0Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier0Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "38",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePathLbMemberTableVerifier1Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier1Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "39",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePathLbMemberTableVerifier2Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier2Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "40",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePathLbMemberTableVerifier3Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier3Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "41",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePathLbMemberTableVerifier4Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier4Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "42",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePathLbMemberTableVerifier5Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier5Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "43",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePathLbMemberTableVerifier6Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier6Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "44",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePathLbMemberTableVerifier7Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier7Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "45",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortNppLbMemberTableVerifier0Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier0Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "46",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortNppLbMemberTableVerifier1Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier1Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "47",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortNppLbMemberTableVerifier2Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier2Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "48",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortNppLbMemberTableVerifier3Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier3Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "49",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortNppLbMemberTableVerifier4Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier4Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "50",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortNppLbMemberTableVerifier5Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier5Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "51",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortNppLbMemberTableVerifier6Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier6Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "52",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortNppLbMemberTableVerifier7Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier7Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "53",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortDspLbMemberTableVerifier0Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier0Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "54",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortDspLbMemberTableVerifier1Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier1Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "55",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortDspLbMemberTableVerifier2Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier2Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "56",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortDspLbMemberTableVerifier3Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier3Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "57",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortDspLbMemberTableVerifier4Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier4Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "58",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortDspLbMemberTableVerifier5Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier5Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "59",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  Ecc_2bErrInitiateRegister => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_2bErrInitiateRegister",
    RegMem => "Reg",
    Address => "31",
    Description => "ECC 2b Error Initiator Register",
    Width => "60",
    Type => "Config",
    protection_table0Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "protection_table0Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    protection_table1Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "protection_table1Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    protection_table2Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "protection_table2Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    protection_table3Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "protection_table3Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    protection_table_for_npp0Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "protection_table_for_npp0Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    protection_table_for_npp1Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "protection_table_for_npp1Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_native_fec_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_native_fec_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_native_fec_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_native_fec_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    native_l2_and_l3_lp_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "native_l2_and_l3_lp_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_native_frr_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_native_frr_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_native_frr_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_native_frr_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "10",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    path_tunnel_dlp_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "path_tunnel_dlp_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "11",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_port_npp_protection_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_port_npp_protection_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "12",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_port_npp_protection_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_port_npp_protection_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "13",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_native_lb_group_size_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_native_lb_group_size_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "14",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_native_lb_group_size_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_native_lb_group_size_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "15",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_native_lb_consistence_cache_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_native_lb_consistence_cache_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "16",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_native_lb_consistence_cache_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_native_lb_consistence_cache_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "17",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_path_lb_group_size_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_path_lb_group_size_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "18",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_path_lb_group_size_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_path_lb_group_size_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "19",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_path_lb_consistence_cache_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_path_lb_consistence_cache_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "20",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_path_lb_consistence_cache_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_path_lb_consistence_cache_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "21",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_port_npp_lb_group_size_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_port_npp_lb_group_size_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "22",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_port_npp_lb_group_size_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_port_npp_lb_group_size_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "23",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_port_npp_lb_consistence_cache_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_port_npp_lb_consistence_cache_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "24",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_port_npp_lb_consistence_cache_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_port_npp_lb_consistence_cache_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "25",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_port_dsp_lb_group_size_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_port_dsp_lb_group_size_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "26",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_port_dsp_lb_group_size_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_port_dsp_lb_group_size_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "27",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice0_port_dsp_lb_consistence_cache_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice0_port_dsp_lb_consistence_cache_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "28",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    slice1_port_dsp_lb_consistence_cache_tableEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "slice1_port_dsp_lb_consistence_cache_tableEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "29",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SliceNativeLbMemberTableVerifier0Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier0Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "30",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SliceNativeLbMemberTableVerifier1Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier1Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "31",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SliceNativeLbMemberTableVerifier2Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier2Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "32",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SliceNativeLbMemberTableVerifier3Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier3Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "33",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SliceNativeLbMemberTableVerifier4Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier4Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "34",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SliceNativeLbMemberTableVerifier5Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier5Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "35",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SliceNativeLbMemberTableVerifier6Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier6Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "36",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SliceNativeLbMemberTableVerifier7Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier7Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "37",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePathLbMemberTableVerifier0Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier0Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "38",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePathLbMemberTableVerifier1Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier1Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "39",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePathLbMemberTableVerifier2Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier2Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "40",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePathLbMemberTableVerifier3Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier3Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "41",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePathLbMemberTableVerifier4Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier4Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "42",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePathLbMemberTableVerifier5Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier5Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "43",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePathLbMemberTableVerifier6Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier6Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "44",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePathLbMemberTableVerifier7Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier7Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "45",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortNppLbMemberTableVerifier0Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier0Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "46",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortNppLbMemberTableVerifier1Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier1Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "47",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortNppLbMemberTableVerifier2Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier2Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "48",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortNppLbMemberTableVerifier3Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier3Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "49",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortNppLbMemberTableVerifier4Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier4Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "50",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortNppLbMemberTableVerifier5Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier5Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "51",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortNppLbMemberTableVerifier6Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier6Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "52",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortNppLbMemberTableVerifier7Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier7Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "53",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortDspLbMemberTableVerifier0Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier0Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "54",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortDspLbMemberTableVerifier1Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier1Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "55",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortDspLbMemberTableVerifier2Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier2Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "56",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortDspLbMemberTableVerifier3Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier3Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "57",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortDspLbMemberTableVerifier4Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier4Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "58",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SlicePortDspLbMemberTableVerifier5Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier5Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "59",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  MemProtectErrStatus => { #Structure Type: Reg; Skip Register;
    Name => "MemProtectErrStatus",
    RegMem => "Reg",
    Address => "33",
    Description => "Memory SER protected error status",
    Width => "60",
    Type => "ReadOnly",
    protection_table0ErrInt => { #Structure Type: RegField;
      Name => "protection_table0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "0",
      Type => "Status",
      UsedBy => "SER",
    },
    protection_table1ErrInt => { #Structure Type: RegField;
      Name => "protection_table1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "1",
      Type => "Status",
      UsedBy => "SER",
    },
    protection_table2ErrInt => { #Structure Type: RegField;
      Name => "protection_table2ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "2",
      Type => "Status",
      UsedBy => "SER",
    },
    protection_table3ErrInt => { #Structure Type: RegField;
      Name => "protection_table3ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "3",
      Type => "Status",
      UsedBy => "SER",
    },
    protection_table_for_npp0ErrInt => { #Structure Type: RegField;
      Name => "protection_table_for_npp0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "4",
      Type => "Status",
      UsedBy => "SER",
    },
    protection_table_for_npp1ErrInt => { #Structure Type: RegField;
      Name => "protection_table_for_npp1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "5",
      Type => "Status",
      UsedBy => "SER",
    },
    slice0_native_fec_tableErrInt => { #Structure Type: RegField;
      Name => "slice0_native_fec_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "6",
      Type => "Status",
      UsedBy => "SER",
    },
    slice1_native_fec_tableErrInt => { #Structure Type: RegField;
      Name => "slice1_native_fec_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "7",
      Type => "Status",
      UsedBy => "SER",
    },
    native_l2_and_l3_lp_tableErrInt => { #Structure Type: RegField;
      Name => "native_l2_and_l3_lp_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "8",
      Type => "Status",
      UsedBy => "SER",
    },
    slice0_native_frr_tableErrInt => { #Structure Type: RegField;
      Name => "slice0_native_frr_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "9",
      Type => "Status",
      UsedBy => "SER",
    },
    slice1_native_frr_tableErrInt => { #Structure Type: RegField;
      Name => "slice1_native_frr_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "10",
      Type => "Status",
      UsedBy => "SER",
    },
    path_tunnel_dlp_tableErrInt => { #Structure Type: RegField;
      Name => "path_tunnel_dlp_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "11",
      Type => "Status",
      UsedBy => "SER",
    },
    slice0_port_npp_protection_tableErrInt => { #Structure Type: RegField;
      Name => "slice0_port_npp_protection_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "12",
      Type => "Status",
      UsedBy => "SER",
    },
    slice1_port_npp_protection_tableErrInt => { #Structure Type: RegField;
      Name => "slice1_port_npp_protection_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "13",
      Type => "Status",
      UsedBy => "SER",
    },
    slice0_native_lb_group_size_tableErrInt => { #Structure Type: RegField;
      Name => "slice0_native_lb_group_size_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "14",
      Type => "Status",
      UsedBy => "SER",
    },
    slice1_native_lb_group_size_tableErrInt => { #Structure Type: RegField;
      Name => "slice1_native_lb_group_size_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "15",
      Type => "Status",
      UsedBy => "SER",
    },
    slice0_native_lb_consistence_cache_tableErrInt => { #Structure Type: RegField;
      Name => "slice0_native_lb_consistence_cache_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "16",
      Type => "Status",
      UsedBy => "SER",
    },
    slice1_native_lb_consistence_cache_tableErrInt => { #Structure Type: RegField;
      Name => "slice1_native_lb_consistence_cache_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "17",
      Type => "Status",
      UsedBy => "SER",
    },
    slice0_path_lb_group_size_tableErrInt => { #Structure Type: RegField;
      Name => "slice0_path_lb_group_size_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "18",
      Type => "Status",
      UsedBy => "SER",
    },
    slice1_path_lb_group_size_tableErrInt => { #Structure Type: RegField;
      Name => "slice1_path_lb_group_size_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "19",
      Type => "Status",
      UsedBy => "SER",
    },
    slice0_path_lb_consistence_cache_tableErrInt => { #Structure Type: RegField;
      Name => "slice0_path_lb_consistence_cache_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "20",
      Type => "Status",
      UsedBy => "SER",
    },
    slice1_path_lb_consistence_cache_tableErrInt => { #Structure Type: RegField;
      Name => "slice1_path_lb_consistence_cache_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "21",
      Type => "Status",
      UsedBy => "SER",
    },
    slice0_port_npp_lb_group_size_tableErrInt => { #Structure Type: RegField;
      Name => "slice0_port_npp_lb_group_size_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "22",
      Type => "Status",
      UsedBy => "SER",
    },
    slice1_port_npp_lb_group_size_tableErrInt => { #Structure Type: RegField;
      Name => "slice1_port_npp_lb_group_size_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "23",
      Type => "Status",
      UsedBy => "SER",
    },
    slice0_port_npp_lb_consistence_cache_tableErrInt => { #Structure Type: RegField;
      Name => "slice0_port_npp_lb_consistence_cache_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "24",
      Type => "Status",
      UsedBy => "SER",
    },
    slice1_port_npp_lb_consistence_cache_tableErrInt => { #Structure Type: RegField;
      Name => "slice1_port_npp_lb_consistence_cache_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "25",
      Type => "Status",
      UsedBy => "SER",
    },
    slice0_port_dsp_lb_group_size_tableErrInt => { #Structure Type: RegField;
      Name => "slice0_port_dsp_lb_group_size_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "26",
      Type => "Status",
      UsedBy => "SER",
    },
    slice1_port_dsp_lb_group_size_tableErrInt => { #Structure Type: RegField;
      Name => "slice1_port_dsp_lb_group_size_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "27",
      Type => "Status",
      UsedBy => "SER",
    },
    slice0_port_dsp_lb_consistence_cache_tableErrInt => { #Structure Type: RegField;
      Name => "slice0_port_dsp_lb_consistence_cache_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "28",
      Type => "Status",
      UsedBy => "SER",
    },
    slice1_port_dsp_lb_consistence_cache_tableErrInt => { #Structure Type: RegField;
      Name => "slice1_port_dsp_lb_consistence_cache_tableErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "29",
      Type => "Status",
      UsedBy => "SER",
    },
    SliceNativeLbMemberTableVerifier0ErrInt => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "30",
      Type => "Status",
      UsedBy => "SER",
    },
    SliceNativeLbMemberTableVerifier1ErrInt => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "31",
      Type => "Status",
      UsedBy => "SER",
    },
    SliceNativeLbMemberTableVerifier2ErrInt => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier2ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "32",
      Type => "Status",
      UsedBy => "SER",
    },
    SliceNativeLbMemberTableVerifier3ErrInt => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier3ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "33",
      Type => "Status",
      UsedBy => "SER",
    },
    SliceNativeLbMemberTableVerifier4ErrInt => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier4ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "34",
      Type => "Status",
      UsedBy => "SER",
    },
    SliceNativeLbMemberTableVerifier5ErrInt => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier5ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "35",
      Type => "Status",
      UsedBy => "SER",
    },
    SliceNativeLbMemberTableVerifier6ErrInt => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier6ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "36",
      Type => "Status",
      UsedBy => "SER",
    },
    SliceNativeLbMemberTableVerifier7ErrInt => { #Structure Type: RegField;
      Name => "SliceNativeLbMemberTableVerifier7ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "37",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePathLbMemberTableVerifier0ErrInt => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "38",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePathLbMemberTableVerifier1ErrInt => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "39",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePathLbMemberTableVerifier2ErrInt => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier2ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "40",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePathLbMemberTableVerifier3ErrInt => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier3ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "41",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePathLbMemberTableVerifier4ErrInt => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier4ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "42",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePathLbMemberTableVerifier5ErrInt => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier5ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "43",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePathLbMemberTableVerifier6ErrInt => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier6ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "44",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePathLbMemberTableVerifier7ErrInt => { #Structure Type: RegField;
      Name => "SlicePathLbMemberTableVerifier7ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "45",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePortNppLbMemberTableVerifier0ErrInt => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "46",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePortNppLbMemberTableVerifier1ErrInt => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "47",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePortNppLbMemberTableVerifier2ErrInt => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier2ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "48",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePortNppLbMemberTableVerifier3ErrInt => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier3ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "49",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePortNppLbMemberTableVerifier4ErrInt => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier4ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "50",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePortNppLbMemberTableVerifier5ErrInt => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier5ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "51",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePortNppLbMemberTableVerifier6ErrInt => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier6ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "52",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePortNppLbMemberTableVerifier7ErrInt => { #Structure Type: RegField;
      Name => "SlicePortNppLbMemberTableVerifier7ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "53",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePortDspLbMemberTableVerifier0ErrInt => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "54",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePortDspLbMemberTableVerifier1ErrInt => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "55",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePortDspLbMemberTableVerifier2ErrInt => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier2ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "56",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePortDspLbMemberTableVerifier3ErrInt => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier3ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "57",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePortDspLbMemberTableVerifier4ErrInt => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier4ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "58",
      Type => "Status",
      UsedBy => "SER",
    },
    SlicePortDspLbMemberTableVerifier5ErrInt => { #Structure Type: RegField;
      Name => "SlicePortDspLbMemberTableVerifier5ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "59",
      Type => "Status",
      UsedBy => "SER",
    },
  },
  SelectedSerErrorInfo => { #Structure Type: Reg; Skip Register;
    Name => "SelectedSerErrorInfo",
    RegMem => "Reg",
    Address => "34",
    Description => "Address and Type of SER error of selected memory",
    Width => "19",
    Type => "ReadOnly",
    MemErrAddr => { #Structure Type: RegField;
      Name => "MemErrAddr",
      RegMem => "RegField",
      Description => "Address of SER error of selected memory",
      Width => "17",
      Position => "16:0",
      Type => "Status",
      UsedBy => "SER",
    },
    MemErrType => { #Structure Type: RegField;
      Name => "MemErrType",
      RegMem => "RegField",
      Description => "0 = ECC 1b, 1 = ECC 2b, 2 = Parity",
      Width => "2",
      Position => "18:17",
      Type => "Status",
      UsedBy => "SER",
    },
  },
  SerErrorDebugConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "SerErrorDebugConfiguration",
    RegMem => "Reg",
    Address => "35",
    Description => "Address and Type of SER error of selected memory",
    Width => "7",
    Type => "Config",
    ErroneousMemorySelector => { #Structure Type: RegField;
      Name => "ErroneousMemorySelector",
      RegMem => "RegField",
      Description => "Selects which memory error address and error type to set on the status register",
      Width => "6",
      Position => "5:0",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b0",
    },
    ResetMemoryErrors => { #Structure Type: RegField;
      Name => "ResetMemoryErrors",
      RegMem => "RegField",
      Description => "When set to 1 - all the memory SER errors are reset. Need to set back to 0 to resume error recording",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b0",
    },
  },
  Ecc_1bErrDebug => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_1bErrDebug",
    RegMem => "Reg",
    Address => "36",
    Description => "ECC 1b Error Counter",
    Width => "16",
    Type => "ReadOnly",
    Ecc_1bErrCounter => { #Structure Type: RegField;
      Name => "Ecc_1bErrCounter",
      RegMem => "RegField",
      Description => "Counts number of ECC 1b errors",
      Width => "16",
      Position => "15:0",
      Type => "Counter",
      UsedBy => "SER",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  Ecc_2bErrDebug => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_2bErrDebug",
    RegMem => "Reg",
    Address => "37",
    Description => "ECC 2b Error Counter",
    Width => "16",
    Type => "ReadOnly",
    Ecc_2bErrCounter => { #Structure Type: RegField;
      Name => "Ecc_2bErrCounter",
      RegMem => "RegField",
      Description => "Counts number of ECC 2b errors",
      Width => "16",
      Position => "15:0",
      Type => "Counter",
      UsedBy => "SER",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  MbistPassStatus => { #Structure Type: Reg; Skip Register;
    Name => "MbistPassStatus",
    RegMem => "Reg",
    Address => "39",
    Description => "MBIST pass status",
    Width => "516",
    Type => "ReadOnly",
    BistDonePassOut => { #Structure Type: RegField;
      Name => "BistDonePassOut",
      RegMem => "RegField",
      Description => "When this bit is set, MBIST passed",
      Width => "516",
      Position => "515:0",
      Type => "Status",
      UsedBy => "MEM",
    },
  },
  MbistFailStatus => { #Structure Type: Reg; Skip Register;
    Name => "MbistFailStatus",
    RegMem => "Reg",
    Address => "3A",
    Description => "MBIST fail status",
    Width => "516",
    Type => "ReadOnly",
    BistDoneFailOut => { #Structure Type: RegField;
      Name => "BistDoneFailOut",
      RegMem => "RegField",
      Description => "When this bit is set, MBIST failed",
      Width => "516",
      Position => "515:0",
      Type => "Status",
      UsedBy => "MEM",
    },
  },
  TcamBistStatus => { #Structure Type: Reg; Skip Register;
    Name => "TcamBistStatus",
    RegMem => "Reg",
    Address => "3B",
    Description => "TCAM BIST pass fail status",
    Width => "64",
    Type => "ReadOnly",
    TcamBistDonePassOut => { #Structure Type: RegField;
      Name => "TcamBistDonePassOut",
      RegMem => "RegField",
      Description => "When this bit is set, TCAM BIST passed",
      Width => "32",
      Position => "31:0",
      Type => "Status",
      UsedBy => "TCAM",
    },
    TcamBistDoneFailOut => { #Structure Type: RegField;
      Name => "TcamBistDoneFailOut",
      RegMem => "RegField",
      Description => "When this bit is set, TCAM BIST failed",
      Width => "32",
      Position => "63:32",
      Type => "Status",
      UsedBy => "TCAM",
    },
  },
  TcamScanPeriodCfg => { #Structure Type: Reg; Skip Register;
    Name => "TcamScanPeriodCfg",
    RegMem => "Reg",
    Address => "3C",
    Description => "Configures period of TCAM scan for SER, set 0 to disable",
    Width => "32",
    Type => "Config",
    TcamScanPeriod => { #Structure Type: RegField;
      Name => "TcamScanPeriod",
      RegMem => "RegField",
      Description => "",
      Width => "32",
      Position => "31:0",
      Type => "Config",
      UsedBy => "TCAM",
      DefaultValue => "d120000000",
    },
  },

  CounterTimer => { #Structure Type: Reg; Skip Register;
    Name => "CounterTimer",
    RegMem => "Reg",
    Address => "40",
    Description => "Defines Counter Timer parameters",
    Width => "33", # Excel Formula: =calc_reg_width(E8:E9,F9)
    Type => "Config",
    CounterTimerEnable => { #Structure Type: RegField;
      Name => "CounterTimerEnable",
      RegMem => "RegField",
      Description => "If set, Counter Timer will applied for the counters, otherwise the counters are free running",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "b0",
    },
    CounterTimerCycle => { #Structure Type: RegField;
      Name => "CounterTimerCycle",
      RegMem => "RegField",
      Description => "When activated, CounterTimer will count for CounterTimerCycle",
      Width => "32",
      Position => "32:1", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "h3B9ACA00",
    },
  },
  CounterTimerTriggerReg => { #Structure Type: Reg; Skip Register;
    Name => "CounterTimerTriggerReg",
    RegMem => "Reg",
    Address => "41", # Excel Formula: =calc_reg_address(C7,A7,G7)
    Description => "Activates Counter Timer",
    Width => "1", # Excel Formula: =calc_reg_width(E11:E11,F11)
    Type => "External",
    UsedBy => "CIF",
    CounterTimerTrigger => { #Structure Type: RegField;
      Name => "CounterTimerTrigger",
      RegMem => "RegField",
      Description => "When activated, CounterTimer will count for CounterTimerCycle",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F10,E11,TRUE)
      Type => "External",
      DefaultValue => "b0",
    },
  },
  MemoryAccessTimeout => { #Structure Type: Reg; Skip Register;
    Name => "MemoryAccessTimeout",
    RegMem => "Reg",
    Address => "42", # Excel Formula: =calc_reg_address(C10,A10,G10)
    Description => "Defines parameters for memory access timer expiry",
    Width => "38", # Excel Formula: =calc_reg_width(E13:E15,F15)
    Type => "Config",
    BubbleCounterThr => { #Structure Type: RegField;
      Name => "BubbleCounterThr",
      RegMem => "RegField",
      Description => "When BubbleCounterThr clocks passed from CIF memory access without grant, Bubble Request signal raised towards the block ",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F12,E13,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "d256",
    },
    TimeoutCounterThr => { #Structure Type: RegField;
      Name => "TimeoutCounterThr",
      RegMem => "RegField",
      Description => "When TimeoutCounterThr clocks passed from CIF memory access without grant, the access is terminated with error ",
      Width => "16",
      Position => "31:16", # Excel Formula: =calc_position(F13,E14)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "d4096",
    },
    AnsWindowCounterThr => { #Structure Type: RegField;
      Name => "AnsWindowCounterThr",
      RegMem => "RegField",
      Description => "When memory access is terminated because of  TimeoutCounterThr, the CIF waits AnsWindowCounterThr clocks for access termination",
      Width => "6",
      Position => "37:32", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "d16",
    },
  },
  BroadcastConfigReg => { #Structure Type: Reg; Skip Register;
    Name => "BroadcastConfigReg",
    RegMem => "Reg",
    Address => "43", # Excel Formula: =calc_reg_address(C12,A12,G12)
    Description => "Config Top broadcast parameters",
    Width => "12", # Excel Formula: =calc_reg_width(E17:E17,F17)
    Type => "Config",
    BroadcastId => { #Structure Type: RegField;
      Name => "BroadcastId",
      RegMem => "RegField",
      Description => "Broadcast ID used by Config Top protocol for broadcast messages",
      Width => "12",
      Position => "11:0", # Excel Formula: =calc_position(F16,E17,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "hFFF",
    },
  },
  MemoryProtBypass => { #Structure Type: Reg; Skip Register;
    Name => "MemoryProtBypass",
    RegMem => "Reg",
    Address => "44", # Excel Formula: =calc_reg_address(C16,A16,G16)
    Description => "Bypass for ECC/Parity, used for debug",
    Width => "3", # Excel Formula: =calc_reg_width(E19:E21,F21)
    Type => "Config",
    DisableEcc => { #Structure Type: RegField;
      Name => "DisableEcc",
      RegMem => "RegField",
      Description => "If set, ECC fix is bypassed and is taken from payload",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F18,E19,TRUE)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CifProtGenBypass => { #Structure Type: RegField;
      Name => "CifProtGenBypass",
      RegMem => "RegField",
      Description => "If set, ECC/Parity generation is bypassed and is taken from payload for CIF access",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F19,E20)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CifProtFixBypass => { #Structure Type: RegField;
      Name => "CifProtFixBypass",
      RegMem => "RegField",
      Description => "If set, ECC/Parity fix is bypassed and original ECC/Parity is forwarded towards the CIF",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F20,E21)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  SoftResetConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "SoftResetConfiguration",
    RegMem => "Reg",
    Address => "45", # Excel Formula: =calc_reg_address(C18,A18,G18)
    Description => "Soft Reset Configuration for the block",
    Width => "1", # Excel Formula: =calc_reg_width(E23:E23,F23)
    Type => "Config",
    SoftRstn => { #Structure Type: RegField;
      Name => "SoftRstn",
      RegMem => "RegField",
      Description => "Triggers soft reset signal for the block, active low register",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F22,E23,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "b0",
    },
  },
  MbistConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "MbistConfiguration",
    RegMem => "Reg",
    Address => "46", # Excel Formula: =calc_reg_address(C22,A22,G22)
    Description => "MBIST Configuration for the block",
    Width => "3", # Excel Formula: =calc_reg_width(E25:E27,F27)
    Type => "Config",
    CoreBistRprMode => { #Structure Type: RegField;
      Name => "CoreBistRprMode",
      RegMem => "RegField",
      Description => "Used by MBIST logic",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F24,E25,TRUE)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CoreBistRun => { #Structure Type: RegField;
      Name => "CoreBistRun",
      RegMem => "RegField",
      Description => "Used by MBIST logic",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F25,E26)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CoreBistPtrnFill => { #Structure Type: RegField;
      Name => "CoreBistPtrnFill",
      RegMem => "RegField",
      Description => "Used by MBIST logic",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F26,E27)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  PowerDownConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "PowerDownConfiguration",
    RegMem => "Reg",
    Address => "47", # Excel Formula: =calc_reg_address(C24,A24,G24)
    Description => "Power Down Configuration for the block",
    Width => "1", # Excel Formula: =calc_reg_width(E29:E29,F29)
    Type => "Config",
    PowerDown => { #Structure Type: RegField;
      Name => "PowerDown",
      RegMem => "RegField",
      Description => "If set, disables the clock of the block",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F28,E29,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "b0",
      Comments => "Default value should always be 0",
    },
  },
  SpareReg => { #Structure Type: Reg; Skip Register;
    Name => "SpareReg",
    RegMem => "Reg",
    Address => "48", # Excel Formula: =calc_reg_address(C28,A28,G28)
    Description => "Power Down Configuration for the block",
    Width => "128", # Excel Formula: =calc_reg_width(E31:E31,F31)
    Type => "Config",
    SpareRegister => { #Structure Type: RegField;
      Name => "SpareRegister",
      RegMem => "RegField",
      Description => "If set, disables the clock of the block",
      Width => "128",
      Position => "127:0", # Excel Formula: =calc_position(F30,E31,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "hffffffffffffffff",
    },
  },
  PmroCtrl => { #Structure Type: Reg; Skip Register;
    Name => "PmroCtrl",
    RegMem => "Reg",
    Address => "49", # Excel Formula: =calc_reg_address(C30,A30,G30)
    Width => "39", # Excel Formula: =calc_reg_width(E33:E37,F37)
    Type => "Config",
    PmroExecute => { #Structure Type: RegField;
      Name => "PmroExecute",
      RegMem => "RegField",
      Description => "0->1: execute pmro command.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F32,E33,TRUE)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d0",
    },
    PmroCmd => { #Structure Type: RegField;
      Name => "PmroCmd",
      RegMem => "RegField",
      Description => "Pmro command to execute:
0: reset.
1: write.
2: read.
3: invalid.",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F33,E34)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d0",
    },
    PmroSbusReset => { #Structure Type: RegField;
      Name => "PmroSbusReset",
      RegMem => "RegField",
      Description => "Reset pmro sbus chain. Need to set to 0 before starting access to pmro registers.",
      Width => "1",
      Position => "3", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d1",
    },
    PmroAddr => { #Structure Type: RegField;
      Name => "PmroAddr",
      RegMem => "RegField",
      Description => "PMRO register address:
0 - control register, 8b, def: 0x0.
1 - SVT Configuration Register, 16b, def: 0xFFFF.
2 - LVT Configuration Register, 16b, def: 0xFFFF.
3 - ULVT Configuration Register, 16b, def: 0xFFFF.
4 - Interconnect Configuration Register, 16b, def: 0xFFFF.
5 - Reference Clock Counter Register, 24b, def: 0xFFF000.
6 - Oscillator Counter Register, 24b, def: 0x000000.
7 - SBus ID register, read as 0x0B.
Set to '0' on reset command.",
      Width => "3",
      Position => "6:4", # Excel Formula: =calc_position(F35,E36)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d1",
    },
    PmroData => { #Structure Type: RegField;
      Name => "PmroData",
      RegMem => "RegField",
      Description => "PMRO data, set to 0x0 on reset and read command.",
      Width => "32",
      Position => "38:7", # Excel Formula: =calc_position(F36,E37)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d1",
    },
  },
  PmroStatus => { #Structure Type: Reg; Skip Register;
    Name => "PmroStatus",
    RegMem => "Reg",
    Address => "4A", # Excel Formula: =calc_reg_address(C32,A32,G32)
    Width => "34", # Excel Formula: =calc_reg_width(E39:E41,F41)
    Type => "ReadOnly",
    PmroRdata => { #Structure Type: RegField;
      Name => "PmroRdata",
      RegMem => "RegField",
      Description => "Read data from pmro. Valid when PmroFinish=1 and PmroFailed=0.",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F38,E39,TRUE)
      Type => "Capture",
      UsedBy => "pmro",
    },
    PmroFailed => { #Structure Type: RegField;
      Name => "PmroFailed",
      RegMem => "RegField",
      Description => "Pmro command failed. Valid only when PmroFinish=1.",
      Width => "1",
      Position => "32", # Excel Formula: =calc_position(F39,E40)
      Type => "Capture",
      UsedBy => "pmro",
    },
    PmroFinish => { #Structure Type: RegField;
      Name => "PmroFinish",
      RegMem => "RegField",
      Description => "Pmro command finished.",
      Width => "1",
      Position => "33", # Excel Formula: =calc_position(F40,E41)
      Type => "Event",
      UsedBy => "pmro",
    },
  },
  MirrorBusConfReg => { #Structure Type: Reg; Skip Register;
    Name => "MirrorBusConfReg",
    RegMem => "Reg",
    Address => "4B", # Excel Formula: =calc_reg_address(C38,A38,G38)
    Description => "aaa",
    Width => "11", # Excel Formula: =calc_reg_width(E43:E44,F44)
    Type => "Config",
    MirrorBusEn => { #Structure Type: RegField;
      Name => "MirrorBusEn",
      RegMem => "RegField",
      Description => "aaa",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F42,E43,TRUE)
      Type => "Config",
      UsedBy => "BLOCK",
      DefaultValue => "h0",
    },
    MirrorBusSel => { #Structure Type: RegField;
      Name => "MirrorBusSel",
      RegMem => "RegField",
      Description => "aaa",
      Width => "10",
      Position => "10:1", # Excel Formula: =calc_position(F43,E44)
      Type => "Config",
      UsedBy => "BLOCK",
      DefaultValue => "h0",
    },
  },
  MirrorBusStatus => { #Structure Type: Reg; Skip Register;
    Name => "MirrorBusStatus",
    RegMem => "Reg",
    Address => "4C", # Excel Formula: =calc_reg_address(C42,A42,G42)
    Description => "aaa",
    Width => "32", # Excel Formula: =calc_reg_width(E46:E46,F46)
    Type => "ReadOnly",
    MirrorBus => { #Structure Type: RegField;
      Name => "MirrorBus",
      RegMem => "RegField",
      Description => "aaa",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F45,E46,TRUE)
      Type => "Status",
      UsedBy => "BLOCK",
    },
  },
  DeviceTimeOffsetCfg => { #Structure Type: Reg; Skip Register;
    Name => "DeviceTimeOffsetCfg",
    RegMem => "Reg",
    Address => "4D", # Excel Formula: =calc_reg_address(C45,A45,G45)
    Description => "Define time offset configuration",
    Width => "10", # Excel Formula: =calc_reg_width(E48:E48,F48)
    Type => "Config",
    DeviceTimeOffset => { #Structure Type: RegField;
      Name => "DeviceTimeOffset",
      RegMem => "RegField",
      Description => "Define time offset",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F47,E48,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "h0",
    },
  },
  debug_data_bus_register => { #Structure Type: Reg;
    Name => "debug_data_bus_register",
    RegMem => "Reg",
    Address => "100",
    Description => "This register will contain selected-data-bus for debug. The selected data is taken from a full data-bus which can be seen in idb_res_dbg.v file. ",
    Width => "32", # Excel Formula: =calc_reg_width(E8:E8,F8)
    Type => "ReadOnly",
    DocName => "DebugDataBusRegister",
    debug_data_bus => { #Structure Type: RegField;
      Name => "debug_data_bus",
      RegMem => "RegField",
      Description => "Selected debug-data from offset according to the 'debug_data_select' register.",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Status",
      UsedBy => "idb_res",
      DocName => "DebugDataBus",
    },
  },
  debug_data_select_register => { #Structure Type: Reg;
    Name => "debug_data_select_register",
    RegMem => "Reg",
    Address => "101", # Excel Formula: =calc_reg_address(C7,A7,G7)
    Description => "This reg is the selector of the debug_data_bus",
    Width => "10", # Excel Formula: =calc_reg_width(E10:E10,F10)
    Type => "Config",
    DocName => "DebugDataSelectRegister",
    debug_data_select => { #Structure Type: RegField;
      Name => "debug_data_select",
      RegMem => "RegField",
      Description => "debug_data_select",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F9,E10,TRUE)
      Type => "Config",
      UsedBy => "idb_res",
      DefaultValue => "d0",
      DocName => "DebugDataSelect",
    },
  },
  debug_fifos_water_marks_register0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 33;
    Name => "debug_fifos_water_marks_register[2]",
    RegMem => "Reg",
    Address => "102", # Excel Formula: =calc_reg_address(C9,A9,G9)
    Description => "This register contains the watermark indication of all the CBRs and Fifos in the block",
    Width => "112", # Excel Formula: =calc_reg_width(E12:E33,F33)
    Type => "ReadOnly",
    DocName => "DebugFifosWaterMarksRegister[2]",
    ArrayLength => "2",
    ArrayIndex => "0",
    slice0_resolution_access0_cbr_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_access0_cbr_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "7",
      Position => "6:0", # Excel Formula: =calc_position(F11,E12,TRUE)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionAccess0CbrWm",
    },
    slice0_resolution_access1_cbr_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_access1_cbr_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "7",
      Position => "13:7", # Excel Formula: =calc_position(F12,E13)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionAccess1CbrWm",
    },
    slice0_resolution_native_prefetch_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_native_prefetch_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "3",
      Position => "16:14", # Excel Formula: =calc_position(F13,E14)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionNativePrefetchFifoWm",
    },
    slice0_resolution_path_prefetch_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_path_prefetch_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "3",
      Position => "19:17", # Excel Formula: =calc_position(F14,E15)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPathPrefetchFifoWm",
    },
    slice0_resolution_port_prefetch_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_port_prefetch_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "3",
      Position => "22:20", # Excel Formula: =calc_position(F15,E16)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPortPrefetchFifoWm",
    },
    slice0_resolution_native_enc_data_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_native_enc_data_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "28:23", # Excel Formula: =calc_position(F16,E17)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionNativeEncDataFifoWm",
    },
    slice0_resolution_native_dest_data_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_native_dest_data_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "34:29", # Excel Formula: =calc_position(F17,E18)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionNativeDestDataFifoWm",
    },
    slice0_resolution_native_to_path_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_native_to_path_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "40:35", # Excel Formula: =calc_position(F18,E19)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionNativeToPathFifoWm",
    },
    slice0_resolution_native_to_port_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_native_to_port_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "46:41", # Excel Formula: =calc_position(F19,E20)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionNativeToPortFifoWm",
    },
    slice0_resolution_path_to_port_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_path_to_port_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "52:47", # Excel Formula: =calc_position(F20,E21)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPathToPortFifoWm",
    },
    slice0_resolution_path_enc_data_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_path_enc_data_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "58:53", # Excel Formula: =calc_position(F21,E22)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPathEncDataFifoWm",
    },
    slice0_resolution_path_dest_data_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_path_dest_data_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "64:59", # Excel Formula: =calc_position(F22,E23)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPathDestDataFifoWm",
    },
    slice0_resolution_port_enc_data_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_port_enc_data_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "70:65", # Excel Formula: =calc_position(F23,E24)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPortEncDataFifoWm",
    },
    slice0_resolution_port_dest_data_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_port_dest_data_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "76:71", # Excel Formula: =calc_position(F24,E25)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPortDestDataFifoWm",
    },
    slice0_resolution_native_sub_stage0_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_native_sub_stage0_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "3",
      Position => "79:77", # Excel Formula: =calc_position(F25,E26)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionNativeSubStage0FifoWm",
    },
    slice0_resolution_native_sub_stage1_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_native_sub_stage1_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "5",
      Position => "84:80", # Excel Formula: =calc_position(F26,E27)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionNativeSubStage1FifoWm",
    },
    slice0_resolution_native_sub_stage2_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_native_sub_stage2_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "4",
      Position => "88:85", # Excel Formula: =calc_position(F27,E28)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionNativeSubStage2FifoWm",
    },
    slice0_resolution_path_sub_stage0_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_path_sub_stage0_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "5",
      Position => "93:89", # Excel Formula: =calc_position(F28,E29)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPathSubStage0FifoWm",
    },
    slice0_resolution_path_sub_stage1_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_path_sub_stage1_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "4",
      Position => "97:94", # Excel Formula: =calc_position(F29,E30)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPathSubStage1FifoWm",
    },
    slice0_resolution_port_sub_stage0_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_port_sub_stage0_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "5",
      Position => "102:98", # Excel Formula: =calc_position(F30,E31)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPortSubStage0FifoWm",
    },
    slice0_resolution_port_sub_stage1_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_port_sub_stage1_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "4",
      Position => "106:103", # Excel Formula: =calc_position(F31,E32)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPortSubStage1FifoWm",
    },
    slice0_resolution_port_sub_stage2_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_port_sub_stage2_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "5",
      Position => "111:107", # Excel Formula: =calc_position(F32,E33)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPortSubStage2FifoWm",
    },
  },
  debug_fifos_water_marks_register1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 33;
    Name => "debug_fifos_water_marks_register[2]",
    RegMem => "Reg",
    Address => "103",
    Description => "This register contains the watermark indication of all the CBRs and Fifos in the block",
    Width => "112", # Excel Formula: =calc_reg_width(E12:E33,F33)
    Type => "ReadOnly",
    DocName => "DebugFifosWaterMarksRegister[2]",
    ArrayLength => "2",
    ArrayIndex => "1",
    slice1_resolution_access0_cbr_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_access0_cbr_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "7",
      Position => "6:0", # Excel Formula: =calc_position(F11,E12,TRUE)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionAccess0CbrWm",
    },
    slice1_resolution_access1_cbr_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_access1_cbr_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "7",
      Position => "13:7", # Excel Formula: =calc_position(F12,E13)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionAccess1CbrWm",
    },
    slice1_resolution_native_prefetch_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_native_prefetch_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "3",
      Position => "16:14", # Excel Formula: =calc_position(F13,E14)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionNativePrefetchFifoWm",
    },
    slice1_resolution_path_prefetch_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_path_prefetch_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "3",
      Position => "19:17", # Excel Formula: =calc_position(F14,E15)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPathPrefetchFifoWm",
    },
    slice1_resolution_port_prefetch_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_port_prefetch_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "3",
      Position => "22:20", # Excel Formula: =calc_position(F15,E16)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPortPrefetchFifoWm",
    },
    slice1_resolution_native_enc_data_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_native_enc_data_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "28:23", # Excel Formula: =calc_position(F16,E17)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionNativeEncDataFifoWm",
    },
    slice1_resolution_native_dest_data_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_native_dest_data_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "34:29", # Excel Formula: =calc_position(F17,E18)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionNativeDestDataFifoWm",
    },
    slice1_resolution_native_to_path_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_native_to_path_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "40:35", # Excel Formula: =calc_position(F18,E19)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionNativeToPathFifoWm",
    },
    slice1_resolution_native_to_port_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_native_to_port_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "46:41", # Excel Formula: =calc_position(F19,E20)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionNativeToPortFifoWm",
    },
    slice1_resolution_path_to_port_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_path_to_port_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "52:47", # Excel Formula: =calc_position(F20,E21)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPathToPortFifoWm",
    },
    slice1_resolution_path_enc_data_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_path_enc_data_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "58:53", # Excel Formula: =calc_position(F21,E22)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPathEncDataFifoWm",
    },
    slice1_resolution_path_dest_data_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_path_dest_data_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "64:59", # Excel Formula: =calc_position(F22,E23)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPathDestDataFifoWm",
    },
    slice1_resolution_port_enc_data_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_port_enc_data_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "70:65", # Excel Formula: =calc_position(F23,E24)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPortEncDataFifoWm",
    },
    slice1_resolution_port_dest_data_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_port_dest_data_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "6",
      Position => "76:71", # Excel Formula: =calc_position(F24,E25)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPortDestDataFifoWm",
    },
    slice1_resolution_native_sub_stage0_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_native_sub_stage0_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "3",
      Position => "79:77", # Excel Formula: =calc_position(F25,E26)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionNativeSubStage0FifoWm",
    },
    slice1_resolution_native_sub_stage1_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_native_sub_stage1_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "5",
      Position => "84:80", # Excel Formula: =calc_position(F26,E27)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionNativeSubStage1FifoWm",
    },
    slice1_resolution_native_sub_stage2_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_native_sub_stage2_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "4",
      Position => "88:85", # Excel Formula: =calc_position(F27,E28)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionNativeSubStage2FifoWm",
    },
    slice1_resolution_path_sub_stage0_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_path_sub_stage0_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "5",
      Position => "93:89", # Excel Formula: =calc_position(F28,E29)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPathSubStage0FifoWm",
    },
    slice1_resolution_path_sub_stage1_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_path_sub_stage1_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "4",
      Position => "97:94", # Excel Formula: =calc_position(F29,E30)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPathSubStage1FifoWm",
    },
    slice1_resolution_port_sub_stage0_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_port_sub_stage0_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "5",
      Position => "102:98", # Excel Formula: =calc_position(F30,E31)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPortSubStage0FifoWm",
    },
    slice1_resolution_port_sub_stage1_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_port_sub_stage1_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "4",
      Position => "106:103", # Excel Formula: =calc_position(F31,E32)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPortSubStage1FifoWm",
    },
    slice1_resolution_port_sub_stage2_fifo_wm => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_resolution_port_sub_stage2_fifo_wm",
      RegMem => "RegField",
      Description => "max number of entries in the fifo",
      Width => "5",
      Position => "111:107", # Excel Formula: =calc_position(F32,E33)
      Type => "MaxWmk",
      UsedBy => "res",
      DocName => "Slice[n]ResolutionPortSubStage2FifoWm",
    },
  },
  bubble_logic_counter_cfg => { #Structure Type: Reg;
    Name => "bubble_logic_counter_cfg",
    RegMem => "Reg",
    Address => "104", # Excel Formula: =calc_reg_address(C11,A11,G11)
    Description => "In order to avoid starvation of  one of the input-cbrs (Access0/Access1), a bubble-request will be sent from one of them in the case that it's ready, but for more than <x> clocks there was no pop from it.",
    Width => "10", # Excel Formula: =calc_reg_width(E35:E35,F35)
    Type => "Config",
    DocName => "BubbleLogicCounterCfg",
    input_cbrs_num_of_clks_before_forced_bubble => { #Structure Type: RegField;
      Name => "input_cbrs_num_of_clks_before_forced_bubble",
      RegMem => "RegField",
      Description => "if cbr-fifo is ready and there was no pop for this-value of clks, bubble request will be sent to the other input cbr (access0/1)",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F34,E35,TRUE)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d100",
      DocName => "InputCbrsNumOfClksBeforeForcedBubble",
    },
  },
  npp_data => { #Structure Type: Reg;
    Name => "npp_data",
    RegMem => "Reg",
    Address => "105", # Excel Formula: =calc_reg_address(C34,A34,G34)
    Description => "NPP is a type of destination that may access different resolution tables - according to ranges.
NPP Ranges are in 1K multiples (so that Ext-NPP-Range <= cfg-num-of-npp))
This register contains the data required in order to decide which resolution-proess should be done for an NPP",
    Width => "35", # Excel Formula: =calc_reg_width(E37:E42,F42)
    Type => "Config",
    DocName => "NppData",
    num_of_npps_in_1k_resolution => { #Structure Type: RegField;
      Name => "num_of_npps_in_1k_resolution",
      RegMem => "RegField",
      Description => "Number of NPPs in 1K resolution. Max-valid-value is 16.",
      Width => "5", # Excel Formula: =calc_field_width_define("RES_LB_CONSISTENCE_CACHE_CLK_OFFSET_WIDTH")
      Position => "4:0", # Excel Formula: =calc_position(F36,E37,TRUE)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d8",
      DocName => "NumOfNppsIn1kResolution",
    },
    npp_mask => { #Structure Type: RegField;
      Name => "npp_mask",
      RegMem => "RegField",
      Description => "destination[13:10] is masked with this value before checking if it's an NPP",
      Width => "8",
      Position => "12:5", # Excel Formula: =calc_position(F37,E38)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "b00001111",
      DocName => "NppMask",
    },
    dsp_range => { #Structure Type: RegField;
      Name => "dsp_range",
      RegMem => "RegField",
      Description => "0:DSP-Range are directly mapped to DSP
max-valid value is cfg_num_of_npps_in_1k_resolution. Value in 1K resolution",
      Width => "5", # Excel Formula: =calc_field_width_define("RES_LB_CONSISTENCE_CACHE_CLK_OFFSET_WIDTH")
      Position => "17:13", # Excel Formula: =calc_position(F38,E39)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d8",
      DocName => "DspRange",
    },
    dspa_range => { #Structure Type: RegField;
      Name => "dspa_range",
      RegMem => "RegField",
      Description => "DSP-Range:DSPA-Range are directly mapped to DSPA
max-valid value is cfg_num_of_npps_in_1k_resolution. Value in 1K resolution",
      Width => "5", # Excel Formula: =calc_field_width_define("RES_LB_CONSISTENCE_CACHE_CLK_OFFSET_WIDTH")
      Position => "22:18", # Excel Formula: =calc_position(F39,E40)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d8",
      DocName => "DspaRange",
    },
    dsp_prefix => { #Structure Type: RegField;
      Name => "dsp_prefix",
      RegMem => "RegField",
      Description => "6 msbs of the DSP according to the device's destination-encoding",
      Width => "6",
      Position => "28:23", # Excel Formula: =calc_position(F40,E41)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "b100000",
      DocName => "DspPrefix",
    },
    dspa_prefix => { #Structure Type: RegField;
      Name => "dspa_prefix",
      RegMem => "RegField",
      Description => "6 msbs of the DSPA according to the device's destination-encoding",
      Width => "6",
      Position => "34:29", # Excel Formula: =calc_position(F41,E42)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "b000000",
      DocName => "DspaPrefix",
    },
  },
  Returned_lb_key => { #Structure Type: Reg;
    Name => "Returned_lb_key",
    RegMem => "Reg",
    Address => "106", # Excel Formula: =calc_reg_address(C36,A36,G36)
    Description => "The Resolution input-key contains 4 LB-Keys: LB-Key[0..3]
The Resolution output-result contain 1 LB-Key: Either LB-Key[0] or LB-Key[1]. This register select ehich of those will be returned.",
    Width => "1", # Excel Formula: =calc_reg_width(E44:E44,F44)
    Type => "Config",
    DocName => "ReturnedLbKey",
    lb_key_index_to_return => { #Structure Type: RegField;
      Name => "lb_key_index_to_return",
      RegMem => "RegField",
      Description => "when set, LB-KEY[1] will be returns. else, LB-KEY[0] will be return",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F43,E44,TRUE)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "b0",
      DocName => "LbKeyIndexToReturn",
    },
  },
  slice0_native_lb_Consistence_cache_clk_and_timer_attr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_native_lb_Consistence_cache_clk_and_timer_attr",
    RegMem => "Reg",
    Address => "107", # Excel Formula: =calc_reg_address(C43,A43,G43)
    Description => "This register Controls the cache-time-stamp resolution/scale
The design contains 32b counter which counts clock-cycles:
* Initialize on reset: clks-counter = 0
* Increment every clk

This register defines the desired time-scale out of this reg.
The picked time-scale is used for both the following:
1. The time-stamp that be taken and wrriten to the cache-table.
2. The threshold in which the cache-entry will be aged.",
    Width => "15", # Excel Formula: =calc_reg_width(E46:E47,F47)
    Type => "Config",
    DocName => "Slice[2]NativeLbConsistenceCacheClkAndTimerAttr",
    ArrayLength => "2",
    ArrayIndex => "0",
    slice0_native_lb_Consistence_cache_clock_offset => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_cache_clock_offset",
      RegMem => "RegField",
      Description => "Desired offset from the 32b clocks-counter:
Curr-time = clks-counter[Cfg-offset +: 4]
For example: if the clock-cycle is 1ns, and the desired resolution is 1us, than the offset should be 10
",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F45,E46,TRUE)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d10",
      DocName => "Slice[n]NativeLbConsistenceCacheClockOffset",
      Comments => "counts number of valid members currently in cache",
    },
    slice0_native_lb_Consistence_cache_clock_threshold => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_cache_clock_threshold",
      RegMem => "RegField",
      Description => "Cache-entry will be erased only if read by the design, and:
(Curr-time - Cache-payload.Time-stamp) > Cfg-Threshold",
      Width => "10",
      Position => "14:5", # Excel Formula: =calc_position(F46,E47)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d1000",
      DocName => "Slice[n]NativeLbConsistenceCacheClockThreshold",
      Comments => "counts number of valid members currently in cache",
    },
  },
  slice1_native_lb_Consistence_cache_clk_and_timer_attr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_native_lb_Consistence_cache_clk_and_timer_attr",
    RegMem => "Reg",
    Address => "108",
    Description => "This register Controls the cache-time-stamp resolution/scale
The design contains 32b counter which counts clock-cycles:
* Initialize on reset: clks-counter = 0
* Increment every clk

This register defines the desired time-scale out of this reg.
The picked time-scale is used for both the following:
1. The time-stamp that be taken and wrriten to the cache-table.
2. The threshold in which the cache-entry will be aged.",
    Width => "15", # Excel Formula: =calc_reg_width(E46:E47,F47)
    Type => "Config",
    DocName => "Slice[2]NativeLbConsistenceCacheClkAndTimerAttr",
    ArrayLength => "2",
    ArrayIndex => "1",
    slice1_native_lb_Consistence_cache_clock_offset => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_cache_clock_offset",
      RegMem => "RegField",
      Description => "Desired offset from the 32b clocks-counter:
Curr-time = clks-counter[Cfg-offset +: 4]
For example: if the clock-cycle is 1ns, and the desired resolution is 1us, than the offset should be 10
",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F45,E46,TRUE)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d10",
      DocName => "Slice[n]NativeLbConsistenceCacheClockOffset",
      Comments => "counts number of valid members currently in cache",
    },
    slice1_native_lb_Consistence_cache_clock_threshold => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_cache_clock_threshold",
      RegMem => "RegField",
      Description => "Cache-entry will be erased only if read by the design, and:
(Curr-time - Cache-payload.Time-stamp) > Cfg-Threshold",
      Width => "10",
      Position => "14:5", # Excel Formula: =calc_position(F46,E47)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d1000",
      DocName => "Slice[n]NativeLbConsistenceCacheClockThreshold",
      Comments => "counts number of valid members currently in cache",
    },
  },
  slice0_native_lb_Consistence_cache_count => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_native_lb_Consistence_cache_count",
    RegMem => "Reg",
    Address => "109", # Excel Formula: =calc_reg_address(C45,A45,G45)
    Description => "Number of elements currently in cache. When cache is active, this register is managed by the Design. Because each cahce is read only when packet arrives with the corresponding LB-Key, it is posibble that before changing another group-size, the cache-count will not be 0. for this reason:
Before changing Group-size of another gourp-id, If (cache-counter =! 0) then the User should do the following:
a. Write 0 to all entries in the cache-table (thats done for reser the valid bit in the table)
b. Write 0 to this registen (cache-count = 0)",
    Width => "13", # Excel Formula: =calc_reg_width(E49:E49,F49)
    Type => "External",
    UsedBy => "res",
    DocName => "Slice[2]NativeLbConsistenceCacheCount",
    ArrayLength => "2",
    ArrayIndex => "0",
    slice0_native_lb_Consistence_cache_count_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_cache_count_r",
      RegMem => "RegField",
      Description => "counts number of elements currently in cache. Can be zeroize by CPU after empting the consistency-table by the CPU.",
      Width => "13", # Excel Formula: =calc_field_width_define("RES_REDUCED_LB_KEY_WIDTH")+1
      Position => "12:0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "External",
      DocName => "Slice[n]NativeLbConsistenceCacheCountR",
      Comments => "counts number of valid members currently in cache",
    },
  },
  slice1_native_lb_Consistence_cache_count => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_native_lb_Consistence_cache_count",
    RegMem => "Reg",
    Address => "10A",
    Description => "Number of elements currently in cache. When cache is active, this register is managed by the Design. Because each cahce is read only when packet arrives with the corresponding LB-Key, it is posibble that before changing another group-size, the cache-count will not be 0. for this reason:
Before changing Group-size of another gourp-id, If (cache-counter =! 0) then the User should do the following:
a. Write 0 to all entries in the cache-table (thats done for reser the valid bit in the table)
b. Write 0 to this registen (cache-count = 0)",
    Width => "13", # Excel Formula: =calc_reg_width(E49:E49,F49)
    Type => "External",
    UsedBy => "res",
    DocName => "Slice[2]NativeLbConsistenceCacheCount",
    ArrayLength => "2",
    ArrayIndex => "1",
    slice1_native_lb_Consistence_cache_count_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_cache_count_r",
      RegMem => "RegField",
      Description => "counts number of elements currently in cache. Can be zeroize by CPU after empting the consistency-table by the CPU.",
      Width => "13", # Excel Formula: =calc_field_width_define("RES_REDUCED_LB_KEY_WIDTH")+1
      Position => "12:0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "External",
      DocName => "Slice[n]NativeLbConsistenceCacheCountR",
      Comments => "counts number of valid members currently in cache",
    },
  },
  slice0_native_lb_Consistence_attr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_native_lb_Consistence_attr",
    RegMem => "Reg",
    Address => "10B", # Excel Formula: =calc_reg_address(C48,A48,G48)
    Description => "Consistence attributes is an external register used to inform the design that a group-size had been changed, and start a consistency sequence.
1. When Group-size changed, the user should write to the external regs the following:
a. Valid = 1'b1
b. Cache-Group-id (the group which had changed)
c. Prev-group-size (the value which is found in the group-size-table)
d. Current-group-size (the new group-size = Prev-group-size1)
e. Timer-value (32b in clks resolution) //this starts the learn timer
f. Removed-member-id + valid (if group-size decreased)
2. Before changing Group-size of another gourp-id, write to the external regs the following:
a. Valid = 1'b0
",
    Width => "74", # Excel Formula: =calc_reg_width(E51:E57,F57)
    Type => "External",
    UsedBy => "res",
    DocName => "Slice[2]NativeLbConsistenceAttr",
    ArrayLength => "2",
    ArrayIndex => "0",
    slice0_native_lb_Consistence_valid_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_valid_r",
      RegMem => "RegField",
      Description => "when set, current and prev group-size will be taken from the value wrriten in those external-regs.
Should be set by CPU when group-size changed, and reset by CPU after consistence process has done",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F50,E51,TRUE)
      Type => "External",
      DocName => "Slice[n]NativeLbConsistenceValidR",
    },
    slice0_native_lb_Consistence_group_id_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_group_id_r",
      RegMem => "RegField",
      Description => "The group-id which is currently used for consistence (the group that had been changed)",
      Width => "13",
      Position => "13:1", # Excel Formula: =calc_position(F51,E52)
      Type => "External",
      DocName => "Slice[n]NativeLbConsistenceGroupIdR",
    },
    slice0_native_lb_Consistence_prev_group_size_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_prev_group_size_r",
      RegMem => "RegField",
      Description => "prev-group-size of the consistence-group-id",
      Width => "9",
      Position => "22:14", # Excel Formula: =calc_position(F52,E53)
      Type => "External",
      DocName => "Slice[n]NativeLbConsistencePrevGroupSizeR",
    },
    slice0_native_lb_Consistence_curr_group_size_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_curr_group_size_r",
      RegMem => "RegField",
      Description => "The new group-size of the cache-group-id. 
Valid values are prev-group-size1.",
      Width => "9",
      Position => "31:23", # Excel Formula: =calc_position(F53,E54)
      Type => "External",
      DocName => "Slice[n]NativeLbConsistenceCurrGroupSizeR",
    },
    slice0_native_lb_Consistence_removed_member_id_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_removed_member_id_r",
      RegMem => "RegField",
      Description => "The removed-member-id (when valid is set)",
      Width => "9",
      Position => "40:32", # Excel Formula: =calc_position(F54,E55)
      Type => "External",
      DocName => "Slice[n]NativeLbConsistenceRemovedMemberIdR",
    },
    slice0_native_lb_Consistence_removed_member_id_valid_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_removed_member_id_valid_r",
      RegMem => "RegField",
      Description => "Removed member ID field is valid. If valid it means that the group-size decreased by one",
      Width => "1",
      Position => "41", # Excel Formula: =calc_position(F55,E56)
      Type => "External",
      DocName => "Slice[n]NativeLbConsistenceRemovedMemberIdValidR",
    },
    slice0_native_lb_Consistence_timer_value_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_timer_value_r",
      RegMem => "RegField",
      Description => "holds the current timer value. If equals 0 it mean the timer is not currently active. When consistence is valid:
Timer-is-active: learn
Timer is not active: use-cached",
      Width => "32", # Excel Formula: =calc_field_width_define("RES_LB_CONSISTENCE_TIMER_WIDTH")
      Position => "73:42", # Excel Formula: =calc_position(F56,E57)
      Type => "External",
      DocName => "Slice[n]NativeLbConsistenceTimerValueR",
    },
  },
  slice1_native_lb_Consistence_attr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_native_lb_Consistence_attr",
    RegMem => "Reg",
    Address => "10C",
    Description => "Consistence attributes is an external register used to inform the design that a group-size had been changed, and start a consistency sequence.
1. When Group-size changed, the user should write to the external regs the following:
a. Valid = 1'b1
b. Cache-Group-id (the group which had changed)
c. Prev-group-size (the value which is found in the group-size-table)
d. Current-group-size (the new group-size = Prev-group-size1)
e. Timer-value (32b in clks resolution) //this starts the learn timer
f. Removed-member-id + valid (if group-size decreased)
2. Before changing Group-size of another gourp-id, write to the external regs the following:
a. Valid = 1'b0
",
    Width => "74", # Excel Formula: =calc_reg_width(E51:E57,F57)
    Type => "External",
    UsedBy => "res",
    DocName => "Slice[2]NativeLbConsistenceAttr",
    ArrayLength => "2",
    ArrayIndex => "1",
    slice1_native_lb_Consistence_valid_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_valid_r",
      RegMem => "RegField",
      Description => "when set, current and prev group-size will be taken from the value wrriten in those external-regs.
Should be set by CPU when group-size changed, and reset by CPU after consistence process has done",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F50,E51,TRUE)
      Type => "External",
      DocName => "Slice[n]NativeLbConsistenceValidR",
    },
    slice1_native_lb_Consistence_group_id_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_group_id_r",
      RegMem => "RegField",
      Description => "The group-id which is currently used for consistence (the group that had been changed)",
      Width => "13",
      Position => "13:1", # Excel Formula: =calc_position(F51,E52)
      Type => "External",
      DocName => "Slice[n]NativeLbConsistenceGroupIdR",
    },
    slice1_native_lb_Consistence_prev_group_size_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_prev_group_size_r",
      RegMem => "RegField",
      Description => "prev-group-size of the consistence-group-id",
      Width => "9",
      Position => "22:14", # Excel Formula: =calc_position(F52,E53)
      Type => "External",
      DocName => "Slice[n]NativeLbConsistencePrevGroupSizeR",
    },
    slice1_native_lb_Consistence_curr_group_size_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_curr_group_size_r",
      RegMem => "RegField",
      Description => "The new group-size of the cache-group-id. 
Valid values are prev-group-size1.",
      Width => "9",
      Position => "31:23", # Excel Formula: =calc_position(F53,E54)
      Type => "External",
      DocName => "Slice[n]NativeLbConsistenceCurrGroupSizeR",
    },
    slice1_native_lb_Consistence_removed_member_id_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_removed_member_id_r",
      RegMem => "RegField",
      Description => "The removed-member-id (when valid is set)",
      Width => "9",
      Position => "40:32", # Excel Formula: =calc_position(F54,E55)
      Type => "External",
      DocName => "Slice[n]NativeLbConsistenceRemovedMemberIdR",
    },
    slice1_native_lb_Consistence_removed_member_id_valid_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_removed_member_id_valid_r",
      RegMem => "RegField",
      Description => "Removed member ID field is valid. If valid it means that the group-size decreased by one",
      Width => "1",
      Position => "41", # Excel Formula: =calc_position(F55,E56)
      Type => "External",
      DocName => "Slice[n]NativeLbConsistenceRemovedMemberIdValidR",
    },
    slice1_native_lb_Consistence_timer_value_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_native_lb_Consistence_timer_value_r",
      RegMem => "RegField",
      Description => "holds the current timer value. If equals 0 it mean the timer is not currently active. When consistence is valid:
Timer-is-active: learn
Timer is not active: use-cached",
      Width => "32", # Excel Formula: =calc_field_width_define("RES_LB_CONSISTENCE_TIMER_WIDTH")
      Position => "73:42", # Excel Formula: =calc_position(F56,E57)
      Type => "External",
      DocName => "Slice[n]NativeLbConsistenceTimerValueR",
    },
  },
  slice0_path_lb_Consistence_cache_clk_and_timer_attr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_path_lb_Consistence_cache_clk_and_timer_attr",
    RegMem => "Reg",
    Address => "10D", # Excel Formula: =calc_reg_address(C50,A50,G50)
    Description => "This register Controls the cache-time-stamp resolution/scale
The design contains 32b counter which counts clock-cycles:
* Initialize on reset: clks-counter = 0
* Increment every clk

This register defines the desired time-scale out of this reg.
The picked time-scale is used for both the following:
1. The time-stamp that be taken and wrriten to the cache-table.
2. The threshold in which the cache-entry will be aged.",
    Width => "15", # Excel Formula: =calc_reg_width(E59:E60,F60)
    Type => "Config",
    DocName => "Slice[2]PathLbConsistenceCacheClkAndTimerAttr",
    ArrayLength => "2",
    ArrayIndex => "0",
    slice0_path_lb_Consistence_cache_clock_offset => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_cache_clock_offset",
      RegMem => "RegField",
      Description => "Desired offset from the 32b clocks-counter:
Curr-time = clks-counter[Cfg-offset +: 4]
For example: if the clock-cycle is 1ns, and the desired resolution is 1us, than the offset should be 10
",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F58,E59,TRUE)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d10",
      DocName => "Slice[n]PathLbConsistenceCacheClockOffset",
      Comments => "counts number of valid members currently in cache",
    },
    slice0_path_lb_Consistence_cache_clock_threshold => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_cache_clock_threshold",
      RegMem => "RegField",
      Description => "Cache-entry will be erased only if read by the design, and:
(Curr-time - Cache-payload.Time-stamp) > Cfg-Threshold",
      Width => "10",
      Position => "14:5", # Excel Formula: =calc_position(F59,E60)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d1000",
      DocName => "Slice[n]PathLbConsistenceCacheClockThreshold",
      Comments => "counts number of valid members currently in cache",
    },
  },
  slice1_path_lb_Consistence_cache_clk_and_timer_attr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_path_lb_Consistence_cache_clk_and_timer_attr",
    RegMem => "Reg",
    Address => "10E",
    Description => "This register Controls the cache-time-stamp resolution/scale
The design contains 32b counter which counts clock-cycles:
* Initialize on reset: clks-counter = 0
* Increment every clk

This register defines the desired time-scale out of this reg.
The picked time-scale is used for both the following:
1. The time-stamp that be taken and wrriten to the cache-table.
2. The threshold in which the cache-entry will be aged.",
    Width => "15", # Excel Formula: =calc_reg_width(E59:E60,F60)
    Type => "Config",
    DocName => "Slice[2]PathLbConsistenceCacheClkAndTimerAttr",
    ArrayLength => "2",
    ArrayIndex => "1",
    slice1_path_lb_Consistence_cache_clock_offset => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_cache_clock_offset",
      RegMem => "RegField",
      Description => "Desired offset from the 32b clocks-counter:
Curr-time = clks-counter[Cfg-offset +: 4]
For example: if the clock-cycle is 1ns, and the desired resolution is 1us, than the offset should be 10
",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F58,E59,TRUE)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d10",
      DocName => "Slice[n]PathLbConsistenceCacheClockOffset",
      Comments => "counts number of valid members currently in cache",
    },
    slice1_path_lb_Consistence_cache_clock_threshold => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_cache_clock_threshold",
      RegMem => "RegField",
      Description => "Cache-entry will be erased only if read by the design, and:
(Curr-time - Cache-payload.Time-stamp) > Cfg-Threshold",
      Width => "10",
      Position => "14:5", # Excel Formula: =calc_position(F59,E60)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d1000",
      DocName => "Slice[n]PathLbConsistenceCacheClockThreshold",
      Comments => "counts number of valid members currently in cache",
    },
  },
  slice0_path_lb_Consistence_attr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_path_lb_Consistence_attr",
    RegMem => "Reg",
    Address => "10F", # Excel Formula: =calc_reg_address(C58,A58,G58)
    Description => "Consistence attributes is an external register used to inform the design that a group-size had been changed, and start a consistency sequence.
1. When Group-size changed, the user should write to the external regs the following:
a. Valid = 1'b1
b. Cache-Group-id (the group which had changed)
c. Prev-group-size (the value which is found in the group-size-table)
d. Current-group-size (the new group-size = Prev-group-size1)
e. Timer-value (32b in clks resolution) //this starts the learn timer
f. Removed-member-id + valid (if group-size decreased)
2. Before changing Group-size of another gourp-id, write to the external regs the following:
a. Valid = 1'b0
",
    Width => "74", # Excel Formula: =calc_reg_width(E62:E68,F68)
    Type => "External",
    UsedBy => "res",
    DocName => "Slice[2]PathLbConsistenceAttr",
    ArrayLength => "2",
    ArrayIndex => "0",
    slice0_path_lb_Consistence_valid_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_valid_r",
      RegMem => "RegField",
      Description => "when set, current and prev group-size will be taken from the value wrriten in those external-regs.
Should be set by CPU when group-size changed, and reset by CPU after consistence process has done",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F61,E62,TRUE)
      Type => "External",
      DocName => "Slice[n]PathLbConsistenceValidR",
    },
    slice0_path_lb_Consistence_group_id_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_group_id_r",
      RegMem => "RegField",
      Description => "The group-id which is currently used for consistence (the group that had been changed)",
      Width => "13",
      Position => "13:1", # Excel Formula: =calc_position(F62,E63)
      Type => "External",
      DocName => "Slice[n]PathLbConsistenceGroupIdR",
    },
    slice0_path_lb_Consistence_prev_group_size_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_prev_group_size_r",
      RegMem => "RegField",
      Description => "prev-group-size of the consistence-group-id",
      Width => "9",
      Position => "22:14", # Excel Formula: =calc_position(F63,E64)
      Type => "External",
      DocName => "Slice[n]PathLbConsistencePrevGroupSizeR",
    },
    slice0_path_lb_Consistence_curr_group_size_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_curr_group_size_r",
      RegMem => "RegField",
      Description => "The new group-size of the cache-group-id. 
Valid values are prev-group-size1.",
      Width => "9",
      Position => "31:23", # Excel Formula: =calc_position(F64,E65)
      Type => "External",
      DocName => "Slice[n]PathLbConsistenceCurrGroupSizeR",
    },
    slice0_path_lb_Consistence_removed_member_id_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_removed_member_id_r",
      RegMem => "RegField",
      Description => "The removed-member-id (when valid is set)",
      Width => "9",
      Position => "40:32", # Excel Formula: =calc_position(F65,E66)
      Type => "External",
      DocName => "Slice[n]PathLbConsistenceRemovedMemberIdR",
    },
    slice0_path_lb_Consistence_removed_member_id_valid_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_removed_member_id_valid_r",
      RegMem => "RegField",
      Description => "Removed member ID field is valid. If valid it means that the group-size decreased by one",
      Width => "1",
      Position => "41", # Excel Formula: =calc_position(F66,E67)
      Type => "External",
      DocName => "Slice[n]PathLbConsistenceRemovedMemberIdValidR",
    },
    slice0_path_lb_Consistence_timer_value_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_timer_value_r",
      RegMem => "RegField",
      Description => "holds the current timer value. If equals 0 it mean the timer is not currently active. When consistence is valid:
Timer-is-active: learn
Timer is not active: use-cached",
      Width => "32", # Excel Formula: =calc_field_width_define("RES_LB_CONSISTENCE_TIMER_WIDTH")
      Position => "73:42", # Excel Formula: =calc_position(F67,E68)
      Type => "External",
      DocName => "Slice[n]PathLbConsistenceTimerValueR",
    },
  },
  slice1_path_lb_Consistence_attr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_path_lb_Consistence_attr",
    RegMem => "Reg",
    Address => "110",
    Description => "Consistence attributes is an external register used to inform the design that a group-size had been changed, and start a consistency sequence.
1. When Group-size changed, the user should write to the external regs the following:
a. Valid = 1'b1
b. Cache-Group-id (the group which had changed)
c. Prev-group-size (the value which is found in the group-size-table)
d. Current-group-size (the new group-size = Prev-group-size1)
e. Timer-value (32b in clks resolution) //this starts the learn timer
f. Removed-member-id + valid (if group-size decreased)
2. Before changing Group-size of another gourp-id, write to the external regs the following:
a. Valid = 1'b0
",
    Width => "74", # Excel Formula: =calc_reg_width(E62:E68,F68)
    Type => "External",
    UsedBy => "res",
    DocName => "Slice[2]PathLbConsistenceAttr",
    ArrayLength => "2",
    ArrayIndex => "1",
    slice1_path_lb_Consistence_valid_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_valid_r",
      RegMem => "RegField",
      Description => "when set, current and prev group-size will be taken from the value wrriten in those external-regs.
Should be set by CPU when group-size changed, and reset by CPU after consistence process has done",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F61,E62,TRUE)
      Type => "External",
      DocName => "Slice[n]PathLbConsistenceValidR",
    },
    slice1_path_lb_Consistence_group_id_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_group_id_r",
      RegMem => "RegField",
      Description => "The group-id which is currently used for consistence (the group that had been changed)",
      Width => "13",
      Position => "13:1", # Excel Formula: =calc_position(F62,E63)
      Type => "External",
      DocName => "Slice[n]PathLbConsistenceGroupIdR",
    },
    slice1_path_lb_Consistence_prev_group_size_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_prev_group_size_r",
      RegMem => "RegField",
      Description => "prev-group-size of the consistence-group-id",
      Width => "9",
      Position => "22:14", # Excel Formula: =calc_position(F63,E64)
      Type => "External",
      DocName => "Slice[n]PathLbConsistencePrevGroupSizeR",
    },
    slice1_path_lb_Consistence_curr_group_size_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_curr_group_size_r",
      RegMem => "RegField",
      Description => "The new group-size of the cache-group-id. 
Valid values are prev-group-size1.",
      Width => "9",
      Position => "31:23", # Excel Formula: =calc_position(F64,E65)
      Type => "External",
      DocName => "Slice[n]PathLbConsistenceCurrGroupSizeR",
    },
    slice1_path_lb_Consistence_removed_member_id_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_removed_member_id_r",
      RegMem => "RegField",
      Description => "The removed-member-id (when valid is set)",
      Width => "9",
      Position => "40:32", # Excel Formula: =calc_position(F65,E66)
      Type => "External",
      DocName => "Slice[n]PathLbConsistenceRemovedMemberIdR",
    },
    slice1_path_lb_Consistence_removed_member_id_valid_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_removed_member_id_valid_r",
      RegMem => "RegField",
      Description => "Removed member ID field is valid. If valid it means that the group-size decreased by one",
      Width => "1",
      Position => "41", # Excel Formula: =calc_position(F66,E67)
      Type => "External",
      DocName => "Slice[n]PathLbConsistenceRemovedMemberIdValidR",
    },
    slice1_path_lb_Consistence_timer_value_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_timer_value_r",
      RegMem => "RegField",
      Description => "holds the current timer value. If equals 0 it mean the timer is not currently active. When consistence is valid:
Timer-is-active: learn
Timer is not active: use-cached",
      Width => "32", # Excel Formula: =calc_field_width_define("RES_LB_CONSISTENCE_TIMER_WIDTH")
      Position => "73:42", # Excel Formula: =calc_position(F67,E68)
      Type => "External",
      DocName => "Slice[n]PathLbConsistenceTimerValueR",
    },
  },
  slice0_path_lb_Consistence_cache_count => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_path_lb_Consistence_cache_count",
    RegMem => "Reg",
    Address => "111", # Excel Formula: =calc_reg_address(C61,A61,G61)
    Description => "Number of elements currently in cache. When cache is active, this register is managed by the Design. Because each cahce is read only when packet arrives with the corresponding LB-Key, it is posibble that before changing another group-size, the cache-count will not be 0. for this reason:
Before changing Group-size of another gourp-id, If (cache-counter =! 0) then the User should do the following:
a. Write 0 to all entries in the cache-table (thats done for reser the valid bit in the table)
b. Write 0 to this registen (cache-count = 0)",
    Width => "13", # Excel Formula: =calc_reg_width(E70:E70,F70)
    Type => "External",
    UsedBy => "res",
    DocName => "Slice[2]PathLbConsistenceCacheCount",
    ArrayLength => "2",
    ArrayIndex => "0",
    slice0_path_lb_Consistence_cache_count_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_cache_count_r",
      RegMem => "RegField",
      Description => "counts number of elements currently in cache. Can be zeroize by CPU after empting the consistency-table by the CPU.",
      Width => "13", # Excel Formula: =calc_field_width_define("RES_REDUCED_LB_KEY_WIDTH")+1
      Position => "12:0", # Excel Formula: =calc_position(F69,E70,TRUE)
      Type => "External",
      DocName => "Slice[n]PathLbConsistenceCacheCountR",
      Comments => "counts number of valid members currently in cache",
    },
  },
  slice1_path_lb_Consistence_cache_count => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_path_lb_Consistence_cache_count",
    RegMem => "Reg",
    Address => "112",
    Description => "Number of elements currently in cache. When cache is active, this register is managed by the Design. Because each cahce is read only when packet arrives with the corresponding LB-Key, it is posibble that before changing another group-size, the cache-count will not be 0. for this reason:
Before changing Group-size of another gourp-id, If (cache-counter =! 0) then the User should do the following:
a. Write 0 to all entries in the cache-table (thats done for reser the valid bit in the table)
b. Write 0 to this registen (cache-count = 0)",
    Width => "13", # Excel Formula: =calc_reg_width(E70:E70,F70)
    Type => "External",
    UsedBy => "res",
    DocName => "Slice[2]PathLbConsistenceCacheCount",
    ArrayLength => "2",
    ArrayIndex => "1",
    slice1_path_lb_Consistence_cache_count_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_path_lb_Consistence_cache_count_r",
      RegMem => "RegField",
      Description => "counts number of elements currently in cache. Can be zeroize by CPU after empting the consistency-table by the CPU.",
      Width => "13", # Excel Formula: =calc_field_width_define("RES_REDUCED_LB_KEY_WIDTH")+1
      Position => "12:0", # Excel Formula: =calc_position(F69,E70,TRUE)
      Type => "External",
      DocName => "Slice[n]PathLbConsistenceCacheCountR",
      Comments => "counts number of valid members currently in cache",
    },
  },
  slice0_port_npp_lb_Consistence_cache_clk_and_timer_attr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_port_npp_lb_Consistence_cache_clk_and_timer_attr",
    RegMem => "Reg",
    Address => "113", # Excel Formula: =calc_reg_address(C69,A69,G69)
    Description => "This register Controls the cache-time-stamp resolution/scale
The design contains 32b counter which counts clock-cycles:
* Initialize on reset: clks-counter = 0
* Increment every clk

This register defines the desired time-scale out of this reg.
The picked time-scale is used for both the following:
1. The time-stamp that be taken and wrriten to the cache-table.
2. The threshold in which the cache-entry will be aged.",
    Width => "15", # Excel Formula: =calc_reg_width(E72:E73,F73)
    Type => "Config",
    DocName => "Slice[2]PortNppLbConsistenceCacheClkAndTimerAttr",
    ArrayLength => "2",
    ArrayIndex => "0",
    slice0_port_npp_lb_Consistence_cache_clock_offset => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_cache_clock_offset",
      RegMem => "RegField",
      Description => "Desired offset from the 32b clocks-counter:
Curr-time = clks-counter[Cfg-offset +: 4]
For example: if the clock-cycle is 1ns, and the desired resolution is 1us, than the offset should be 10
",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F71,E72,TRUE)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d10",
      DocName => "Slice[n]PortNppLbConsistenceCacheClockOffset",
      Comments => "counts number of valid members currently in cache",
    },
    slice0_port_npp_lb_Consistence_cache_clock_threshold => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_cache_clock_threshold",
      RegMem => "RegField",
      Description => "Cache-entry will be erased only if read by the design, and:
(Curr-time - Cache-payload.Time-stamp) > Cfg-Threshold",
      Width => "10",
      Position => "14:5", # Excel Formula: =calc_position(F72,E73)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d1000",
      DocName => "Slice[n]PortNppLbConsistenceCacheClockThreshold",
      Comments => "counts number of valid members currently in cache",
    },
  },
  slice1_port_npp_lb_Consistence_cache_clk_and_timer_attr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_port_npp_lb_Consistence_cache_clk_and_timer_attr",
    RegMem => "Reg",
    Address => "114",
    Description => "This register Controls the cache-time-stamp resolution/scale
The design contains 32b counter which counts clock-cycles:
* Initialize on reset: clks-counter = 0
* Increment every clk

This register defines the desired time-scale out of this reg.
The picked time-scale is used for both the following:
1. The time-stamp that be taken and wrriten to the cache-table.
2. The threshold in which the cache-entry will be aged.",
    Width => "15", # Excel Formula: =calc_reg_width(E72:E73,F73)
    Type => "Config",
    DocName => "Slice[2]PortNppLbConsistenceCacheClkAndTimerAttr",
    ArrayLength => "2",
    ArrayIndex => "1",
    slice1_port_npp_lb_Consistence_cache_clock_offset => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_cache_clock_offset",
      RegMem => "RegField",
      Description => "Desired offset from the 32b clocks-counter:
Curr-time = clks-counter[Cfg-offset +: 4]
For example: if the clock-cycle is 1ns, and the desired resolution is 1us, than the offset should be 10
",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F71,E72,TRUE)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d10",
      DocName => "Slice[n]PortNppLbConsistenceCacheClockOffset",
      Comments => "counts number of valid members currently in cache",
    },
    slice1_port_npp_lb_Consistence_cache_clock_threshold => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_cache_clock_threshold",
      RegMem => "RegField",
      Description => "Cache-entry will be erased only if read by the design, and:
(Curr-time - Cache-payload.Time-stamp) > Cfg-Threshold",
      Width => "10",
      Position => "14:5", # Excel Formula: =calc_position(F72,E73)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d1000",
      DocName => "Slice[n]PortNppLbConsistenceCacheClockThreshold",
      Comments => "counts number of valid members currently in cache",
    },
  },
  slice0_port_npp_lb_Consistence_attr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_port_npp_lb_Consistence_attr",
    RegMem => "Reg",
    Address => "115", # Excel Formula: =calc_reg_address(C71,A71,G71)
    Description => "Consistence attributes is an external register used to inform the design that a group-size had been changed, and start a consistency sequence.
1. When Group-size changed, the user should write to the external regs the following:
a. Valid = 1'b1
b. Cache-Group-id (the group which had changed)
c. Prev-group-size (the value which is found in the group-size-table)
d. Current-group-size (the new group-size = Prev-group-size1)
e. Timer-value (32b in clks resolution) //this starts the learn timer
f. Removed-member-id + valid (if group-size decreased)
2. Before changing Group-size of another gourp-id, write to the external regs the following:
a. Valid = 1'b0
",
    Width => "74", # Excel Formula: =calc_reg_width(E75:E81,F81)
    Type => "External",
    UsedBy => "res",
    DocName => "Slice[2]PortNppLbConsistenceAttr",
    ArrayLength => "2",
    ArrayIndex => "0",
    slice0_port_npp_lb_Consistence_valid_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_valid_r",
      RegMem => "RegField",
      Description => "when set, current and prev group-size will be taken from the value wrriten in those external-regs.
Should be set by CPU when group-size changed, and reset by CPU after consistence process has done",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F74,E75,TRUE)
      Type => "External",
      DocName => "Slice[n]PortNppLbConsistenceValidR",
    },
    slice0_port_npp_lb_Consistence_group_id_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_group_id_r",
      RegMem => "RegField",
      Description => "The group-id which is currently used for consistence (the group that had been changed)",
      Width => "13",
      Position => "13:1", # Excel Formula: =calc_position(F75,E76)
      Type => "External",
      DocName => "Slice[n]PortNppLbConsistenceGroupIdR",
    },
    slice0_port_npp_lb_Consistence_prev_group_size_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_prev_group_size_r",
      RegMem => "RegField",
      Description => "prev-group-size of the consistence-group-id",
      Width => "9",
      Position => "22:14", # Excel Formula: =calc_position(F76,E77)
      Type => "External",
      DocName => "Slice[n]PortNppLbConsistencePrevGroupSizeR",
    },
    slice0_port_npp_lb_Consistence_curr_group_size_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_curr_group_size_r",
      RegMem => "RegField",
      Description => "The new group-size of the cache-group-id. 
Valid values are prev-group-size1.",
      Width => "9",
      Position => "31:23", # Excel Formula: =calc_position(F77,E78)
      Type => "External",
      DocName => "Slice[n]PortNppLbConsistenceCurrGroupSizeR",
    },
    slice0_port_npp_lb_Consistence_removed_member_id_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_removed_member_id_r",
      RegMem => "RegField",
      Description => "The removed-member-id (when valid is set)",
      Width => "9",
      Position => "40:32", # Excel Formula: =calc_position(F78,E79)
      Type => "External",
      DocName => "Slice[n]PortNppLbConsistenceRemovedMemberIdR",
    },
    slice0_port_npp_lb_Consistence_removed_member_id_valid_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_removed_member_id_valid_r",
      RegMem => "RegField",
      Description => "Removed member ID field is valid. If valid it means that the group-size decreased by one",
      Width => "1",
      Position => "41", # Excel Formula: =calc_position(F79,E80)
      Type => "External",
      DocName => "Slice[n]PortNppLbConsistenceRemovedMemberIdValidR",
    },
    slice0_port_npp_lb_Consistence_timer_value_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_timer_value_r",
      RegMem => "RegField",
      Description => "holds the current timer value. If equals 0 it mean the timer is not currently active. When consistence is valid:
Timer-is-active: learn
Timer is not active: use-cached",
      Width => "32", # Excel Formula: =calc_field_width_define("RES_LB_CONSISTENCE_TIMER_WIDTH")
      Position => "73:42", # Excel Formula: =calc_position(F80,E81)
      Type => "External",
      DocName => "Slice[n]PortNppLbConsistenceTimerValueR",
    },
  },
  slice1_port_npp_lb_Consistence_attr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_port_npp_lb_Consistence_attr",
    RegMem => "Reg",
    Address => "116",
    Description => "Consistence attributes is an external register used to inform the design that a group-size had been changed, and start a consistency sequence.
1. When Group-size changed, the user should write to the external regs the following:
a. Valid = 1'b1
b. Cache-Group-id (the group which had changed)
c. Prev-group-size (the value which is found in the group-size-table)
d. Current-group-size (the new group-size = Prev-group-size1)
e. Timer-value (32b in clks resolution) //this starts the learn timer
f. Removed-member-id + valid (if group-size decreased)
2. Before changing Group-size of another gourp-id, write to the external regs the following:
a. Valid = 1'b0
",
    Width => "74", # Excel Formula: =calc_reg_width(E75:E81,F81)
    Type => "External",
    UsedBy => "res",
    DocName => "Slice[2]PortNppLbConsistenceAttr",
    ArrayLength => "2",
    ArrayIndex => "1",
    slice1_port_npp_lb_Consistence_valid_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_valid_r",
      RegMem => "RegField",
      Description => "when set, current and prev group-size will be taken from the value wrriten in those external-regs.
Should be set by CPU when group-size changed, and reset by CPU after consistence process has done",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F74,E75,TRUE)
      Type => "External",
      DocName => "Slice[n]PortNppLbConsistenceValidR",
    },
    slice1_port_npp_lb_Consistence_group_id_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_group_id_r",
      RegMem => "RegField",
      Description => "The group-id which is currently used for consistence (the group that had been changed)",
      Width => "13",
      Position => "13:1", # Excel Formula: =calc_position(F75,E76)
      Type => "External",
      DocName => "Slice[n]PortNppLbConsistenceGroupIdR",
    },
    slice1_port_npp_lb_Consistence_prev_group_size_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_prev_group_size_r",
      RegMem => "RegField",
      Description => "prev-group-size of the consistence-group-id",
      Width => "9",
      Position => "22:14", # Excel Formula: =calc_position(F76,E77)
      Type => "External",
      DocName => "Slice[n]PortNppLbConsistencePrevGroupSizeR",
    },
    slice1_port_npp_lb_Consistence_curr_group_size_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_curr_group_size_r",
      RegMem => "RegField",
      Description => "The new group-size of the cache-group-id. 
Valid values are prev-group-size1.",
      Width => "9",
      Position => "31:23", # Excel Formula: =calc_position(F77,E78)
      Type => "External",
      DocName => "Slice[n]PortNppLbConsistenceCurrGroupSizeR",
    },
    slice1_port_npp_lb_Consistence_removed_member_id_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_removed_member_id_r",
      RegMem => "RegField",
      Description => "The removed-member-id (when valid is set)",
      Width => "9",
      Position => "40:32", # Excel Formula: =calc_position(F78,E79)
      Type => "External",
      DocName => "Slice[n]PortNppLbConsistenceRemovedMemberIdR",
    },
    slice1_port_npp_lb_Consistence_removed_member_id_valid_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_removed_member_id_valid_r",
      RegMem => "RegField",
      Description => "Removed member ID field is valid. If valid it means that the group-size decreased by one",
      Width => "1",
      Position => "41", # Excel Formula: =calc_position(F79,E80)
      Type => "External",
      DocName => "Slice[n]PortNppLbConsistenceRemovedMemberIdValidR",
    },
    slice1_port_npp_lb_Consistence_timer_value_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_timer_value_r",
      RegMem => "RegField",
      Description => "holds the current timer value. If equals 0 it mean the timer is not currently active. When consistence is valid:
Timer-is-active: learn
Timer is not active: use-cached",
      Width => "32", # Excel Formula: =calc_field_width_define("RES_LB_CONSISTENCE_TIMER_WIDTH")
      Position => "73:42", # Excel Formula: =calc_position(F80,E81)
      Type => "External",
      DocName => "Slice[n]PortNppLbConsistenceTimerValueR",
    },
  },
  slice0_port_npp_lb_Consistence_cache_count => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_port_npp_lb_Consistence_cache_count",
    RegMem => "Reg",
    Address => "117", # Excel Formula: =calc_reg_address(C74,A74,G74)
    Description => "Number of elements currently in cache. When cache is active, this register is managed by the Design. Because each cahce is read only when packet arrives with the corresponding LB-Key, it is posibble that before changing another group-size, the cache-count will not be 0. for this reason:
Before changing Group-size of another gourp-id, If (cache-counter =! 0) then the User should do the following:
a. Write 0 to all entries in the cache-table (thats done for reser the valid bit in the table)
b. Write 0 to this registen (cache-count = 0)",
    Width => "13", # Excel Formula: =calc_reg_width(E83:E83,F83)
    Type => "External",
    UsedBy => "res",
    DocName => "Slice[2]PortNppLbConsistenceCacheCount",
    ArrayLength => "2",
    ArrayIndex => "0",
    slice0_port_npp_lb_Consistence_cache_count_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_cache_count_r",
      RegMem => "RegField",
      Description => "counts number of elements currently in cache. Can be zeroize by CPU after empting the consistency-table by the CPU.",
      Width => "13", # Excel Formula: =calc_field_width_define("RES_REDUCED_LB_KEY_WIDTH")+1
      Position => "12:0", # Excel Formula: =calc_position(F82,E83,TRUE)
      Type => "External",
      DocName => "Slice[n]PortNppLbConsistenceCacheCountR",
      Comments => "counts number of valid members currently in cache",
    },
  },
  slice1_port_npp_lb_Consistence_cache_count => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_port_npp_lb_Consistence_cache_count",
    RegMem => "Reg",
    Address => "118",
    Description => "Number of elements currently in cache. When cache is active, this register is managed by the Design. Because each cahce is read only when packet arrives with the corresponding LB-Key, it is posibble that before changing another group-size, the cache-count will not be 0. for this reason:
Before changing Group-size of another gourp-id, If (cache-counter =! 0) then the User should do the following:
a. Write 0 to all entries in the cache-table (thats done for reser the valid bit in the table)
b. Write 0 to this registen (cache-count = 0)",
    Width => "13", # Excel Formula: =calc_reg_width(E83:E83,F83)
    Type => "External",
    UsedBy => "res",
    DocName => "Slice[2]PortNppLbConsistenceCacheCount",
    ArrayLength => "2",
    ArrayIndex => "1",
    slice1_port_npp_lb_Consistence_cache_count_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_npp_lb_Consistence_cache_count_r",
      RegMem => "RegField",
      Description => "counts number of elements currently in cache. Can be zeroize by CPU after empting the consistency-table by the CPU.",
      Width => "13", # Excel Formula: =calc_field_width_define("RES_REDUCED_LB_KEY_WIDTH")+1
      Position => "12:0", # Excel Formula: =calc_position(F82,E83,TRUE)
      Type => "External",
      DocName => "Slice[n]PortNppLbConsistenceCacheCountR",
      Comments => "counts number of valid members currently in cache",
    },
  },
  slice0_port_dsp_lb_Consistence_cache_clk_and_timer_attr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_port_dsp_lb_Consistence_cache_clk_and_timer_attr",
    RegMem => "Reg",
    Address => "119", # Excel Formula: =calc_reg_address(C82,A82,G82)
    Description => "This register Controls the cache-time-stamp resolution/scale
The design contains 32b counter which counts clock-cycles:
* Initialize on reset: clks-counter = 0
* Increment every clk

This register defines the desired time-scale out of this reg.
The picked time-scale is used for both the following:
1. The time-stamp that be taken and wrriten to the cache-table.
2. The threshold in which the cache-entry will be aged.",
    Width => "15", # Excel Formula: =calc_reg_width(E85:E86,F86)
    Type => "Config",
    DocName => "Slice[2]PortDspLbConsistenceCacheClkAndTimerAttr",
    ArrayLength => "2",
    ArrayIndex => "0",
    slice0_port_dsp_lb_Consistence_cache_clock_offset => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_cache_clock_offset",
      RegMem => "RegField",
      Description => "Desired offset from the 32b clocks-counter:
Curr-time = clks-counter[Cfg-offset +: 4]
For example: if the clock-cycle is 1ns, and the desired resolution is 1us, than the offset should be 10
",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F84,E85,TRUE)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d10",
      DocName => "Slice[n]PortDspLbConsistenceCacheClockOffset",
      Comments => "counts number of valid members currently in cache",
    },
    slice0_port_dsp_lb_Consistence_cache_clock_threshold => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_cache_clock_threshold",
      RegMem => "RegField",
      Description => "Cache-entry will be erased only if read by the design, and:
(Curr-time - Cache-payload.Time-stamp) > Cfg-Threshold",
      Width => "10",
      Position => "14:5", # Excel Formula: =calc_position(F85,E86)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d1000",
      DocName => "Slice[n]PortDspLbConsistenceCacheClockThreshold",
      Comments => "counts number of valid members currently in cache",
    },
  },
  slice1_port_dsp_lb_Consistence_cache_clk_and_timer_attr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_port_dsp_lb_Consistence_cache_clk_and_timer_attr",
    RegMem => "Reg",
    Address => "11A",
    Description => "This register Controls the cache-time-stamp resolution/scale
The design contains 32b counter which counts clock-cycles:
* Initialize on reset: clks-counter = 0
* Increment every clk

This register defines the desired time-scale out of this reg.
The picked time-scale is used for both the following:
1. The time-stamp that be taken and wrriten to the cache-table.
2. The threshold in which the cache-entry will be aged.",
    Width => "15", # Excel Formula: =calc_reg_width(E85:E86,F86)
    Type => "Config",
    DocName => "Slice[2]PortDspLbConsistenceCacheClkAndTimerAttr",
    ArrayLength => "2",
    ArrayIndex => "1",
    slice1_port_dsp_lb_Consistence_cache_clock_offset => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_cache_clock_offset",
      RegMem => "RegField",
      Description => "Desired offset from the 32b clocks-counter:
Curr-time = clks-counter[Cfg-offset +: 4]
For example: if the clock-cycle is 1ns, and the desired resolution is 1us, than the offset should be 10
",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F84,E85,TRUE)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d10",
      DocName => "Slice[n]PortDspLbConsistenceCacheClockOffset",
      Comments => "counts number of valid members currently in cache",
    },
    slice1_port_dsp_lb_Consistence_cache_clock_threshold => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_cache_clock_threshold",
      RegMem => "RegField",
      Description => "Cache-entry will be erased only if read by the design, and:
(Curr-time - Cache-payload.Time-stamp) > Cfg-Threshold",
      Width => "10",
      Position => "14:5", # Excel Formula: =calc_position(F85,E86)
      Type => "Config",
      UsedBy => "res",
      DefaultValue => "d1000",
      DocName => "Slice[n]PortDspLbConsistenceCacheClockThreshold",
      Comments => "counts number of valid members currently in cache",
    },
  },
  slice0_port_dsp_lb_Consistence_cache_count => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_port_dsp_lb_Consistence_cache_count",
    RegMem => "Reg",
    Address => "11B", # Excel Formula: =calc_reg_address(C84,A84,G84)
    Description => "Number of elements currently in cache. When cache is active, this register is managed by the Design. Because each cahce is read only when packet arrives with the corresponding LB-Key, it is posibble that before changing another group-size, the cache-count will not be 0. for this reason:
Before changing Group-size of another gourp-id, If (cache-counter =! 0) then the User should do the following:
a. Write 0 to all entries in the cache-table (thats done for reser the valid bit in the table)
b. Write 0 to this registen (cache-count = 0)",
    Width => "13", # Excel Formula: =calc_reg_width(E88:E88,F88)
    Type => "External",
    UsedBy => "res",
    DocName => "Slice[2]PortDspLbConsistenceCacheCount",
    ArrayLength => "2",
    ArrayIndex => "0",
    slice0_port_dsp_lb_Consistence_cache_count_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_cache_count_r",
      RegMem => "RegField",
      Description => "counts number of elements currently in cache. Can be zeroize by CPU after empting the consistency-table by the CPU.",
      Width => "13", # Excel Formula: =calc_field_width_define("RES_REDUCED_LB_KEY_WIDTH")+1
      Position => "12:0", # Excel Formula: =calc_position(F87,E88,TRUE)
      Type => "External",
      DocName => "Slice[n]PortDspLbConsistenceCacheCountR",
      Comments => "counts number of valid members currently in cache",
    },
  },
  slice1_port_dsp_lb_Consistence_cache_count => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_port_dsp_lb_Consistence_cache_count",
    RegMem => "Reg",
    Address => "11C",
    Description => "Number of elements currently in cache. When cache is active, this register is managed by the Design. Because each cahce is read only when packet arrives with the corresponding LB-Key, it is posibble that before changing another group-size, the cache-count will not be 0. for this reason:
Before changing Group-size of another gourp-id, If (cache-counter =! 0) then the User should do the following:
a. Write 0 to all entries in the cache-table (thats done for reser the valid bit in the table)
b. Write 0 to this registen (cache-count = 0)",
    Width => "13", # Excel Formula: =calc_reg_width(E88:E88,F88)
    Type => "External",
    UsedBy => "res",
    DocName => "Slice[2]PortDspLbConsistenceCacheCount",
    ArrayLength => "2",
    ArrayIndex => "1",
    slice1_port_dsp_lb_Consistence_cache_count_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_cache_count_r",
      RegMem => "RegField",
      Description => "counts number of elements currently in cache. Can be zeroize by CPU after empting the consistency-table by the CPU.",
      Width => "13", # Excel Formula: =calc_field_width_define("RES_REDUCED_LB_KEY_WIDTH")+1
      Position => "12:0", # Excel Formula: =calc_position(F87,E88,TRUE)
      Type => "External",
      DocName => "Slice[n]PortDspLbConsistenceCacheCountR",
      Comments => "counts number of valid members currently in cache",
    },
  },
  slice0_port_dsp_lb_Consistence_attr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_port_dsp_lb_Consistence_attr",
    RegMem => "Reg",
    Address => "11D", # Excel Formula: =calc_reg_address(C87,A87,G87)
    Description => "Consistence attributes is an external register used to inform the design that a group-size had been changed, and start a consistency sequence.
1. When Group-size changed, the user should write to the external regs the following:
a. Valid = 1'b1
b. Cache-Group-id (the group which had changed)
c. Prev-group-size (the value which is found in the group-size-table)
d. Current-group-size (the new group-size = Prev-group-size1)
e. Timer-value (32b in clks resolution) //this starts the learn timer
f. Removed-member-id + valid (if group-size decreased)
2. Before changing Group-size of another gourp-id, write to the external regs the following:
a. Valid = 1'b0
",
    Width => "74", # Excel Formula: =calc_reg_width(E90:E96,F96)
    Type => "External",
    UsedBy => "res",
    DocName => "Slice[2]PortDspLbConsistenceAttr",
    ArrayLength => "2",
    ArrayIndex => "0",
    slice0_port_dsp_lb_Consistence_valid_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_valid_r",
      RegMem => "RegField",
      Description => "when set, current and prev group-size will be taken from the value wrriten in those external-regs.
Should be set by CPU when group-size changed, and reset by CPU after consistence process has done",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F89,E90,TRUE)
      Type => "External",
      DocName => "Slice[n]PortDspLbConsistenceValidR",
    },
    slice0_port_dsp_lb_Consistence_group_id_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_group_id_r",
      RegMem => "RegField",
      Description => "The group-id which is currently used for consistence (the group that had been changed)",
      Width => "13",
      Position => "13:1", # Excel Formula: =calc_position(F90,E91)
      Type => "External",
      DocName => "Slice[n]PortDspLbConsistenceGroupIdR",
    },
    slice0_port_dsp_lb_Consistence_prev_group_size_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_prev_group_size_r",
      RegMem => "RegField",
      Description => "prev-group-size of the consistence-group-id",
      Width => "9",
      Position => "22:14", # Excel Formula: =calc_position(F91,E92)
      Type => "External",
      DocName => "Slice[n]PortDspLbConsistencePrevGroupSizeR",
    },
    slice0_port_dsp_lb_Consistence_curr_group_size_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_curr_group_size_r",
      RegMem => "RegField",
      Description => "The new group-size of the cache-group-id. 
Valid values are prev-group-size1.",
      Width => "9",
      Position => "31:23", # Excel Formula: =calc_position(F92,E93)
      Type => "External",
      DocName => "Slice[n]PortDspLbConsistenceCurrGroupSizeR",
    },
    slice0_port_dsp_lb_Consistence_removed_member_id_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_removed_member_id_r",
      RegMem => "RegField",
      Description => "The removed-member-id (when valid is set)",
      Width => "9",
      Position => "40:32", # Excel Formula: =calc_position(F93,E94)
      Type => "External",
      DocName => "Slice[n]PortDspLbConsistenceRemovedMemberIdR",
    },
    slice0_port_dsp_lb_Consistence_removed_member_id_valid_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_removed_member_id_valid_r",
      RegMem => "RegField",
      Description => "Removed member ID field is valid. If valid it means that the group-size decreased by one",
      Width => "1",
      Position => "41", # Excel Formula: =calc_position(F94,E95)
      Type => "External",
      DocName => "Slice[n]PortDspLbConsistenceRemovedMemberIdValidR",
    },
    slice0_port_dsp_lb_Consistence_timer_value_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_timer_value_r",
      RegMem => "RegField",
      Description => "holds the current timer value. If equals 0 it mean the timer is not currently active. When consistence is valid:
Timer-is-active: learn
Timer is not active: use-cached",
      Width => "32", # Excel Formula: =calc_field_width_define("RES_LB_CONSISTENCE_TIMER_WIDTH")
      Position => "73:42", # Excel Formula: =calc_position(F95,E96)
      Type => "External",
      DocName => "Slice[n]PortDspLbConsistenceTimerValueR",
    },
  },
  slice1_port_dsp_lb_Consistence_attr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_port_dsp_lb_Consistence_attr",
    RegMem => "Reg",
    Address => "11E",
    Description => "Consistence attributes is an external register used to inform the design that a group-size had been changed, and start a consistency sequence.
1. When Group-size changed, the user should write to the external regs the following:
a. Valid = 1'b1
b. Cache-Group-id (the group which had changed)
c. Prev-group-size (the value which is found in the group-size-table)
d. Current-group-size (the new group-size = Prev-group-size1)
e. Timer-value (32b in clks resolution) //this starts the learn timer
f. Removed-member-id + valid (if group-size decreased)
2. Before changing Group-size of another gourp-id, write to the external regs the following:
a. Valid = 1'b0
",
    Width => "74", # Excel Formula: =calc_reg_width(E90:E96,F96)
    Type => "External",
    UsedBy => "res",
    DocName => "Slice[2]PortDspLbConsistenceAttr",
    ArrayLength => "2",
    ArrayIndex => "1",
    slice1_port_dsp_lb_Consistence_valid_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_valid_r",
      RegMem => "RegField",
      Description => "when set, current and prev group-size will be taken from the value wrriten in those external-regs.
Should be set by CPU when group-size changed, and reset by CPU after consistence process has done",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F89,E90,TRUE)
      Type => "External",
      DocName => "Slice[n]PortDspLbConsistenceValidR",
    },
    slice1_port_dsp_lb_Consistence_group_id_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_group_id_r",
      RegMem => "RegField",
      Description => "The group-id which is currently used for consistence (the group that had been changed)",
      Width => "13",
      Position => "13:1", # Excel Formula: =calc_position(F90,E91)
      Type => "External",
      DocName => "Slice[n]PortDspLbConsistenceGroupIdR",
    },
    slice1_port_dsp_lb_Consistence_prev_group_size_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_prev_group_size_r",
      RegMem => "RegField",
      Description => "prev-group-size of the consistence-group-id",
      Width => "9",
      Position => "22:14", # Excel Formula: =calc_position(F91,E92)
      Type => "External",
      DocName => "Slice[n]PortDspLbConsistencePrevGroupSizeR",
    },
    slice1_port_dsp_lb_Consistence_curr_group_size_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_curr_group_size_r",
      RegMem => "RegField",
      Description => "The new group-size of the cache-group-id. 
Valid values are prev-group-size1.",
      Width => "9",
      Position => "31:23", # Excel Formula: =calc_position(F92,E93)
      Type => "External",
      DocName => "Slice[n]PortDspLbConsistenceCurrGroupSizeR",
    },
    slice1_port_dsp_lb_Consistence_removed_member_id_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_removed_member_id_r",
      RegMem => "RegField",
      Description => "The removed-member-id (when valid is set)",
      Width => "9",
      Position => "40:32", # Excel Formula: =calc_position(F93,E94)
      Type => "External",
      DocName => "Slice[n]PortDspLbConsistenceRemovedMemberIdR",
    },
    slice1_port_dsp_lb_Consistence_removed_member_id_valid_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_removed_member_id_valid_r",
      RegMem => "RegField",
      Description => "Removed member ID field is valid. If valid it means that the group-size decreased by one",
      Width => "1",
      Position => "41", # Excel Formula: =calc_position(F94,E95)
      Type => "External",
      DocName => "Slice[n]PortDspLbConsistenceRemovedMemberIdValidR",
    },
    slice1_port_dsp_lb_Consistence_timer_value_r => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "slice[n]_port_dsp_lb_Consistence_timer_value_r",
      RegMem => "RegField",
      Description => "holds the current timer value. If equals 0 it mean the timer is not currently active. When consistence is valid:
Timer-is-active: learn
Timer is not active: use-cached",
      Width => "32", # Excel Formula: =calc_field_width_define("RES_LB_CONSISTENCE_TIMER_WIDTH")
      Position => "73:42", # Excel Formula: =calc_position(F95,E96)
      Type => "External",
      DocName => "Slice[n]PortDspLbConsistenceTimerValueR",
    },
  },
  idb_interrupts => { #Structure Type: Reg;
    Name => "idb_interrupts",
    RegMem => "Reg",
    Address => "11F", # Excel Formula: =calc_reg_address(C89,A89,G89)
    Description => "idb_interrupts",
    Width => "14", # Excel Formula: =calc_reg_width(E98:E111,F111)
    Type => "Interrupt",
    DocName => "IdbInterrupts",
    slice0_native_lb_member_table_em_miss => { #Structure Type: RegField;
      Name => "slice0_native_lb_member_table_em_miss",
      RegMem => "RegField",
      Description => "1' if no hit in the native-lb-emdb",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F97,E98,TRUE)
      Type => "Interrupt",
      UsedBy => "res",
      DocName => "Slice0NativeLbMemberTableEmMiss",
    },
    slice0_path_lb_member_table_em_miss => { #Structure Type: RegField;
      Name => "slice0_path_lb_member_table_em_miss",
      RegMem => "RegField",
      Description => "1' if no hit in the path-lb-emdb",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F98,E99)
      Type => "Interrupt",
      UsedBy => "res",
      DocName => "Slice0PathLbMemberTableEmMiss",
    },
    slice0_port_npp_lb_member_table_em_miss => { #Structure Type: RegField;
      Name => "slice0_port_npp_lb_member_table_em_miss",
      RegMem => "RegField",
      Description => "1' if no hit in the port-npp-lb-emdb",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F99,E100)
      Type => "Interrupt",
      UsedBy => "res",
      DocName => "Slice0PortNppLbMemberTableEmMiss",
    },
    slice0_port_dsp_lb_member_table_em_miss => { #Structure Type: RegField;
      Name => "slice0_port_dsp_lb_member_table_em_miss",
      RegMem => "RegField",
      Description => "1' if no hit in the port-dsp-lb-emdb",
      Width => "1",
      Position => "3", # Excel Formula: =calc_position(F100,E101)
      Type => "Interrupt",
      UsedBy => "res",
      DocName => "Slice0PortDspLbMemberTableEmMiss",
    },
    slice0_native_protection_table_type_not_valid => { #Structure Type: RegField;
      Name => "slice0_native_protection_table_type_not_valid",
      RegMem => "RegField",
      Description => "set when protection-type in native-lp-table is 1'b1 which meana 1+1 (N/A)",
      Width => "1",
      Position => "4", # Excel Formula: =calc_position(F101,E102)
      Type => "Interrupt",
      UsedBy => "res",
      DocName => "Slice0NativeProtectionTableTypeNotValid",
    },
    slice0_path_protection_table_type_not_valid => { #Structure Type: RegField;
      Name => "slice0_path_protection_table_type_not_valid",
      RegMem => "RegField",
      Description => "set when protection-type in path-lp-table is 1'b1 which meana 1+1 (N/A)",
      Width => "1",
      Position => "5", # Excel Formula: =calc_position(F102,E103)
      Type => "Interrupt",
      UsedBy => "res",
      DocName => "Slice0PathProtectionTableTypeNotValid",
    },
    slice0_port_protection_table_type_not_valid => { #Structure Type: RegField;
      Name => "slice0_port_protection_table_type_not_valid",
      RegMem => "RegField",
      Description => "set when protection-type in port-lp-table is 1'b1 which meana 1+1 (N/A)",
      Width => "1",
      Position => "6", # Excel Formula: =calc_position(F103,E104)
      Type => "Interrupt",
      UsedBy => "res",
      DocName => "Slice0PortProtectionTableTypeNotValid",
    },
    slice1_native_lb_member_table_em_miss => { #Structure Type: RegField;
      Name => "slice1_native_lb_member_table_em_miss",
      RegMem => "RegField",
      Description => "1' if no hit in the native-lb-emdb",
      Width => "1",
      Position => "7", # Excel Formula: =calc_position(F104,E105)
      Type => "Interrupt",
      UsedBy => "res",
      DocName => "Slice1NativeLbMemberTableEmMiss",
    },
    slice1_path_lb_member_table_em_miss => { #Structure Type: RegField;
      Name => "slice1_path_lb_member_table_em_miss",
      RegMem => "RegField",
      Description => "1' if no hit in the path-lb-emdb",
      Width => "1",
      Position => "8", # Excel Formula: =calc_position(F105,E106)
      Type => "Interrupt",
      UsedBy => "res",
      DocName => "Slice1PathLbMemberTableEmMiss",
    },
    slice1_port_npp_lb_member_table_em_miss => { #Structure Type: RegField;
      Name => "slice1_port_npp_lb_member_table_em_miss",
      RegMem => "RegField",
      Description => "1' if no hit in the port-npp-lb-emdb",
      Width => "1",
      Position => "9", # Excel Formula: =calc_position(F106,E107)
      Type => "Interrupt",
      UsedBy => "res",
      DocName => "Slice1PortNppLbMemberTableEmMiss",
    },
    slice1_port_dsp_lb_member_table_em_miss => { #Structure Type: RegField;
      Name => "slice1_port_dsp_lb_member_table_em_miss",
      RegMem => "RegField",
      Description => "1' if no hit in the port-dsp-lb-emdb",
      Width => "1",
      Position => "10", # Excel Formula: =calc_position(F107,E108)
      Type => "Interrupt",
      UsedBy => "res",
      DocName => "Slice1PortDspLbMemberTableEmMiss",
    },
    slice1_native_protection_table_type_not_valid => { #Structure Type: RegField;
      Name => "slice1_native_protection_table_type_not_valid",
      RegMem => "RegField",
      Description => "set when protection-type in native-lp-table is 1'b1 which meana 1+1 (N/A)",
      Width => "1",
      Position => "11", # Excel Formula: =calc_position(F108,E109)
      Type => "Interrupt",
      UsedBy => "res",
      DocName => "Slice1NativeProtectionTableTypeNotValid",
    },
    slice1_path_protection_table_type_not_valid => { #Structure Type: RegField;
      Name => "slice1_path_protection_table_type_not_valid",
      RegMem => "RegField",
      Description => "set when protection-type in path-lp-table is 1'b1 which meana 1+1 (N/A)",
      Width => "1",
      Position => "12", # Excel Formula: =calc_position(F109,E110)
      Type => "Interrupt",
      UsedBy => "res",
      DocName => "Slice1PathProtectionTableTypeNotValid",
    },
    slice1_port_protection_table_type_not_valid => { #Structure Type: RegField;
      Name => "slice1_port_protection_table_type_not_valid",
      RegMem => "RegField",
      Description => "set when protection-type in port-lp-table is 1'b1 which meana 1+1 (N/A)",
      Width => "1",
      Position => "13", # Excel Formula: =calc_position(F110,E111)
      Type => "Interrupt",
      UsedBy => "res",
      DocName => "Slice1PortProtectionTableTypeNotValid",
    },
  },
  idb_interruptsMask => { #Structure Type: Reg; Skip Register;
    Name => "idb_interruptsMask",
    RegMem => "Reg",
    Address => "120",
    Description => "This register masks idb_interrupts interrupt register",
    Width => "14", # Excel Formula: =calc_reg_width(E98:E111,F111)
    Type => "InterruptMask",
    DocName => "IdbInterrupts",
    slice0_native_lb_member_table_em_missMask => { #Structure Type: RegField;
      Name => "slice0_native_lb_member_table_em_missMask",
      RegMem => "RegField",
      Description => "This field masks slice0_native_lb_member_table_em_miss interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F97,E98,TRUE)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      DocName => "Slice0NativeLbMemberTableEmMiss",
    },
    slice0_path_lb_member_table_em_missMask => { #Structure Type: RegField;
      Name => "slice0_path_lb_member_table_em_missMask",
      RegMem => "RegField",
      Description => "This field masks slice0_path_lb_member_table_em_miss interrupt",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F98,E99)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      DocName => "Slice0PathLbMemberTableEmMiss",
    },
    slice0_port_npp_lb_member_table_em_missMask => { #Structure Type: RegField;
      Name => "slice0_port_npp_lb_member_table_em_missMask",
      RegMem => "RegField",
      Description => "This field masks slice0_port_npp_lb_member_table_em_miss interrupt",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F99,E100)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      DocName => "Slice0PortNppLbMemberTableEmMiss",
    },
    slice0_port_dsp_lb_member_table_em_missMask => { #Structure Type: RegField;
      Name => "slice0_port_dsp_lb_member_table_em_missMask",
      RegMem => "RegField",
      Description => "This field masks slice0_port_dsp_lb_member_table_em_miss interrupt",
      Width => "1",
      Position => "3", # Excel Formula: =calc_position(F100,E101)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      DocName => "Slice0PortDspLbMemberTableEmMiss",
    },
    slice0_native_protection_table_type_not_validMask => { #Structure Type: RegField;
      Name => "slice0_native_protection_table_type_not_validMask",
      RegMem => "RegField",
      Description => "This field masks slice0_native_protection_table_type_not_valid interrupt",
      Width => "1",
      Position => "4", # Excel Formula: =calc_position(F101,E102)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      DocName => "Slice0NativeProtectionTableTypeNotValid",
    },
    slice0_path_protection_table_type_not_validMask => { #Structure Type: RegField;
      Name => "slice0_path_protection_table_type_not_validMask",
      RegMem => "RegField",
      Description => "This field masks slice0_path_protection_table_type_not_valid interrupt",
      Width => "1",
      Position => "5", # Excel Formula: =calc_position(F102,E103)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      DocName => "Slice0PathProtectionTableTypeNotValid",
    },
    slice0_port_protection_table_type_not_validMask => { #Structure Type: RegField;
      Name => "slice0_port_protection_table_type_not_validMask",
      RegMem => "RegField",
      Description => "This field masks slice0_port_protection_table_type_not_valid interrupt",
      Width => "1",
      Position => "6", # Excel Formula: =calc_position(F103,E104)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      DocName => "Slice0PortProtectionTableTypeNotValid",
    },
    slice1_native_lb_member_table_em_missMask => { #Structure Type: RegField;
      Name => "slice1_native_lb_member_table_em_missMask",
      RegMem => "RegField",
      Description => "This field masks slice1_native_lb_member_table_em_miss interrupt",
      Width => "1",
      Position => "7", # Excel Formula: =calc_position(F104,E105)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      DocName => "Slice1NativeLbMemberTableEmMiss",
    },
    slice1_path_lb_member_table_em_missMask => { #Structure Type: RegField;
      Name => "slice1_path_lb_member_table_em_missMask",
      RegMem => "RegField",
      Description => "This field masks slice1_path_lb_member_table_em_miss interrupt",
      Width => "1",
      Position => "8", # Excel Formula: =calc_position(F105,E106)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      DocName => "Slice1PathLbMemberTableEmMiss",
    },
    slice1_port_npp_lb_member_table_em_missMask => { #Structure Type: RegField;
      Name => "slice1_port_npp_lb_member_table_em_missMask",
      RegMem => "RegField",
      Description => "This field masks slice1_port_npp_lb_member_table_em_miss interrupt",
      Width => "1",
      Position => "9", # Excel Formula: =calc_position(F106,E107)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      DocName => "Slice1PortNppLbMemberTableEmMiss",
    },
    slice1_port_dsp_lb_member_table_em_missMask => { #Structure Type: RegField;
      Name => "slice1_port_dsp_lb_member_table_em_missMask",
      RegMem => "RegField",
      Description => "This field masks slice1_port_dsp_lb_member_table_em_miss interrupt",
      Width => "1",
      Position => "10", # Excel Formula: =calc_position(F107,E108)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      DocName => "Slice1PortDspLbMemberTableEmMiss",
    },
    slice1_native_protection_table_type_not_validMask => { #Structure Type: RegField;
      Name => "slice1_native_protection_table_type_not_validMask",
      RegMem => "RegField",
      Description => "This field masks slice1_native_protection_table_type_not_valid interrupt",
      Width => "1",
      Position => "11", # Excel Formula: =calc_position(F108,E109)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      DocName => "Slice1NativeProtectionTableTypeNotValid",
    },
    slice1_path_protection_table_type_not_validMask => { #Structure Type: RegField;
      Name => "slice1_path_protection_table_type_not_validMask",
      RegMem => "RegField",
      Description => "This field masks slice1_path_protection_table_type_not_valid interrupt",
      Width => "1",
      Position => "12", # Excel Formula: =calc_position(F109,E110)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      DocName => "Slice1PathProtectionTableTypeNotValid",
    },
    slice1_port_protection_table_type_not_validMask => { #Structure Type: RegField;
      Name => "slice1_port_protection_table_type_not_validMask",
      RegMem => "RegField",
      Description => "This field masks slice1_port_protection_table_type_not_valid interrupt",
      Width => "1",
      Position => "13", # Excel Formula: =calc_position(F110,E111)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      DocName => "Slice1PortProtectionTableTypeNotValid",
    },
  },
  idb_interruptsTest => { #Structure Type: Reg; Skip Register;
    Name => "idb_interruptsTest",
    RegMem => "Reg",
    Address => "121",
    Description => "This register tests idb_interrupts interrupt register",
    Width => "14", # Excel Formula: =calc_reg_width(E98:E111,F111)
    Type => "InterruptTest",
    DocName => "IdbInterrupts",
    slice0_native_lb_member_table_em_missTest => { #Structure Type: RegField;
      Name => "slice0_native_lb_member_table_em_missTest",
      RegMem => "RegField",
      Description => "This field tests slice0_native_lb_member_table_em_miss interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F97,E98,TRUE)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      DocName => "Slice0NativeLbMemberTableEmMiss",
    },
    slice0_path_lb_member_table_em_missTest => { #Structure Type: RegField;
      Name => "slice0_path_lb_member_table_em_missTest",
      RegMem => "RegField",
      Description => "This field tests slice0_path_lb_member_table_em_miss interrupt",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F98,E99)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      DocName => "Slice0PathLbMemberTableEmMiss",
    },
    slice0_port_npp_lb_member_table_em_missTest => { #Structure Type: RegField;
      Name => "slice0_port_npp_lb_member_table_em_missTest",
      RegMem => "RegField",
      Description => "This field tests slice0_port_npp_lb_member_table_em_miss interrupt",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F99,E100)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      DocName => "Slice0PortNppLbMemberTableEmMiss",
    },
    slice0_port_dsp_lb_member_table_em_missTest => { #Structure Type: RegField;
      Name => "slice0_port_dsp_lb_member_table_em_missTest",
      RegMem => "RegField",
      Description => "This field tests slice0_port_dsp_lb_member_table_em_miss interrupt",
      Width => "1",
      Position => "3", # Excel Formula: =calc_position(F100,E101)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      DocName => "Slice0PortDspLbMemberTableEmMiss",
    },
    slice0_native_protection_table_type_not_validTest => { #Structure Type: RegField;
      Name => "slice0_native_protection_table_type_not_validTest",
      RegMem => "RegField",
      Description => "This field tests slice0_native_protection_table_type_not_valid interrupt",
      Width => "1",
      Position => "4", # Excel Formula: =calc_position(F101,E102)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      DocName => "Slice0NativeProtectionTableTypeNotValid",
    },
    slice0_path_protection_table_type_not_validTest => { #Structure Type: RegField;
      Name => "slice0_path_protection_table_type_not_validTest",
      RegMem => "RegField",
      Description => "This field tests slice0_path_protection_table_type_not_valid interrupt",
      Width => "1",
      Position => "5", # Excel Formula: =calc_position(F102,E103)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      DocName => "Slice0PathProtectionTableTypeNotValid",
    },
    slice0_port_protection_table_type_not_validTest => { #Structure Type: RegField;
      Name => "slice0_port_protection_table_type_not_validTest",
      RegMem => "RegField",
      Description => "This field tests slice0_port_protection_table_type_not_valid interrupt",
      Width => "1",
      Position => "6", # Excel Formula: =calc_position(F103,E104)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      DocName => "Slice0PortProtectionTableTypeNotValid",
    },
    slice1_native_lb_member_table_em_missTest => { #Structure Type: RegField;
      Name => "slice1_native_lb_member_table_em_missTest",
      RegMem => "RegField",
      Description => "This field tests slice1_native_lb_member_table_em_miss interrupt",
      Width => "1",
      Position => "7", # Excel Formula: =calc_position(F104,E105)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      DocName => "Slice1NativeLbMemberTableEmMiss",
    },
    slice1_path_lb_member_table_em_missTest => { #Structure Type: RegField;
      Name => "slice1_path_lb_member_table_em_missTest",
      RegMem => "RegField",
      Description => "This field tests slice1_path_lb_member_table_em_miss interrupt",
      Width => "1",
      Position => "8", # Excel Formula: =calc_position(F105,E106)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      DocName => "Slice1PathLbMemberTableEmMiss",
    },
    slice1_port_npp_lb_member_table_em_missTest => { #Structure Type: RegField;
      Name => "slice1_port_npp_lb_member_table_em_missTest",
      RegMem => "RegField",
      Description => "This field tests slice1_port_npp_lb_member_table_em_miss interrupt",
      Width => "1",
      Position => "9", # Excel Formula: =calc_position(F106,E107)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      DocName => "Slice1PortNppLbMemberTableEmMiss",
    },
    slice1_port_dsp_lb_member_table_em_missTest => { #Structure Type: RegField;
      Name => "slice1_port_dsp_lb_member_table_em_missTest",
      RegMem => "RegField",
      Description => "This field tests slice1_port_dsp_lb_member_table_em_miss interrupt",
      Width => "1",
      Position => "10", # Excel Formula: =calc_position(F107,E108)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      DocName => "Slice1PortDspLbMemberTableEmMiss",
    },
    slice1_native_protection_table_type_not_validTest => { #Structure Type: RegField;
      Name => "slice1_native_protection_table_type_not_validTest",
      RegMem => "RegField",
      Description => "This field tests slice1_native_protection_table_type_not_valid interrupt",
      Width => "1",
      Position => "11", # Excel Formula: =calc_position(F108,E109)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      DocName => "Slice1NativeProtectionTableTypeNotValid",
    },
    slice1_path_protection_table_type_not_validTest => { #Structure Type: RegField;
      Name => "slice1_path_protection_table_type_not_validTest",
      RegMem => "RegField",
      Description => "This field tests slice1_path_protection_table_type_not_valid interrupt",
      Width => "1",
      Position => "12", # Excel Formula: =calc_position(F109,E110)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      DocName => "Slice1PathProtectionTableTypeNotValid",
    },
    slice1_port_protection_table_type_not_validTest => { #Structure Type: RegField;
      Name => "slice1_port_protection_table_type_not_validTest",
      RegMem => "RegField",
      Description => "This field tests slice1_port_protection_table_type_not_valid interrupt",
      Width => "1",
      Position => "13", # Excel Formula: =calc_position(F110,E111)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      DocName => "Slice1PortProtectionTableTypeNotValid",
    },
  },
  dest_decoding => { #Structure Type: Mem;
    Name => "dest_decoding",
    RegMem => "Mem",
    Address => "100000",
    Description => "Between each stage in the resolution pipe, The five (5) most significant bits of destination are mapped to describe the required processing. This register contains the data required to resolve the next resolution logic",
    Width => "8", # Excel Formula: =calc_mem_width(E113:E116,M112,F116,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "DestDecoding",
    MemEntries => "32",
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "8",
    next_stage => { #Structure Type: MemField;
      Name => "next_stage",
      RegMem => "MemField",
      Description => "next_stage:
0  Native
1  Path
2  Port
3  End-of-resolution (Return-to-npe)",
      Width => "2", # Excel Formula: =calc_field_width_define("RES_STAGE_WIDTH")
      Position => "1:0", # Excel Formula: =calc_position(F112,E113,TRUE)
      DocName => "NextStage",
    },
    next_logic_id => { #Structure Type: MemField;
      Name => "next_logic_id",
      RegMem => "MemField",
      Description => "next_logic_id:
0  Native FEC
1  Native LB
2,3  Native LP
4  Native FRR
5  Path LB
6  Path LP
7  Port NPP
8  Port NPP-Protection
9  Port DSP",
      Width => "4", # Excel Formula: =calc_field_width_define("RES_LOGIC_ID_WIDTH")
      Position => "5:2", # Excel Formula: =calc_position(F113,E114)
      DocName => "NextLogicId",
    },
    lb_emdb_key_type => { #Structure Type: MemField;
      Name => "lb_emdb_key_type",
      RegMem => "MemField",
      Description => "Key-option access LB-Member-EM.
0: key = {zeros(7), member-id(9), Group-ID(14)}
1: key = {LB-key(16), Group-id(14)}
* valid only if next-logic-id is LB (native/path/npp/lag)",
      Width => "1",
      Position => "6", # Excel Formula: =calc_position(F114,E115)
      DocName => "LbEmdbKeyType",
    },
    check_range => { #Structure Type: MemField;
      Name => "check_range",
      RegMem => "MemField",
      Description => "If set and:
Destination[17:10] AND Cfg-NPP-Mask(8) < Cfg-NPP-Range(8)
then the destination is an NPP and it is resolved by the port stage.
Before each table in the port stage an NPP is processed according to its range.",
      Width => "1",
      Position => "7", # Excel Formula: =calc_position(F115,E116)
      DocName => "CheckRange",
    },
  },
  dest_decoding_for_l2_and_l3_table_index => { #Structure Type: Mem;
    Name => "dest_decoding_for_l2_and_l3_table_index",
    RegMem => "Mem",
    Address => "200000", # Excel Formula: =calc_mem_address(C112,A112,G117,L117)
    Description => "Native-L2-and-L3-LP-Table address:
Index [15:0] = ((Destination[17:0] >> Shift)[15:0] AND {Mask, 10b1}) + {Base, 10b0}",
    Width => "14", # Excel Formula: =calc_mem_width(E118:E120,M117,F120,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "DestDecodingForL2AndL3TableIndex",
    MemEntries => "32",
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "14",
    shift => { #Structure Type: MemField;
      Name => "shift",
      RegMem => "MemField",
      Description => "shift-value",
      Width => "2", # Excel Formula: =calc_field_width_define("RES_STAGE_WIDTH")
      Position => "1:0", # Excel Formula: =calc_position(F117,E118,TRUE)
      DocName => "Shift",
    },
    base => { #Structure Type: MemField;
      Name => "base",
      RegMem => "MemField",
      Description => "base-offset in 1K-resolution",
      Width => "6",
      Position => "7:2", # Excel Formula: =calc_position(F118,E119)
      DocName => "Base",
    },
    mask => { #Structure Type: MemField;
      Name => "mask",
      RegMem => "MemField",
      Width => "6",
      Position => "13:8", # Excel Formula: =calc_position(F119,E120)
      DocName => "Mask",
    },
  },
  dest_decoding_for_tunnel_dlp_table_index => { #Structure Type: Mem;
    Name => "dest_decoding_for_tunnel_dlp_table_index",
    RegMem => "Mem",
    Address => "300000", # Excel Formula: =calc_mem_address(C117,A117,G121,L121)
    Description => "Path-Tunnel-DLP address:
Index [12:0] = ((Destination[14:0] >> Shift)[12:0] AND {Mask, 10b1}) + {Base, 10b0}",
    Width => "8", # Excel Formula: =calc_mem_width(E122:E124,M121,F124,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "DestDecodingForTunnelDlpTableIndex",
    MemEntries => "32",
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "8",
    shift => { #Structure Type: MemField;
      Name => "shift",
      RegMem => "MemField",
      Description => "shift-value",
      Width => "2", # Excel Formula: =calc_field_width_define("RES_STAGE_WIDTH")
      Position => "1:0", # Excel Formula: =calc_position(F121,E122,TRUE)
      DocName => "Shift",
    },
    base => { #Structure Type: MemField;
      Name => "base",
      RegMem => "MemField",
      Description => "base-offset in 1K-resolution",
      Width => "3",
      Position => "4:2", # Excel Formula: =calc_position(F122,E123)
      DocName => "Base",
    },
    mask => { #Structure Type: MemField;
      Name => "mask",
      RegMem => "MemField",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F123,E124)
      DocName => "Mask",
    },
  },
  is_pbts_map_native_lp => { #Structure Type: Mem;
    Name => "is_pbts_map_native_lp",
    RegMem => "Mem",
    Address => "400000", # Excel Formula: =calc_mem_address(C121,A121,G125,L125)
    Description => "is_pbts_map",
    Width => "1", # Excel Formula: =calc_mem_width(E126:E126,M125,F126,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "IsPbtsMapNativeLp",
    MemEntries => "32",
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "1",
    is_pbts_map => { #Structure Type: MemField;
      Name => "is_pbts_map",
      RegMem => "MemField",
      Description => "per 5 msbs of destination, holds 'is-pbts-map' for native-lp-table",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F125,E126,TRUE)
      DocName => "IsPbtsMap",
    },
  },
  pbts_map_native_lp => { #Structure Type: Mem;
    Name => "pbts_map_native_lp",
    RegMem => "Mem",
    Address => "500000", # Excel Formula: =calc_mem_address(C125,A125,G127,L127)
    Description => "Table-index is: {QOS(3b), Profile(2)}
Table-Index = ((Destination[17:2] AND {And-Mask,13b0}) << Destination-Shift) + PBTS-Offset",
    Width => "8", # Excel Formula: =calc_mem_width(E128:E130,M127,F130,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "PbtsMapNativeLp",
    MemEntries => "32",
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "8",
    and_mask => { #Structure Type: MemField;
      Name => "and_mask",
      RegMem => "MemField",
      Description => "The 5 msb of the destination are AND masked with this value",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F127,E128,TRUE)
      DocName => "AndMask",
    },
    destination_shift => { #Structure Type: MemField;
      Name => "destination_shift",
      RegMem => "MemField",
      Description => "The masked destination is shifted by these value to provide the new destination base.",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F128,E129)
      DocName => "DestinationShift",
    },
    pbts_offset => { #Structure Type: MemField;
      Name => "pbts_offset",
      RegMem => "MemField",
      Description => "This value is added to the destination",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F129,E130)
      DocName => "PbtsOffset",
    },
  },
  is_pbts_map_path_lp => { #Structure Type: Mem;
    Name => "is_pbts_map_path_lp",
    RegMem => "Mem",
    Address => "600000", # Excel Formula: =calc_mem_address(C127,A127,G131,L131)
    Description => "is_pbts_map",
    Width => "1", # Excel Formula: =calc_mem_width(E132:E132,M131,F132,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "IsPbtsMapPathLp",
    MemEntries => "32",
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "1",
    is_pbts_map => { #Structure Type: MemField;
      Name => "is_pbts_map",
      RegMem => "MemField",
      Description => "per 5 msbs of destination, holds 'is-pbts-map' for path-lp-table",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F131,E132,TRUE)
      DocName => "IsPbtsMap",
    },
  },
  pbts_map_path_lp => { #Structure Type: Mem;
    Name => "pbts_map_path_lp",
    RegMem => "Mem",
    Address => "700000", # Excel Formula: =calc_mem_address(C131,A131,G133,L133)
    Description => "Table-index is: {QOS(3b), Profile(2)}
Table-Index = ((Destination[17:2] AND {And-Mask,13b0}) << Destination-Shift) + PBTS-Offset",
    Width => "8", # Excel Formula: =calc_mem_width(E134:E136,M133,F136,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "PbtsMapPathLp",
    MemEntries => "32",
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "8",
    and_mask => { #Structure Type: MemField;
      Name => "and_mask",
      RegMem => "MemField",
      Description => "The 5 msb of the destination are AND masked with this value",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F133,E134,TRUE)
      DocName => "AndMask",
    },
    destination_shift => { #Structure Type: MemField;
      Name => "destination_shift",
      RegMem => "MemField",
      Description => "The masked destination is shifted by these value to provide the new destination base.",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F134,E135)
      DocName => "DestinationShift",
    },
    pbts_offset => { #Structure Type: MemField;
      Name => "pbts_offset",
      RegMem => "MemField",
      Description => "This value is added to the destination",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F135,E136)
      DocName => "PbtsOffset",
    },
  },
  type_decoding_native_fec_logic_id_0 => { #Structure Type: Mem;
    Name => "type_decoding_native_fec_logic_id_0",
    RegMem => "Mem",
    Address => "800000", # Excel Formula: =calc_mem_address(C133,A133,G137,L137)
    Description => "Native-Fec type decoding table",
    Width => "63", # Excel Formula: =calc_mem_width(E138:E152,M137,F152,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "TypeDecodingNativeFecLogicId_0",
    MemEntries => "16", # Excel Formula: =2^calc_field_width_define("RES_NATIVE_SUBSTAGE_0_TYPE_WIDTH")
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "63",
    dest_size => { #Structure Type: MemField;
      Name => "dest_size",
      RegMem => "MemField",
      Description => "Destination width (according to Dest-encoding).  ",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F137,E138,TRUE)
      DocName => "DestSize",
    },
    dest_mask => { #Structure Type: MemField;
      Name => "dest_mask",
      RegMem => "MemField",
      Description => "Destination mask (according to Dest-encoding).  ",
      Width => "5",
      Position => "9:5", # Excel Formula: =calc_position(F138,E139)
      DocName => "DestMask",
    },
    start_encapsulation => { #Structure Type: MemField;
      Name => "start_encapsulation",
      RegMem => "MemField",
      Description => "Encap-Index[1:0] flows in the resolution process. The initial value is 2'b00.
Every time Start-Encap is set increment this value by 1.
If Encap-Index[1] is 0 then operate starting from msb
If Encap-Index[1] is 1 then operate 40b from msb",
      Width => "1",
      Position => "10", # Excel Formula: =calc_position(F139,E140)
      DocName => "StartEncapsulation",
    },
    enc_type_valid => { #Structure Type: MemField;
      Name => "enc_type_valid",
      RegMem => "MemField",
      Description => "When set, enc-type will be placed in the resolved-data in the msb (if encap-index == 0) or in bit 40:37  (if encap-index == 1)",
      Width => "1",
      Position => "11", # Excel Formula: =calc_position(F140,E141)
      DocName => "EncTypeValid",
    },
    enc_type => { #Structure Type: MemField;
      Name => "enc_type",
      RegMem => "MemField",
      Description => "Encapsulation-type",
      Width => "4",
      Position => "15:12", # Excel Formula: =calc_position(F141,E142)
      DocName => "EncType",
    },
    index_size_in_nibbles => { #Structure Type: MemField;
      Name => "index_size_in_nibbles",
      RegMem => "MemField",
      Description => "If non zero then the index to the table is added to the encapsulation data, where 'index' = destination[4*index_size_in_nibbles-1:0]
Values used are:
0  no index added
4  16 bits
5  20 bits",
      Width => "3",
      Position => "18:16", # Excel Formula: =calc_position(F142,E143)
      DocName => "IndexSizeInNibbles",
    },
    index_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "index_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp the index",
      Width => "5",
      Position => "23:19", # Excel Formula: =calc_position(F143,E144)
      DocName => "IndexDestOffsetInNibbles",
    },
    field0_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field0_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field0",
      Width => "6",
      Position => "29:24", # Excel Formula: =calc_position(F144,E145)
      DocName => "Field0SrcOffsetInBits",
    },
    field0_size_in_bits => { #Structure Type: MemField;
      Name => "field0_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of  field0",
      Width => "5",
      Position => "34:30", # Excel Formula: =calc_position(F145,E146)
      DocName => "Field0SizeInBits",
    },
    field0_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field0_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp field0",
      Width => "5",
      Position => "39:35", # Excel Formula: =calc_position(F146,E147)
      DocName => "Field0DestOffsetInNibbles",
    },
    field1_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field1_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field1",
      Width => "6",
      Position => "45:40", # Excel Formula: =calc_position(F147,E148)
      DocName => "Field1SrcOffsetInBits",
    },
    field1_size_in_bits => { #Structure Type: MemField;
      Name => "field1_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of field1",
      Width => "5",
      Position => "50:46", # Excel Formula: =calc_position(F148,E149)
      DocName => "Field1SizeInBits",
    },
    field1_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field1_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp  field1",
      Width => "5",
      Position => "55:51", # Excel Formula: =calc_position(F149,E150)
      DocName => "Field1DestOffsetInNibbles",
    },
    lb_key_overide => { #Structure Type: MemField;
      Name => "lb_key_overide",
      RegMem => "MemField",
      Description => "if set, LB-KEY[0] will be overide",
      Width => "1",
      Position => "56", # Excel Formula: =calc_position(F150,E151)
      DocName => "LbKeyOveride",
    },
    lb_key_offset => { #Structure Type: MemField;
      Name => "lb_key_offset",
      RegMem => "MemField",
      Description => "If LB-Key-Overwrite is set then LB-Key[0] is replaced: Payload-shifted[15:0], where 
Payload-shifted = Payload >> offset",
      Width => "6",
      Position => "62:57", # Excel Formula: =calc_position(F151,E152)
      DocName => "LbKeyOffset",
    },
  },
  type_decoding_native_lb_logic_id_1 => { #Structure Type: Mem;
    Name => "type_decoding_native_lb_logic_id_1",
    RegMem => "Mem",
    Address => "900000", # Excel Formula: =calc_mem_address(C137,A137,G153,L153)
    Description => "Native-LB type decoding table",
    Width => "63", # Excel Formula: =calc_mem_width(E154:E168,M153,F168,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "TypeDecodingNativeLbLogicId_1",
    MemEntries => "16", # Excel Formula: =2^calc_field_width_define("RES_NATIVE_SUBSTAGE_1_TYPE_WIDTH")
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "63",
    dest_size => { #Structure Type: MemField;
      Name => "dest_size",
      RegMem => "MemField",
      Description => "Destination width (according to Dest-encoding).  ",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F153,E154,TRUE)
      DocName => "DestSize",
    },
    dest_mask => { #Structure Type: MemField;
      Name => "dest_mask",
      RegMem => "MemField",
      Description => "Destination mask (according to Dest-encoding).  ",
      Width => "5",
      Position => "9:5", # Excel Formula: =calc_position(F154,E155)
      DocName => "DestMask",
    },
    start_encapsulation => { #Structure Type: MemField;
      Name => "start_encapsulation",
      RegMem => "MemField",
      Description => "Encap-Index[1:0] flows in the resolution process. The initial value is 2'b00.
Every time Start-Encap is set increment this value by 1.
If Encap-Index[1] is 0 then operate starting from msb
If Encap-Index[1] is 1 then operate 40b from msb",
      Width => "1",
      Position => "10", # Excel Formula: =calc_position(F155,E156)
      DocName => "StartEncapsulation",
    },
    enc_type_valid => { #Structure Type: MemField;
      Name => "enc_type_valid",
      RegMem => "MemField",
      Description => "When set, enc-type will be placed in the resolved-data in the msb (if encap-index == 0) or in bit 40:37  (if encap-index == 1)",
      Width => "1",
      Position => "11", # Excel Formula: =calc_position(F156,E157)
      DocName => "EncTypeValid",
    },
    enc_type => { #Structure Type: MemField;
      Name => "enc_type",
      RegMem => "MemField",
      Description => "Encapsulation-type",
      Width => "4",
      Position => "15:12", # Excel Formula: =calc_position(F157,E158)
      DocName => "EncType",
    },
    index_size_in_nibbles => { #Structure Type: MemField;
      Name => "index_size_in_nibbles",
      RegMem => "MemField",
      Description => "If non zero then the index to the table is added to the encapsulation data, where 'index' = destination[4*index_size_in_nibbles-1:0]
Values used are:
0  no index added
4  16 bits
5  20 bits",
      Width => "3",
      Position => "18:16", # Excel Formula: =calc_position(F158,E159)
      DocName => "IndexSizeInNibbles",
    },
    index_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "index_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp the index",
      Width => "5",
      Position => "23:19", # Excel Formula: =calc_position(F159,E160)
      DocName => "IndexDestOffsetInNibbles",
    },
    field0_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field0_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field0",
      Width => "6",
      Position => "29:24", # Excel Formula: =calc_position(F160,E161)
      DocName => "Field0SrcOffsetInBits",
    },
    field0_size_in_bits => { #Structure Type: MemField;
      Name => "field0_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of  field0",
      Width => "5",
      Position => "34:30", # Excel Formula: =calc_position(F161,E162)
      DocName => "Field0SizeInBits",
    },
    field0_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field0_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp field0",
      Width => "5",
      Position => "39:35", # Excel Formula: =calc_position(F162,E163)
      DocName => "Field0DestOffsetInNibbles",
    },
    field1_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field1_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field1",
      Width => "6",
      Position => "45:40", # Excel Formula: =calc_position(F163,E164)
      DocName => "Field1SrcOffsetInBits",
    },
    field1_size_in_bits => { #Structure Type: MemField;
      Name => "field1_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of field1",
      Width => "5",
      Position => "50:46", # Excel Formula: =calc_position(F164,E165)
      DocName => "Field1SizeInBits",
    },
    field1_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field1_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp  field1",
      Width => "5",
      Position => "55:51", # Excel Formula: =calc_position(F165,E166)
      DocName => "Field1DestOffsetInNibbles",
    },
    lb_key_overide => { #Structure Type: MemField;
      Name => "lb_key_overide",
      RegMem => "MemField",
      Description => "if set, LB-KEY[0] will be overide",
      Width => "1",
      Position => "56", # Excel Formula: =calc_position(F166,E167)
      DocName => "LbKeyOveride",
    },
    lb_key_offset => { #Structure Type: MemField;
      Name => "lb_key_offset",
      RegMem => "MemField",
      Description => "If LB-Key-Overwrite is set then LB-Key[0] is replaced: Payload-shifted[15:0], where 
Payload-shifted = Payload >> offset",
      Width => "6",
      Position => "62:57", # Excel Formula: =calc_position(F167,E168)
      DocName => "LbKeyOffset",
    },
  },
  type_decoding_native_l2_lp_logic_id_2 => { #Structure Type: Mem;
    Name => "type_decoding_native_l2_lp_logic_id_2",
    RegMem => "Mem",
    Address => "A00000", # Excel Formula: =calc_mem_address(C153,A153,G169,L169)
    Description => "Native-L2-LP type decoding table",
    Width => "63", # Excel Formula: =calc_mem_width(E170:E184,M169,F184,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "TypeDecodingNativeL2LpLogicId_2",
    MemEntries => "16", # Excel Formula: =2^calc_field_width_define("RES_NATIVE_SUBSTAGE_2_TYPE_WIDTH")
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "63",
    dest_size => { #Structure Type: MemField;
      Name => "dest_size",
      RegMem => "MemField",
      Description => "Destination width (according to Dest-encoding).  ",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F169,E170,TRUE)
      DocName => "DestSize",
    },
    dest_mask => { #Structure Type: MemField;
      Name => "dest_mask",
      RegMem => "MemField",
      Description => "Destination mask (according to Dest-encoding).  ",
      Width => "5",
      Position => "9:5", # Excel Formula: =calc_position(F170,E171)
      DocName => "DestMask",
    },
    start_encapsulation => { #Structure Type: MemField;
      Name => "start_encapsulation",
      RegMem => "MemField",
      Description => "Encap-Index[1:0] flows in the resolution process. The initial value is 2'b00.
Every time Start-Encap is set increment this value by 1.
If Encap-Index[1] is 0 then operate starting from msb
If Encap-Index[1] is 1 then operate 40b from msb",
      Width => "1",
      Position => "10", # Excel Formula: =calc_position(F171,E172)
      DocName => "StartEncapsulation",
    },
    enc_type_valid => { #Structure Type: MemField;
      Name => "enc_type_valid",
      RegMem => "MemField",
      Description => "When set, enc-type will be placed in the resolved-data in the msb (if encap-index == 0) or in bit 40:37  (if encap-index == 1)",
      Width => "1",
      Position => "11", # Excel Formula: =calc_position(F172,E173)
      DocName => "EncTypeValid",
    },
    enc_type => { #Structure Type: MemField;
      Name => "enc_type",
      RegMem => "MemField",
      Description => "Encapsulation-type",
      Width => "4",
      Position => "15:12", # Excel Formula: =calc_position(F173,E174)
      DocName => "EncType",
    },
    index_size_in_nibbles => { #Structure Type: MemField;
      Name => "index_size_in_nibbles",
      RegMem => "MemField",
      Description => "If non zero then the index to the table is added to the encapsulation data, where 'index' = destination[4*index_size_in_nibbles-1:0]
Values used are:
0  no index added
4  16 bits
5  20 bits",
      Width => "3",
      Position => "18:16", # Excel Formula: =calc_position(F174,E175)
      DocName => "IndexSizeInNibbles",
    },
    index_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "index_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp the index",
      Width => "5",
      Position => "23:19", # Excel Formula: =calc_position(F175,E176)
      DocName => "IndexDestOffsetInNibbles",
    },
    field0_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field0_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field0",
      Width => "6",
      Position => "29:24", # Excel Formula: =calc_position(F176,E177)
      DocName => "Field0SrcOffsetInBits",
    },
    field0_size_in_bits => { #Structure Type: MemField;
      Name => "field0_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of  field0",
      Width => "5",
      Position => "34:30", # Excel Formula: =calc_position(F177,E178)
      DocName => "Field0SizeInBits",
    },
    field0_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field0_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp field0",
      Width => "5",
      Position => "39:35", # Excel Formula: =calc_position(F178,E179)
      DocName => "Field0DestOffsetInNibbles",
    },
    field1_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field1_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field1",
      Width => "6",
      Position => "45:40", # Excel Formula: =calc_position(F179,E180)
      DocName => "Field1SrcOffsetInBits",
    },
    field1_size_in_bits => { #Structure Type: MemField;
      Name => "field1_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of field1",
      Width => "5",
      Position => "50:46", # Excel Formula: =calc_position(F180,E181)
      DocName => "Field1SizeInBits",
    },
    field1_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field1_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp  field1",
      Width => "5",
      Position => "55:51", # Excel Formula: =calc_position(F181,E182)
      DocName => "Field1DestOffsetInNibbles",
    },
    lb_key_overide => { #Structure Type: MemField;
      Name => "lb_key_overide",
      RegMem => "MemField",
      Description => "if set, LB-KEY[0] will be overide",
      Width => "1",
      Position => "56", # Excel Formula: =calc_position(F182,E183)
      DocName => "LbKeyOveride",
    },
    lb_key_offset => { #Structure Type: MemField;
      Name => "lb_key_offset",
      RegMem => "MemField",
      Description => "If LB-Key-Overwrite is set then LB-Key[0] is replaced: Payload-shifted[15:0], where 
Payload-shifted = Payload >> offset",
      Width => "6",
      Position => "62:57", # Excel Formula: =calc_position(F183,E184)
      DocName => "LbKeyOffset",
    },
  },
  type_decoding_native_l3_lp_logic_id_3 => { #Structure Type: Mem;
    Name => "type_decoding_native_l3_lp_logic_id_3",
    RegMem => "Mem",
    Address => "B00000", # Excel Formula: =calc_mem_address(C169,A169,G185,L185)
    Description => "Native-L3-LP type decoding table",
    Width => "63", # Excel Formula: =calc_mem_width(E186:E200,M185,F200,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "TypeDecodingNativeL3LpLogicId_3",
    MemEntries => "16", # Excel Formula: =2^calc_field_width_define("RES_NATIVE_SUBSTAGE_2_TYPE_WIDTH")
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "63",
    dest_size => { #Structure Type: MemField;
      Name => "dest_size",
      RegMem => "MemField",
      Description => "Destination width (according to Dest-encoding).  ",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F185,E186,TRUE)
      DocName => "DestSize",
    },
    dest_mask => { #Structure Type: MemField;
      Name => "dest_mask",
      RegMem => "MemField",
      Description => "Destination mask (according to Dest-encoding).  ",
      Width => "5",
      Position => "9:5", # Excel Formula: =calc_position(F186,E187)
      DocName => "DestMask",
    },
    start_encapsulation => { #Structure Type: MemField;
      Name => "start_encapsulation",
      RegMem => "MemField",
      Description => "Encap-Index[1:0] flows in the resolution process. The initial value is 2'b00.
Every time Start-Encap is set increment this value by 1.
If Encap-Index[1] is 0 then operate starting from msb
If Encap-Index[1] is 1 then operate 40b from msb",
      Width => "1",
      Position => "10", # Excel Formula: =calc_position(F187,E188)
      DocName => "StartEncapsulation",
    },
    enc_type_valid => { #Structure Type: MemField;
      Name => "enc_type_valid",
      RegMem => "MemField",
      Description => "When set, enc-type will be placed in the resolved-data in the msb (if encap-index == 0) or in bit 40:37  (if encap-index == 1)",
      Width => "1",
      Position => "11", # Excel Formula: =calc_position(F188,E189)
      DocName => "EncTypeValid",
    },
    enc_type => { #Structure Type: MemField;
      Name => "enc_type",
      RegMem => "MemField",
      Description => "Encapsulation-type",
      Width => "4",
      Position => "15:12", # Excel Formula: =calc_position(F189,E190)
      DocName => "EncType",
    },
    index_size_in_nibbles => { #Structure Type: MemField;
      Name => "index_size_in_nibbles",
      RegMem => "MemField",
      Description => "If non zero then the index to the table is added to the encapsulation data, where 'index' = destination[4*index_size_in_nibbles-1:0]
Values used are:
0  no index added
4  16 bits
5  20 bits",
      Width => "3",
      Position => "18:16", # Excel Formula: =calc_position(F190,E191)
      DocName => "IndexSizeInNibbles",
    },
    index_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "index_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp the index",
      Width => "5",
      Position => "23:19", # Excel Formula: =calc_position(F191,E192)
      DocName => "IndexDestOffsetInNibbles",
    },
    field0_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field0_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field0",
      Width => "6",
      Position => "29:24", # Excel Formula: =calc_position(F192,E193)
      DocName => "Field0SrcOffsetInBits",
    },
    field0_size_in_bits => { #Structure Type: MemField;
      Name => "field0_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of  field0",
      Width => "5",
      Position => "34:30", # Excel Formula: =calc_position(F193,E194)
      DocName => "Field0SizeInBits",
    },
    field0_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field0_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp field0",
      Width => "5",
      Position => "39:35", # Excel Formula: =calc_position(F194,E195)
      DocName => "Field0DestOffsetInNibbles",
    },
    field1_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field1_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field1",
      Width => "6",
      Position => "45:40", # Excel Formula: =calc_position(F195,E196)
      DocName => "Field1SrcOffsetInBits",
    },
    field1_size_in_bits => { #Structure Type: MemField;
      Name => "field1_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of field1",
      Width => "5",
      Position => "50:46", # Excel Formula: =calc_position(F196,E197)
      DocName => "Field1SizeInBits",
    },
    field1_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field1_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp  field1",
      Width => "5",
      Position => "55:51", # Excel Formula: =calc_position(F197,E198)
      DocName => "Field1DestOffsetInNibbles",
    },
    lb_key_overide => { #Structure Type: MemField;
      Name => "lb_key_overide",
      RegMem => "MemField",
      Description => "if set, LB-KEY[0] will be overide",
      Width => "1",
      Position => "56", # Excel Formula: =calc_position(F198,E199)
      DocName => "LbKeyOveride",
    },
    lb_key_offset => { #Structure Type: MemField;
      Name => "lb_key_offset",
      RegMem => "MemField",
      Description => "If LB-Key-Overwrite is set then LB-Key[0] is replaced: Payload-shifted[15:0], where 
Payload-shifted = Payload >> offset",
      Width => "6",
      Position => "62:57", # Excel Formula: =calc_position(F199,E200)
      DocName => "LbKeyOffset",
    },
  },
  type_decoding_native_frr_logic_id_4 => { #Structure Type: Mem;
    Name => "type_decoding_native_frr_logic_id_4",
    RegMem => "Mem",
    Address => "C00000", # Excel Formula: =calc_mem_address(C185,A185,G201,L201)
    Description => "Native-FRR type decoding table",
    Width => "63", # Excel Formula: =calc_mem_width(E202:E216,M201,F216,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "TypeDecodingNativeFrrLogicId_4",
    MemEntries => "16", # Excel Formula: =2^calc_field_width_define("RES_NATIVE_SUBSTAGE_2_TYPE_WIDTH")
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "63",
    dest_size => { #Structure Type: MemField;
      Name => "dest_size",
      RegMem => "MemField",
      Description => "Destination width (according to Dest-encoding).  ",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F201,E202,TRUE)
      DocName => "DestSize",
    },
    dest_mask => { #Structure Type: MemField;
      Name => "dest_mask",
      RegMem => "MemField",
      Description => "Destination mask (according to Dest-encoding).  ",
      Width => "5",
      Position => "9:5", # Excel Formula: =calc_position(F202,E203)
      DocName => "DestMask",
    },
    start_encapsulation => { #Structure Type: MemField;
      Name => "start_encapsulation",
      RegMem => "MemField",
      Description => "Encap-Index[1:0] flows in the resolution process. The initial value is 2'b00.
Every time Start-Encap is set increment this value by 1.
If Encap-Index[1] is 0 then operate starting from msb
If Encap-Index[1] is 1 then operate 40b from msb",
      Width => "1",
      Position => "10", # Excel Formula: =calc_position(F203,E204)
      DocName => "StartEncapsulation",
    },
    enc_type_valid => { #Structure Type: MemField;
      Name => "enc_type_valid",
      RegMem => "MemField",
      Description => "When set, enc-type will be placed in the resolved-data in the msb (if encap-index == 0) or in bit 40:37  (if encap-index == 1)",
      Width => "1",
      Position => "11", # Excel Formula: =calc_position(F204,E205)
      DocName => "EncTypeValid",
    },
    enc_type => { #Structure Type: MemField;
      Name => "enc_type",
      RegMem => "MemField",
      Description => "Encapsulation-type",
      Width => "4",
      Position => "15:12", # Excel Formula: =calc_position(F205,E206)
      DocName => "EncType",
    },
    index_size_in_nibbles => { #Structure Type: MemField;
      Name => "index_size_in_nibbles",
      RegMem => "MemField",
      Description => "If non zero then the index to the table is added to the encapsulation data, where 'index' = destination[4*index_size_in_nibbles-1:0]
Values used are:
0  no index added
4  16 bits
5  20 bits",
      Width => "3",
      Position => "18:16", # Excel Formula: =calc_position(F206,E207)
      DocName => "IndexSizeInNibbles",
    },
    index_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "index_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp the index",
      Width => "5",
      Position => "23:19", # Excel Formula: =calc_position(F207,E208)
      DocName => "IndexDestOffsetInNibbles",
    },
    field0_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field0_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field0",
      Width => "6",
      Position => "29:24", # Excel Formula: =calc_position(F208,E209)
      DocName => "Field0SrcOffsetInBits",
    },
    field0_size_in_bits => { #Structure Type: MemField;
      Name => "field0_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of  field0",
      Width => "5",
      Position => "34:30", # Excel Formula: =calc_position(F209,E210)
      DocName => "Field0SizeInBits",
    },
    field0_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field0_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp field0",
      Width => "5",
      Position => "39:35", # Excel Formula: =calc_position(F210,E211)
      DocName => "Field0DestOffsetInNibbles",
    },
    field1_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field1_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field1",
      Width => "6",
      Position => "45:40", # Excel Formula: =calc_position(F211,E212)
      DocName => "Field1SrcOffsetInBits",
    },
    field1_size_in_bits => { #Structure Type: MemField;
      Name => "field1_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of field1",
      Width => "5",
      Position => "50:46", # Excel Formula: =calc_position(F212,E213)
      DocName => "Field1SizeInBits",
    },
    field1_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field1_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp  field1",
      Width => "5",
      Position => "55:51", # Excel Formula: =calc_position(F213,E214)
      DocName => "Field1DestOffsetInNibbles",
    },
    lb_key_overide => { #Structure Type: MemField;
      Name => "lb_key_overide",
      RegMem => "MemField",
      Description => "if set, LB-KEY[0] will be overide",
      Width => "1",
      Position => "56", # Excel Formula: =calc_position(F214,E215)
      DocName => "LbKeyOveride",
    },
    lb_key_offset => { #Structure Type: MemField;
      Name => "lb_key_offset",
      RegMem => "MemField",
      Description => "If LB-Key-Overwrite is set then LB-Key[0] is replaced: Payload-shifted[15:0], where 
Payload-shifted = Payload >> offset",
      Width => "6",
      Position => "62:57", # Excel Formula: =calc_position(F215,E216)
      DocName => "LbKeyOffset",
    },
  },
  type_decoding_path_lb_logic_id_5 => { #Structure Type: Mem;
    Name => "type_decoding_path_lb_logic_id_5",
    RegMem => "Mem",
    Address => "D00000", # Excel Formula: =calc_mem_address(C201,A201,G217,L217)
    Description => "Path-LB type decoding table",
    Width => "63", # Excel Formula: =calc_mem_width(E218:E232,M217,F232,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "TypeDecodingPathLbLogicId_5",
    MemEntries => "8", # Excel Formula: =2^calc_field_width_define("RES_PATH_SUBSTAGE_0_TYPE_WIDTH")
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "63",
    dest_size => { #Structure Type: MemField;
      Name => "dest_size",
      RegMem => "MemField",
      Description => "Destination width (according to Dest-encoding).  ",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F217,E218,TRUE)
      DocName => "DestSize",
    },
    dest_mask => { #Structure Type: MemField;
      Name => "dest_mask",
      RegMem => "MemField",
      Description => "Destination mask (according to Dest-encoding).  ",
      Width => "5",
      Position => "9:5", # Excel Formula: =calc_position(F218,E219)
      DocName => "DestMask",
    },
    start_encapsulation => { #Structure Type: MemField;
      Name => "start_encapsulation",
      RegMem => "MemField",
      Description => "Encap-Index[1:0] flows in the resolution process. The initial value is 2'b00.
Every time Start-Encap is set increment this value by 1.
If Encap-Index[1] is 0 then operate starting from msb
If Encap-Index[1] is 1 then operate 40b from msb",
      Width => "1",
      Position => "10", # Excel Formula: =calc_position(F219,E220)
      DocName => "StartEncapsulation",
    },
    enc_type_valid => { #Structure Type: MemField;
      Name => "enc_type_valid",
      RegMem => "MemField",
      Description => "When set, enc-type will be placed in the resolved-data in the msb (if encap-index == 0) or in bit 40:37  (if encap-index == 1)",
      Width => "1",
      Position => "11", # Excel Formula: =calc_position(F220,E221)
      DocName => "EncTypeValid",
    },
    enc_type => { #Structure Type: MemField;
      Name => "enc_type",
      RegMem => "MemField",
      Description => "Encapsulation-type",
      Width => "4",
      Position => "15:12", # Excel Formula: =calc_position(F221,E222)
      DocName => "EncType",
    },
    index_size_in_nibbles => { #Structure Type: MemField;
      Name => "index_size_in_nibbles",
      RegMem => "MemField",
      Description => "If non zero then the index to the table is added to the encapsulation data, where 'index' = destination[4*index_size_in_nibbles-1:0]
Values used are:
0  no index added
4  16 bits
5  20 bits",
      Width => "3",
      Position => "18:16", # Excel Formula: =calc_position(F222,E223)
      DocName => "IndexSizeInNibbles",
    },
    index_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "index_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp the index",
      Width => "5",
      Position => "23:19", # Excel Formula: =calc_position(F223,E224)
      DocName => "IndexDestOffsetInNibbles",
    },
    field0_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field0_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field0",
      Width => "6",
      Position => "29:24", # Excel Formula: =calc_position(F224,E225)
      DocName => "Field0SrcOffsetInBits",
    },
    field0_size_in_bits => { #Structure Type: MemField;
      Name => "field0_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of  field0",
      Width => "5",
      Position => "34:30", # Excel Formula: =calc_position(F225,E226)
      DocName => "Field0SizeInBits",
    },
    field0_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field0_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp field0",
      Width => "5",
      Position => "39:35", # Excel Formula: =calc_position(F226,E227)
      DocName => "Field0DestOffsetInNibbles",
    },
    field1_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field1_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field1",
      Width => "6",
      Position => "45:40", # Excel Formula: =calc_position(F227,E228)
      DocName => "Field1SrcOffsetInBits",
    },
    field1_size_in_bits => { #Structure Type: MemField;
      Name => "field1_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of field1",
      Width => "5",
      Position => "50:46", # Excel Formula: =calc_position(F228,E229)
      DocName => "Field1SizeInBits",
    },
    field1_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field1_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp  field1",
      Width => "5",
      Position => "55:51", # Excel Formula: =calc_position(F229,E230)
      DocName => "Field1DestOffsetInNibbles",
    },
    lb_key_overide => { #Structure Type: MemField;
      Name => "lb_key_overide",
      RegMem => "MemField",
      Description => "if set, LB-KEY[0] will be overide",
      Width => "1",
      Position => "56", # Excel Formula: =calc_position(F230,E231)
      DocName => "LbKeyOveride",
    },
    lb_key_offset => { #Structure Type: MemField;
      Name => "lb_key_offset",
      RegMem => "MemField",
      Description => "If LB-Key-Overwrite is set then LB-Key[0] is replaced: Payload-shifted[15:0], where 
Payload-shifted = Payload >> offset",
      Width => "6",
      Position => "62:57", # Excel Formula: =calc_position(F231,E232)
      DocName => "LbKeyOffset",
    },
  },
  type_decoding_path_tunnel_dlp_logic_id_6 => { #Structure Type: Mem;
    Name => "type_decoding_path_tunnel_dlp_logic_id_6",
    RegMem => "Mem",
    Address => "E00000", # Excel Formula: =calc_mem_address(C217,A217,G233,L233)
    Description => "Path-Tunnel-DLP type decoding table",
    Width => "63", # Excel Formula: =calc_mem_width(E234:E248,M233,F248,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "TypeDecodingPathTunnelDlpLogicId_6",
    MemEntries => "8", # Excel Formula: =2^calc_field_width_define("RES_PATH_SUBSTAGE_1_TYPE_WIDTH")
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "63",
    dest_size => { #Structure Type: MemField;
      Name => "dest_size",
      RegMem => "MemField",
      Description => "Destination width (according to Dest-encoding).  ",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F233,E234,TRUE)
      DocName => "DestSize",
    },
    dest_mask => { #Structure Type: MemField;
      Name => "dest_mask",
      RegMem => "MemField",
      Description => "Destination mask (according to Dest-encoding).  ",
      Width => "5",
      Position => "9:5", # Excel Formula: =calc_position(F234,E235)
      DocName => "DestMask",
    },
    start_encapsulation => { #Structure Type: MemField;
      Name => "start_encapsulation",
      RegMem => "MemField",
      Description => "Encap-Index[1:0] flows in the resolution process. The initial value is 2'b00.
Every time Start-Encap is set increment this value by 1.
If Encap-Index[1] is 0 then operate starting from msb
If Encap-Index[1] is 1 then operate 40b from msb",
      Width => "1",
      Position => "10", # Excel Formula: =calc_position(F235,E236)
      DocName => "StartEncapsulation",
    },
    enc_type_valid => { #Structure Type: MemField;
      Name => "enc_type_valid",
      RegMem => "MemField",
      Description => "When set, enc-type will be placed in the resolved-data in the msb (if encap-index == 0) or in bit 40:37  (if encap-index == 1)",
      Width => "1",
      Position => "11", # Excel Formula: =calc_position(F236,E237)
      DocName => "EncTypeValid",
    },
    enc_type => { #Structure Type: MemField;
      Name => "enc_type",
      RegMem => "MemField",
      Description => "Encapsulation-type",
      Width => "4",
      Position => "15:12", # Excel Formula: =calc_position(F237,E238)
      DocName => "EncType",
    },
    index_size_in_nibbles => { #Structure Type: MemField;
      Name => "index_size_in_nibbles",
      RegMem => "MemField",
      Description => "If non zero then the index to the table is added to the encapsulation data, where 'index' = destination[4*index_size_in_nibbles-1:0]
Values used are:
0  no index added
4  16 bits
5  20 bits",
      Width => "3",
      Position => "18:16", # Excel Formula: =calc_position(F238,E239)
      DocName => "IndexSizeInNibbles",
    },
    index_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "index_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp the index",
      Width => "5",
      Position => "23:19", # Excel Formula: =calc_position(F239,E240)
      DocName => "IndexDestOffsetInNibbles",
    },
    field0_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field0_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field0",
      Width => "6",
      Position => "29:24", # Excel Formula: =calc_position(F240,E241)
      DocName => "Field0SrcOffsetInBits",
    },
    field0_size_in_bits => { #Structure Type: MemField;
      Name => "field0_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of  field0",
      Width => "5",
      Position => "34:30", # Excel Formula: =calc_position(F241,E242)
      DocName => "Field0SizeInBits",
    },
    field0_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field0_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp field0",
      Width => "5",
      Position => "39:35", # Excel Formula: =calc_position(F242,E243)
      DocName => "Field0DestOffsetInNibbles",
    },
    field1_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field1_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field1",
      Width => "6",
      Position => "45:40", # Excel Formula: =calc_position(F243,E244)
      DocName => "Field1SrcOffsetInBits",
    },
    field1_size_in_bits => { #Structure Type: MemField;
      Name => "field1_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of field1",
      Width => "5",
      Position => "50:46", # Excel Formula: =calc_position(F244,E245)
      DocName => "Field1SizeInBits",
    },
    field1_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field1_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp  field1",
      Width => "5",
      Position => "55:51", # Excel Formula: =calc_position(F245,E246)
      DocName => "Field1DestOffsetInNibbles",
    },
    lb_key_overide => { #Structure Type: MemField;
      Name => "lb_key_overide",
      RegMem => "MemField",
      Description => "if set, LB-KEY[0] will be overide",
      Width => "1",
      Position => "56", # Excel Formula: =calc_position(F246,E247)
      DocName => "LbKeyOveride",
    },
    lb_key_offset => { #Structure Type: MemField;
      Name => "lb_key_offset",
      RegMem => "MemField",
      Description => "If LB-Key-Overwrite is set then LB-Key[0] is replaced: Payload-shifted[15:0], where 
Payload-shifted = Payload >> offset",
      Width => "6",
      Position => "62:57", # Excel Formula: =calc_position(F247,E248)
      DocName => "LbKeyOffset",
    },
  },
  type_decoding_port_npp_lb_logic_id_7 => { #Structure Type: Mem;
    Name => "type_decoding_port_npp_lb_logic_id_7",
    RegMem => "Mem",
    Address => "F00000", # Excel Formula: =calc_mem_address(C233,A233,G249,L249)
    Description => "NPP-LB type decoding table",
    Width => "63", # Excel Formula: =calc_mem_width(E250:E264,M249,F264,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "TypeDecodingPortNppLbLogicId_7",
    MemEntries => "4", # Excel Formula: =2^calc_field_width_define("RES_PORT_SUBSTAGE_0_TYPE_WIDTH")
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "63",
    dest_size => { #Structure Type: MemField;
      Name => "dest_size",
      RegMem => "MemField",
      Description => "Destination width (according to Dest-encoding).  ",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F249,E250,TRUE)
      DocName => "DestSize",
    },
    dest_mask => { #Structure Type: MemField;
      Name => "dest_mask",
      RegMem => "MemField",
      Description => "Destination mask (according to Dest-encoding).  ",
      Width => "5",
      Position => "9:5", # Excel Formula: =calc_position(F250,E251)
      DocName => "DestMask",
    },
    start_encapsulation => { #Structure Type: MemField;
      Name => "start_encapsulation",
      RegMem => "MemField",
      Description => "Encap-Index[1:0] flows in the resolution process. The initial value is 2'b00.
Every time Start-Encap is set increment this value by 1.
If Encap-Index[1] is 0 then operate starting from msb
If Encap-Index[1] is 1 then operate 40b from msb",
      Width => "1",
      Position => "10", # Excel Formula: =calc_position(F251,E252)
      DocName => "StartEncapsulation",
    },
    enc_type_valid => { #Structure Type: MemField;
      Name => "enc_type_valid",
      RegMem => "MemField",
      Description => "When set, enc-type will be placed in the resolved-data in the msb (if encap-index == 0) or in bit 40:37  (if encap-index == 1)",
      Width => "1",
      Position => "11", # Excel Formula: =calc_position(F252,E253)
      DocName => "EncTypeValid",
    },
    enc_type => { #Structure Type: MemField;
      Name => "enc_type",
      RegMem => "MemField",
      Description => "Encapsulation-type",
      Width => "4",
      Position => "15:12", # Excel Formula: =calc_position(F253,E254)
      DocName => "EncType",
    },
    index_size_in_nibbles => { #Structure Type: MemField;
      Name => "index_size_in_nibbles",
      RegMem => "MemField",
      Description => "If non zero then the index to the table is added to the encapsulation data, where 'index' = destination[4*index_size_in_nibbles-1:0]
Values used are:
0  no index added
4  16 bits
5  20 bits",
      Width => "3",
      Position => "18:16", # Excel Formula: =calc_position(F254,E255)
      DocName => "IndexSizeInNibbles",
    },
    index_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "index_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp the index",
      Width => "5",
      Position => "23:19", # Excel Formula: =calc_position(F255,E256)
      DocName => "IndexDestOffsetInNibbles",
    },
    field0_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field0_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field0",
      Width => "6",
      Position => "29:24", # Excel Formula: =calc_position(F256,E257)
      DocName => "Field0SrcOffsetInBits",
    },
    field0_size_in_bits => { #Structure Type: MemField;
      Name => "field0_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of  field0",
      Width => "5",
      Position => "34:30", # Excel Formula: =calc_position(F257,E258)
      DocName => "Field0SizeInBits",
    },
    field0_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field0_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp field0",
      Width => "5",
      Position => "39:35", # Excel Formula: =calc_position(F258,E259)
      DocName => "Field0DestOffsetInNibbles",
    },
    field1_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field1_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field1",
      Width => "6",
      Position => "45:40", # Excel Formula: =calc_position(F259,E260)
      DocName => "Field1SrcOffsetInBits",
    },
    field1_size_in_bits => { #Structure Type: MemField;
      Name => "field1_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of field1",
      Width => "5",
      Position => "50:46", # Excel Formula: =calc_position(F260,E261)
      DocName => "Field1SizeInBits",
    },
    field1_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field1_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp  field1",
      Width => "5",
      Position => "55:51", # Excel Formula: =calc_position(F261,E262)
      DocName => "Field1DestOffsetInNibbles",
    },
    lb_key_overide => { #Structure Type: MemField;
      Name => "lb_key_overide",
      RegMem => "MemField",
      Description => "if set, LB-KEY[0] will be overide",
      Width => "1",
      Position => "56", # Excel Formula: =calc_position(F262,E263)
      DocName => "LbKeyOveride",
    },
    lb_key_offset => { #Structure Type: MemField;
      Name => "lb_key_offset",
      RegMem => "MemField",
      Description => "If LB-Key-Overwrite is set then LB-Key[0] is replaced: Payload-shifted[15:0], where 
Payload-shifted = Payload >> offset",
      Width => "6",
      Position => "62:57", # Excel Formula: =calc_position(F263,E264)
      DocName => "LbKeyOffset",
    },
  },
  type_decoding_port_npp_protection_logic_id_8 => { #Structure Type: Mem;
    Name => "type_decoding_port_npp_protection_logic_id_8",
    RegMem => "Mem",
    Address => "1000000", # Excel Formula: =calc_mem_address(C249,A249,G265,L265)
    Description => "NPP-Protection type decoding table",
    Width => "63", # Excel Formula: =calc_mem_width(E266:E280,M265,F280,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "TypeDecodingPortNppProtectionLogicId_8",
    MemEntries => "4", # Excel Formula: =2^calc_field_width_define("RES_PORT_SUBSTAGE_1_TYPE_WIDTH")
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "63",
    dest_size => { #Structure Type: MemField;
      Name => "dest_size",
      RegMem => "MemField",
      Description => "Destination width (according to Dest-encoding).  ",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F265,E266,TRUE)
      DocName => "DestSize",
    },
    dest_mask => { #Structure Type: MemField;
      Name => "dest_mask",
      RegMem => "MemField",
      Description => "Destination mask (according to Dest-encoding).  ",
      Width => "5",
      Position => "9:5", # Excel Formula: =calc_position(F266,E267)
      DocName => "DestMask",
    },
    start_encapsulation => { #Structure Type: MemField;
      Name => "start_encapsulation",
      RegMem => "MemField",
      Description => "Encap-Index[1:0] flows in the resolution process. The initial value is 2'b00.
Every time Start-Encap is set increment this value by 1.
If Encap-Index[1] is 0 then operate starting from msb
If Encap-Index[1] is 1 then operate 40b from msb",
      Width => "1",
      Position => "10", # Excel Formula: =calc_position(F267,E268)
      DocName => "StartEncapsulation",
    },
    enc_type_valid => { #Structure Type: MemField;
      Name => "enc_type_valid",
      RegMem => "MemField",
      Description => "When set, enc-type will be placed in the resolved-data in the msb (if encap-index == 0) or in bit 40:37  (if encap-index == 1)",
      Width => "1",
      Position => "11", # Excel Formula: =calc_position(F268,E269)
      DocName => "EncTypeValid",
    },
    enc_type => { #Structure Type: MemField;
      Name => "enc_type",
      RegMem => "MemField",
      Description => "Encapsulation-type",
      Width => "4",
      Position => "15:12", # Excel Formula: =calc_position(F269,E270)
      DocName => "EncType",
    },
    index_size_in_nibbles => { #Structure Type: MemField;
      Name => "index_size_in_nibbles",
      RegMem => "MemField",
      Description => "If non zero then the index to the table is added to the encapsulation data, where 'index' = destination[4*index_size_in_nibbles-1:0]
Values used are:
0  no index added
4  16 bits
5  20 bits",
      Width => "3",
      Position => "18:16", # Excel Formula: =calc_position(F270,E271)
      DocName => "IndexSizeInNibbles",
    },
    index_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "index_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp the index",
      Width => "5",
      Position => "23:19", # Excel Formula: =calc_position(F271,E272)
      DocName => "IndexDestOffsetInNibbles",
    },
    field0_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field0_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field0",
      Width => "6",
      Position => "29:24", # Excel Formula: =calc_position(F272,E273)
      DocName => "Field0SrcOffsetInBits",
    },
    field0_size_in_bits => { #Structure Type: MemField;
      Name => "field0_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of  field0",
      Width => "5",
      Position => "34:30", # Excel Formula: =calc_position(F273,E274)
      DocName => "Field0SizeInBits",
    },
    field0_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field0_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp field0",
      Width => "5",
      Position => "39:35", # Excel Formula: =calc_position(F274,E275)
      DocName => "Field0DestOffsetInNibbles",
    },
    field1_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field1_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field1",
      Width => "6",
      Position => "45:40", # Excel Formula: =calc_position(F275,E276)
      DocName => "Field1SrcOffsetInBits",
    },
    field1_size_in_bits => { #Structure Type: MemField;
      Name => "field1_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of field1",
      Width => "5",
      Position => "50:46", # Excel Formula: =calc_position(F276,E277)
      DocName => "Field1SizeInBits",
    },
    field1_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field1_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp  field1",
      Width => "5",
      Position => "55:51", # Excel Formula: =calc_position(F277,E278)
      DocName => "Field1DestOffsetInNibbles",
    },
    lb_key_overide => { #Structure Type: MemField;
      Name => "lb_key_overide",
      RegMem => "MemField",
      Description => "if set, LB-KEY[0] will be overide",
      Width => "1",
      Position => "56", # Excel Formula: =calc_position(F278,E279)
      DocName => "LbKeyOveride",
    },
    lb_key_offset => { #Structure Type: MemField;
      Name => "lb_key_offset",
      RegMem => "MemField",
      Description => "If LB-Key-Overwrite is set then LB-Key[0] is replaced: Payload-shifted[15:0], where 
Payload-shifted = Payload >> offset",
      Width => "6",
      Position => "62:57", # Excel Formula: =calc_position(F279,E280)
      DocName => "LbKeyOffset",
    },
  },
  type_decoding_port_dsp_lb_logic_id_9 => { #Structure Type: Mem;
    Name => "type_decoding_port_dsp_lb_logic_id_9",
    RegMem => "Mem",
    Address => "1100000", # Excel Formula: =calc_mem_address(C265,A265,G281,L281)
    Description => "LAG-DSP type decoding table",
    Width => "63", # Excel Formula: =calc_mem_width(E282:E296,M281,F296,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "TypeDecodingPortDspLbLogicId_9",
    MemEntries => "2", # Excel Formula: =2^calc_field_width_define("RES_PORT_SUBSTAGE_2_TYPE_WIDTH")
    MemWrapper => "RegArray",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,PortErrPropagate=Disabled",
    MemLogicalWidth => "63",
    dest_size => { #Structure Type: MemField;
      Name => "dest_size",
      RegMem => "MemField",
      Description => "Destination width (according to Dest-encoding).  ",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F281,E282,TRUE)
      DocName => "DestSize",
    },
    dest_mask => { #Structure Type: MemField;
      Name => "dest_mask",
      RegMem => "MemField",
      Description => "Destination mask (according to Dest-encoding).  ",
      Width => "5",
      Position => "9:5", # Excel Formula: =calc_position(F282,E283)
      DocName => "DestMask",
    },
    start_encapsulation => { #Structure Type: MemField;
      Name => "start_encapsulation",
      RegMem => "MemField",
      Description => "Encap-Index[1:0] flows in the resolution process. The initial value is 2'b00.
Every time Start-Encap is set increment this value by 1.
If Encap-Index[1] is 0 then operate starting from msb
If Encap-Index[1] is 1 then operate 40b from msb",
      Width => "1",
      Position => "10", # Excel Formula: =calc_position(F283,E284)
      DocName => "StartEncapsulation",
    },
    enc_type_valid => { #Structure Type: MemField;
      Name => "enc_type_valid",
      RegMem => "MemField",
      Description => "When set, enc-type will be placed in the resolved-data in the msb (if encap-index == 0) or in bit 40:37  (if encap-index == 1)",
      Width => "1",
      Position => "11", # Excel Formula: =calc_position(F284,E285)
      DocName => "EncTypeValid",
    },
    enc_type => { #Structure Type: MemField;
      Name => "enc_type",
      RegMem => "MemField",
      Description => "Encapsulation-type",
      Width => "4",
      Position => "15:12", # Excel Formula: =calc_position(F285,E286)
      DocName => "EncType",
    },
    index_size_in_nibbles => { #Structure Type: MemField;
      Name => "index_size_in_nibbles",
      RegMem => "MemField",
      Description => "If non zero then the index to the table is added to the encapsulation data, where 'index' = destination[4*index_size_in_nibbles-1:0]
Values used are:
0  no index added
4  16 bits
5  20 bits",
      Width => "3",
      Position => "18:16", # Excel Formula: =calc_position(F286,E287)
      DocName => "IndexSizeInNibbles",
    },
    index_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "index_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp the index",
      Width => "5",
      Position => "23:19", # Excel Formula: =calc_position(F287,E288)
      DocName => "IndexDestOffsetInNibbles",
    },
    field0_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field0_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field0",
      Width => "6",
      Position => "29:24", # Excel Formula: =calc_position(F288,E289)
      DocName => "Field0SrcOffsetInBits",
    },
    field0_size_in_bits => { #Structure Type: MemField;
      Name => "field0_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of  field0",
      Width => "5",
      Position => "34:30", # Excel Formula: =calc_position(F289,E290)
      DocName => "Field0SizeInBits",
    },
    field0_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field0_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp field0",
      Width => "5",
      Position => "39:35", # Excel Formula: =calc_position(F290,E291)
      DocName => "Field0DestOffsetInNibbles",
    },
    field1_src_offset_in_bits => { #Structure Type: MemField;
      Name => "field1_src_offset_in_bits",
      RegMem => "MemField",
      Description => "Offset in bits from lsb from which to take field1",
      Width => "6",
      Position => "45:40", # Excel Formula: =calc_position(F291,E292)
      DocName => "Field1SrcOffsetInBits",
    },
    field1_size_in_bits => { #Structure Type: MemField;
      Name => "field1_size_in_bits",
      RegMem => "MemField",
      Description => "Size in bits of field1",
      Width => "5",
      Position => "50:46", # Excel Formula: =calc_position(F292,E293)
      DocName => "Field1SizeInBits",
    },
    field1_dest_offset_in_nibbles => { #Structure Type: MemField;
      Name => "field1_dest_offset_in_nibbles",
      RegMem => "MemField",
      Description => "Offset in nibbles from lsb in which to stamp  field1",
      Width => "5",
      Position => "55:51", # Excel Formula: =calc_position(F293,E294)
      DocName => "Field1DestOffsetInNibbles",
    },
    lb_key_overide => { #Structure Type: MemField;
      Name => "lb_key_overide",
      RegMem => "MemField",
      Description => "if set, LB-KEY[0] will be overide",
      Width => "1",
      Position => "56", # Excel Formula: =calc_position(F294,E295)
      DocName => "LbKeyOveride",
    },
    lb_key_offset => { #Structure Type: MemField;
      Name => "lb_key_offset",
      RegMem => "MemField",
      Description => "If LB-Key-Overwrite is set then LB-Key[0] is replaced: Payload-shifted[15:0], where 
Payload-shifted = Payload >> offset",
      Width => "6",
      Position => "62:57", # Excel Formula: =calc_position(F295,E296)
      DocName => "LbKeyOffset",
    },
  },
  protection_table0 => { #Structure Type: Mem; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 17;
    Name => "protection_table[4]",
    RegMem => "Mem",
    Address => "1200000", # Excel Formula: =calc_mem_address(C281,A281,G297,L297)
    Description => "protection_tables:
0: Native-slice-0
1: Path-slice-0
2: Native-slice-1
3: Path-slice-1",
    Width => "13", # Excel Formula: =calc_mem_width(E298:E298,M297,F298,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "ProtectionTable[4]",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=50",
    ArrayLength => "4",
    ArrayIndex => "0",
    MemLogicalWidth => "8",
    protection_table_field0 => { #Structure Type: MemField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 23;
      Name => "protection_table_field[n]",
      RegMem => "MemField",
      Description => "Protection table logical depth is 8K, with 13b Key, and payload of 1b indicates 'path'
Physical implementation aspect ratio is 1K x 8, such that:
Addr = Key[12:3]
Selected-path = payload[Key[2:0]]",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F297,E298,TRUE)
      DocName => "ProtectionTableField[n]",
    },
  },
  protection_table1 => { #Structure Type: Mem; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 17;
    Name => "protection_table[4]",
    RegMem => "Mem",
    Address => "1300000",
    Description => "protection_tables:
0: Native-slice-0
1: Path-slice-0
2: Native-slice-1
3: Path-slice-1",
    Width => "13", # Excel Formula: =calc_mem_width(E298:E298,M297,F298,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "ProtectionTable[4]",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=50",
    ArrayLength => "4",
    ArrayIndex => "1",
    MemLogicalWidth => "8",
    protection_table_field1 => { #Structure Type: MemField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 23;
      Name => "protection_table_field[n]",
      RegMem => "MemField",
      Description => "Protection table logical depth is 8K, with 13b Key, and payload of 1b indicates 'path'
Physical implementation aspect ratio is 1K x 8, such that:
Addr = Key[12:3]
Selected-path = payload[Key[2:0]]",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F297,E298,TRUE)
      DocName => "ProtectionTableField[n]",
    },
  },
  protection_table2 => { #Structure Type: Mem; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 17;
    Name => "protection_table[4]",
    RegMem => "Mem",
    Address => "1400000",
    Description => "protection_tables:
0: Native-slice-0
1: Path-slice-0
2: Native-slice-1
3: Path-slice-1",
    Width => "13", # Excel Formula: =calc_mem_width(E298:E298,M297,F298,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "ProtectionTable[4]",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=50",
    ArrayLength => "4",
    ArrayIndex => "2",
    MemLogicalWidth => "8",
    protection_table_field2 => { #Structure Type: MemField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 23;
      Name => "protection_table_field[n]",
      RegMem => "MemField",
      Description => "Protection table logical depth is 8K, with 13b Key, and payload of 1b indicates 'path'
Physical implementation aspect ratio is 1K x 8, such that:
Addr = Key[12:3]
Selected-path = payload[Key[2:0]]",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F297,E298,TRUE)
      DocName => "ProtectionTableField[n]",
    },
  },
  protection_table3 => { #Structure Type: Mem; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 17;
    Name => "protection_table[4]",
    RegMem => "Mem",
    Address => "1500000",
    Description => "protection_tables:
0: Native-slice-0
1: Path-slice-0
2: Native-slice-1
3: Path-slice-1",
    Width => "13", # Excel Formula: =calc_mem_width(E298:E298,M297,F298,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "ProtectionTable[4]",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=50",
    ArrayLength => "4",
    ArrayIndex => "3",
    MemLogicalWidth => "8",
    protection_table_field3 => { #Structure Type: MemField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 23;
      Name => "protection_table_field[n]",
      RegMem => "MemField",
      Description => "Protection table logical depth is 8K, with 13b Key, and payload of 1b indicates 'path'
Physical implementation aspect ratio is 1K x 8, such that:
Addr = Key[12:3]
Selected-path = payload[Key[2:0]]",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F297,E298,TRUE)
      DocName => "ProtectionTableField[n]",
    },
  },
  protection_table_for_npp0 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 25;
    Name => "protection_table_for_npp[2]",
    RegMem => "Mem",
    Address => "1600000", # Excel Formula: =calc_mem_address(C297,A297,G299,L299)
    Description => "protection_tables for npp-stage:
0: NPP-slice-0
1: NPP-slice-1",
    Width => "13", # Excel Formula: =calc_mem_width(E300:E300,M299,F300,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "ProtectionTableForNpp[2]",
    MemEntries => "128",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=50",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "8",
    protection_table_field0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 23;
      Name => "protection_table_field[n]",
      RegMem => "MemField",
      Description => "Protection table logical depth is 1K, with 10b Key, and payload of 1b indicates 'path'
Physical implementation aspect ratio is 256 x 8, such that:
Addr = Key[9:3]
Selected-path = payload[Key[2:0]]",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F299,E300,TRUE)
      DocName => "ProtectionTableField[n]",
    },
  },
  protection_table_for_npp1 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 25;
    Name => "protection_table_for_npp[2]",
    RegMem => "Mem",
    Address => "1700000",
    Description => "protection_tables for npp-stage:
0: NPP-slice-0
1: NPP-slice-1",
    Width => "13", # Excel Formula: =calc_mem_width(E300:E300,M299,F300,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "ProtectionTableForNpp[2]",
    MemEntries => "128",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=50",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "8",
    protection_table_field1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 23;
      Name => "protection_table_field[n]",
      RegMem => "MemField",
      Description => "Protection table logical depth is 1K, with 10b Key, and payload of 1b indicates 'path'
Physical implementation aspect ratio is 256 x 8, such that:
Addr = Key[9:3]
Selected-path = payload[Key[2:0]]",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F299,E300,TRUE)
      DocName => "ProtectionTableField[n]",
    },
  },
  slice0_native_fec_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_native_fec_table",
    RegMem => "Mem",
    Address => "1800000", # Excel Formula: =calc_mem_address(C299,A299,G301,L301)
    Description => "slice[2]_native_fec_table",
    Width => "63", # Excel Formula: =calc_mem_width(E302:E302,M301,F302,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "Slice[2]NativeFecTable",
    MemEntries => "4096", # Excel Formula: =2^12
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SamplePhysicalMem=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "56",
    fec_pld0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 8;
      Name => "fec_pld[n]",
      RegMem => "MemField",
      Description => "payload",
      Width => "56",
      Position => "55:0", # Excel Formula: =calc_position(F301,E302,TRUE)
      DocName => "FecPld[n]",
    },
  },
  slice1_native_fec_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_native_fec_table",
    RegMem => "Mem",
    Address => "1900000",
    Description => "slice[2]_native_fec_table",
    Width => "63", # Excel Formula: =calc_mem_width(E302:E302,M301,F302,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "Slice[2]NativeFecTable",
    MemEntries => "4096", # Excel Formula: =2^12
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SamplePhysicalMem=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "56",
    fec_pld1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 8;
      Name => "fec_pld[n]",
      RegMem => "MemField",
      Description => "payload",
      Width => "56",
      Position => "55:0", # Excel Formula: =calc_position(F301,E302,TRUE)
      DocName => "FecPld[n]",
    },
  },
  Slice0NativeLbMemberTable => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "Slice[2]NativeLbMemberTable",
    RegMem => "Mem",
    Address => "1800000", # Excel Formula: =calc_mem_address(C301,A301,G303,L303)
    Description => "lb_native_db",
    Width => "49", # Excel Formula: =calc_mem_width(E304:E304,M303,F304,-1)
    Type => "DocOnly",
    UsedBy => "res",
    DocName => "Slice[2]NativeLbMemberTable",
    MemEntries => "16384", # Excel Formula: =2^14
    MemWrapper => "EM",
    MemProtect => "None",
    AdditionalInfo => "KeyWidth=30,SourceIdWidth=1,NumberOfBanks=4,NumberOfCamEntries=32,NumberOfParallelBanks=4,VerifierSampleReadBeforeProt=3,VerifierSamplePhysicalMem=1,VerifierCpuReadAccess=Enabled,VerifierCpuWriteAccess=Enabled,VrfWriteActivityFactor=0,VrfReadActivityFactor=66,VldWriteActivityFactor=0,VldReadActivityFactor=66",
    Comments => "Key is according to lb-emdb-key-type:
0: key = {zeros(7), member-id(9), Group-ID(14)}
1: key = {LB-key(16), Group-id(14)}",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "49",
    native_lb_member_info0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 22;
      Name => "native_lb_member_info[n]",
      RegMem => "MemField",
      Description => "payload",
      Width => "49",
      Position => "48:0", # Excel Formula: =calc_position(F303,E304,TRUE)
      DocName => "NativeLbMemberInfo[n]",
    },
  },
  Slice1NativeLbMemberTable => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "Slice[2]NativeLbMemberTable",
    RegMem => "Mem",
    Address => "1900000",
    Description => "lb_native_db",
    Width => "49", # Excel Formula: =calc_mem_width(E304:E304,M303,F304,-1)
    Type => "DocOnly",
    UsedBy => "res",
    DocName => "Slice[2]NativeLbMemberTable",
    MemEntries => "16384", # Excel Formula: =2^14
    MemWrapper => "EM",
    MemProtect => "None",
    AdditionalInfo => "KeyWidth=30,SourceIdWidth=1,NumberOfBanks=4,NumberOfCamEntries=32,NumberOfParallelBanks=4,VerifierSampleReadBeforeProt=3,VerifierSamplePhysicalMem=1,VerifierCpuReadAccess=Enabled,VerifierCpuWriteAccess=Enabled,VrfWriteActivityFactor=0,VrfReadActivityFactor=66,VldWriteActivityFactor=0,VldReadActivityFactor=66",
    Comments => "Key is according to lb-emdb-key-type:
0: key = {zeros(7), member-id(9), Group-ID(14)}
1: key = {LB-key(16), Group-id(14)}",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "49",
    native_lb_member_info1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 22;
      Name => "native_lb_member_info[n]",
      RegMem => "MemField",
      Description => "payload",
      Width => "49",
      Position => "48:0", # Excel Formula: =calc_position(F303,E304,TRUE)
      DocName => "NativeLbMemberInfo[n]",
    },
  },
  native_l2_and_l3_lp_table => { #Structure Type: Mem;
    Name => "native_l2_and_l3_lp_table",
    RegMem => "Mem",
    Address => "1A00000", # Excel Formula: =calc_mem_address(C301,A301,G305,L305)
    Description => "native_l2_and_l3_lp_table",
    Width => "106", # Excel Formula: =calc_mem_width(E306:E306,M305,F306,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "NativeL2AndL3LpTable",
    MemEntries => "49152", # Excel Formula: =48*1024
    MemWrapper => "2R1W Slow Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=3,SamplePhysicalMem=2,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=95",
    MemLogicalWidth => "98",
    lp_pld => { #Structure Type: MemField;
      Name => "lp_pld",
      RegMem => "MemField",
      Description => "There are 3 kind of payloads:
1. narrow entries: {is-protected = 1'b0, is-narrow = 1'b1, narrow-entry(24b) x 4}
2. wide entries: {is-protected = 1'b0, is-narrow = 1'b0, wide-entry(48b) x 2}
3. entry is: {is-protected = 1'b1, protection-type(1), protection-path(1), protection-id(13), primary-entry(41), protected-entry(41)}",
      Width => "98",
      Position => "97:0", # Excel Formula: =calc_position(F305,E306,TRUE)
      DocName => "LpPld",
    },
  },
  slice0_native_frr_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_native_frr_table",
    RegMem => "Mem",
    Address => "1B00000", # Excel Formula: =calc_mem_address(C305,A305,G307,L307)
    Description => "slice[2]_native_frr_table",
    Width => "127", # Excel Formula: =calc_mem_width(E308:E308,M307,F308,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "Slice[2]NativeFrrTable",
    MemEntries => "256", # Excel Formula: =2^8
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,SampleReadAfterProt=2,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=5",
    Comments => "Latency is equalize to L2andL3-table-latency",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "119",
    frr_pld0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 8;
      Name => "frr_pld[n]",
      RegMem => "MemField",
      Description => "entry is: {protection-type(1), protection-path(1), protection-id(10), primary-entry(52), protected-entry(52)}",
      Width => "119",
      Position => "118:0", # Excel Formula: =calc_position(F307,E308,TRUE)
      DocName => "FrrPld[n]",
    },
  },
  slice1_native_frr_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_native_frr_table",
    RegMem => "Mem",
    Address => "1C00000",
    Description => "slice[2]_native_frr_table",
    Width => "127", # Excel Formula: =calc_mem_width(E308:E308,M307,F308,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "Slice[2]NativeFrrTable",
    MemEntries => "256", # Excel Formula: =2^8
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,SampleReadAfterProt=2,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=5",
    Comments => "Latency is equalize to L2andL3-table-latency",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "119",
    frr_pld1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 8;
      Name => "frr_pld[n]",
      RegMem => "MemField",
      Description => "entry is: {protection-type(1), protection-path(1), protection-id(10), primary-entry(52), protected-entry(52)}",
      Width => "119",
      Position => "118:0", # Excel Formula: =calc_position(F307,E308,TRUE)
      DocName => "FrrPld[n]",
    },
  },
  Slice0PathLbMemberTable => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "Slice[2]PathLbMemberTable",
    RegMem => "Mem",
    Address => "1B00000", # Excel Formula: =calc_mem_address(C307,A307,G309,L309)
    Description => "lb_path_db",
    Width => "29", # Excel Formula: =calc_mem_width(E310:E310,M309,F310,-1)
    Type => "DocOnly",
    UsedBy => "res",
    DocName => "Slice[2]PathLbMemberTable",
    MemEntries => "16384", # Excel Formula: =2^14
    MemWrapper => "EM",
    MemProtect => "None",
    AdditionalInfo => "KeyWidth=30,SourceIdWidth=1,NumberOfBanks=4,NumberOfCamEntries=32,NumberOfParallelBanks=4,VerifierSampleReadBeforeProt=2,VerifierSamplePhysicalMem=1,VerifierCpuReadAccess=Enabled,VerifierCpuWriteAccess=Enabled,VrfWriteActivityFactor=0,VrfReadActivityFactor=66,VldWriteActivityFactor=0,VldReadActivityFactor=66",
    Comments => "Key is according to lb-emdb-key-type:
0: key = {zeros(7), member-id(9), Group-ID(14)}
1: key = {LB-key(16), Group-id(14)}",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "29",
    path_lb_member_info0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 20;
      Name => "path_lb_member_info[n]",
      RegMem => "MemField",
      Description => "payload",
      Width => "29",
      Position => "28:0", # Excel Formula: =calc_position(F309,E310,TRUE)
      DocName => "PathLbMemberInfo[n]",
    },
  },
  Slice1PathLbMemberTable => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "Slice[2]PathLbMemberTable",
    RegMem => "Mem",
    Address => "1C00000",
    Description => "lb_path_db",
    Width => "29", # Excel Formula: =calc_mem_width(E310:E310,M309,F310,-1)
    Type => "DocOnly",
    UsedBy => "res",
    DocName => "Slice[2]PathLbMemberTable",
    MemEntries => "16384", # Excel Formula: =2^14
    MemWrapper => "EM",
    MemProtect => "None",
    AdditionalInfo => "KeyWidth=30,SourceIdWidth=1,NumberOfBanks=4,NumberOfCamEntries=32,NumberOfParallelBanks=4,VerifierSampleReadBeforeProt=2,VerifierSamplePhysicalMem=1,VerifierCpuReadAccess=Enabled,VerifierCpuWriteAccess=Enabled,VrfWriteActivityFactor=0,VrfReadActivityFactor=66,VldWriteActivityFactor=0,VldReadActivityFactor=66",
    Comments => "Key is according to lb-emdb-key-type:
0: key = {zeros(7), member-id(9), Group-ID(14)}
1: key = {LB-key(16), Group-id(14)}",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "29",
    path_lb_member_info1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 20;
      Name => "path_lb_member_info[n]",
      RegMem => "MemField",
      Description => "payload",
      Width => "29",
      Position => "28:0", # Excel Formula: =calc_position(F309,E310,TRUE)
      DocName => "PathLbMemberInfo[n]",
    },
  },
  path_tunnel_dlp_table => { #Structure Type: Mem;
    Name => "path_tunnel_dlp_table",
    RegMem => "Mem",
    Address => "1D00000", # Excel Formula: =calc_mem_address(C307,A307,G311,L311)
    Description => "path_tunnel_dlp_table",
    Width => "92", # Excel Formula: =calc_mem_width(E312:E312,M311,F312,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "PathTunnelDlpTable",
    MemEntries => "8192", # Excel Formula: =2^13
    MemWrapper => "2R1W Slow Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=3,SamplePhysicalMem=2,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66",
    MemLogicalWidth => "84",
    tunnel_dlp_pld => { #Structure Type: MemField;
      Name => "tunnel_dlp_pld",
      RegMem => "MemField",
      Description => "There are 3 kind of payloads:
1. narrow entries: {is-protected = 1'b0, is-narrow = 1'b1, narrow-entry(20b) x 4}
2. wide entries: {is-protected = 1'b0, is-narrow = 1'b0, wide-entry(40b) x 2}
3. entry is: {is-protected = 1'b1, protection-type(1), protection-path(1), protection-id(13), primary-entry(34), protected-entry(34)}",
      Width => "84",
      Position => "83:0", # Excel Formula: =calc_position(F311,E312,TRUE)
      DocName => "TunnelDlpPld",
    },
  },
  Slice0PortNppLbMemberTable => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "Slice[2]PortNppLbMemberTable",
    RegMem => "Mem",
    Address => "1D00000", # Excel Formula: =calc_mem_address(C311,A311,G313,L313)
    Description => "lb_npp_db",
    Width => "40", # Excel Formula: =calc_mem_width(E314:E314,M313,F314,-1)
    Type => "DocOnly",
    UsedBy => "res",
    DocName => "Slice[2]PortNppLbMemberTable",
    MemEntries => "8192", # Excel Formula: =2^13
    MemWrapper => "EM",
    MemProtect => "None",
    AdditionalInfo => "KeyWidth=30,SourceIdWidth=1,NumberOfBanks=4,NumberOfCamEntries=32,NumberOfParallelBanks=4,VerifierSampleReadBeforeProt=2,VerifierSamplePhysicalMem=1,VerifierCpuReadAccess=Enabled,VerifierCpuWriteAccess=Enabled,VrfWriteActivityFactor=0,VrfReadActivityFactor=100,VldWriteActivityFactor=0,VldReadActivityFactor=100",
    Comments => "Key is according to lb-emdb-key-type:
0: key = {zeros(7), member-id(9), Group-ID(14)}
1: key = {LB-key(16), Group-id(14)}",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "40",
    port_npp_lb_member_info0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 24;
      Name => "port_npp_lb_member_info[n]",
      RegMem => "MemField",
      Description => "payload",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F313,E314,TRUE)
      DocName => "PortNppLbMemberInfo[n]",
    },
  },
  Slice1PortNppLbMemberTable => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "Slice[2]PortNppLbMemberTable",
    RegMem => "Mem",
    Address => "1E00000",
    Description => "lb_npp_db",
    Width => "40", # Excel Formula: =calc_mem_width(E314:E314,M313,F314,-1)
    Type => "DocOnly",
    UsedBy => "res",
    DocName => "Slice[2]PortNppLbMemberTable",
    MemEntries => "8192", # Excel Formula: =2^13
    MemWrapper => "EM",
    MemProtect => "None",
    AdditionalInfo => "KeyWidth=30,SourceIdWidth=1,NumberOfBanks=4,NumberOfCamEntries=32,NumberOfParallelBanks=4,VerifierSampleReadBeforeProt=2,VerifierSamplePhysicalMem=1,VerifierCpuReadAccess=Enabled,VerifierCpuWriteAccess=Enabled,VrfWriteActivityFactor=0,VrfReadActivityFactor=100,VldWriteActivityFactor=0,VldReadActivityFactor=100",
    Comments => "Key is according to lb-emdb-key-type:
0: key = {zeros(7), member-id(9), Group-ID(14)}
1: key = {LB-key(16), Group-id(14)}",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "40",
    port_npp_lb_member_info1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 24;
      Name => "port_npp_lb_member_info[n]",
      RegMem => "MemField",
      Description => "payload",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F313,E314,TRUE)
      DocName => "PortNppLbMemberInfo[n]",
    },
  },
  slice0_port_npp_protection_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_port_npp_protection_table",
    RegMem => "Mem",
    Address => "1E00000", # Excel Formula: =calc_mem_address(C311,A311,G315,L315)
    Description => "npp_protection_table",
    Width => "100", # Excel Formula: =calc_mem_width(E316:E316,M315,F316,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "Slice[2]PortNppProtectionTable",
    MemEntries => "1024", # Excel Formula: =2^10
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "92",
    pld0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "pld[n]",
      RegMem => "MemField",
      Description => "entry is: {protection-type(1), protection-path(1), protection-id(10), primary-entry(40), protected-entry(40)}",
      Width => "92", # Excel Formula: =1+1+10+40*2
      Position => "91:0", # Excel Formula: =calc_position(F315,E316,TRUE)
      DocName => "Pld[n]",
    },
  },
  slice1_port_npp_protection_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_port_npp_protection_table",
    RegMem => "Mem",
    Address => "1F00000",
    Description => "npp_protection_table",
    Width => "100", # Excel Formula: =calc_mem_width(E316:E316,M315,F316,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "Slice[2]PortNppProtectionTable",
    MemEntries => "1024", # Excel Formula: =2^10
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "92",
    pld1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "pld[n]",
      RegMem => "MemField",
      Description => "entry is: {protection-type(1), protection-path(1), protection-id(10), primary-entry(40), protected-entry(40)}",
      Width => "92", # Excel Formula: =1+1+10+40*2
      Position => "91:0", # Excel Formula: =calc_position(F315,E316,TRUE)
      DocName => "Pld[n]",
    },
  },
  Slice0PortDspLbMemberTable => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "Slice[2]PortDspLbMemberTable",
    RegMem => "Mem",
    Address => "1E00000", # Excel Formula: =calc_mem_address(C315,A315,G317,L317)
    Description => "lb_dsp_db",
    Width => "15", # Excel Formula: =calc_mem_width(E318:E318,M317,F318,-1)
    Type => "DocOnly",
    UsedBy => "res",
    DocName => "Slice[2]PortDspLbMemberTable",
    MemEntries => "12288", # Excel Formula: =2^13 + 2^12
    MemWrapper => "EM",
    MemProtect => "None",
    AdditionalInfo => "KeyWidth=30,SourceIdWidth=1,NumberOfBanks=3,NumberOfCamEntries=32,NumberOfParallelBanks=3,VerifierSampleReadBeforeProt=2,VerifierSamplePhysicalMem=1,VerifierCpuReadAccess=Enabled,VerifierCpuWriteAccess=Enabled,VrfWriteActivityFactor=0,VrfReadActivityFactor=100,VldWriteActivityFactor=0,VldReadActivityFactor=100",
    Comments => "Key is according to lb-emdb-key-type:
0: key = {zeros(7), member-id(9), Group-ID(14)}
1: key = {LB-key(16), Group-id(14)}",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "15",
    port_dsp_lb_member_info0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 24;
      Name => "port_dsp_lb_member_info[n]",
      RegMem => "MemField",
      Description => "payload",
      Width => "15",
      Position => "14:0", # Excel Formula: =calc_position(F317,E318,TRUE)
      DocName => "PortDspLbMemberInfo[n]",
    },
  },
  Slice1PortDspLbMemberTable => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "Slice[2]PortDspLbMemberTable",
    RegMem => "Mem",
    Address => "1F00000",
    Description => "lb_dsp_db",
    Width => "15", # Excel Formula: =calc_mem_width(E318:E318,M317,F318,-1)
    Type => "DocOnly",
    UsedBy => "res",
    DocName => "Slice[2]PortDspLbMemberTable",
    MemEntries => "12288", # Excel Formula: =2^13 + 2^12
    MemWrapper => "EM",
    MemProtect => "None",
    AdditionalInfo => "KeyWidth=30,SourceIdWidth=1,NumberOfBanks=3,NumberOfCamEntries=32,NumberOfParallelBanks=3,VerifierSampleReadBeforeProt=2,VerifierSamplePhysicalMem=1,VerifierCpuReadAccess=Enabled,VerifierCpuWriteAccess=Enabled,VrfWriteActivityFactor=0,VrfReadActivityFactor=100,VldWriteActivityFactor=0,VldReadActivityFactor=100",
    Comments => "Key is according to lb-emdb-key-type:
0: key = {zeros(7), member-id(9), Group-ID(14)}
1: key = {LB-key(16), Group-id(14)}",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "15",
    port_dsp_lb_member_info1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 24;
      Name => "port_dsp_lb_member_info[n]",
      RegMem => "MemField",
      Description => "payload",
      Width => "15",
      Position => "14:0", # Excel Formula: =calc_position(F317,E318,TRUE)
      DocName => "PortDspLbMemberInfo[n]",
    },
  },
  slice0_native_lb_group_size_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_native_lb_group_size_table",
    RegMem => "Mem",
    Address => "2000000", # Excel Formula: =calc_mem_address(C315,A315,G319,L319)
    Description => "Native-LB-Group-Size-Table:
If:
  payload.enable-consistence == 1'b1 && 
  (consistence-regs.valid == 1'b1) && 
  (consistence-regs.group-id == in-group-id) than
Consistence logic is done for the member-id-calculation
Else:
Regular member-id-calculation (according to payload.group-size and in-lb-key)",
    Width => "15", # Excel Formula: =calc_mem_width(E320:E321,M319,F321,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "Slice[2]NativeLbGroupSizeTable",
    MemEntries => "8192", # Excel Formula: =2^calc_field_width_define("RES_L2_DLPA_OR_ECMP_WIDTH")
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "10",
    enable_consistence0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 19;
      Name => "enable_consistence[n]",
      RegMem => "MemField",
      Description => "payload.enable_consistence",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F319,E320,TRUE)
      DocName => "EnableConsistence[n]",
    },
    group_size0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "group_size[n]",
      RegMem => "MemField",
      Description => "payload.group-size",
      Width => "9", # Excel Formula: =calc_field_width_define("RES_LB_GROUP_SIZE_WIDTH")
      Position => "9:1", # Excel Formula: =calc_position(F320,E321)
      DocName => "GroupSize[n]",
    },
  },
  slice1_native_lb_group_size_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_native_lb_group_size_table",
    RegMem => "Mem",
    Address => "2100000",
    Description => "Native-LB-Group-Size-Table:
If:
  payload.enable-consistence == 1'b1 && 
  (consistence-regs.valid == 1'b1) && 
  (consistence-regs.group-id == in-group-id) than
Consistence logic is done for the member-id-calculation
Else:
Regular member-id-calculation (according to payload.group-size and in-lb-key)",
    Width => "15", # Excel Formula: =calc_mem_width(E320:E321,M319,F321,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "Slice[2]NativeLbGroupSizeTable",
    MemEntries => "8192", # Excel Formula: =2^calc_field_width_define("RES_L2_DLPA_OR_ECMP_WIDTH")
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "10",
    enable_consistence1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 19;
      Name => "enable_consistence[n]",
      RegMem => "MemField",
      Description => "payload.enable_consistence",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F319,E320,TRUE)
      DocName => "EnableConsistence[n]",
    },
    group_size1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "group_size[n]",
      RegMem => "MemField",
      Description => "payload.group-size",
      Width => "9", # Excel Formula: =calc_field_width_define("RES_LB_GROUP_SIZE_WIDTH")
      Position => "9:1", # Excel Formula: =calc_position(F320,E321)
      DocName => "GroupSize[n]",
    },
  },
  slice0_native_lb_consistence_cache_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_native_lb_consistence_cache_table",
    RegMem => "Mem",
    Address => "2200000", # Excel Formula: =calc_mem_address(C319,A319,G322,L322)
    Description => "lb_native_consistence_cache_table",
    Width => "26", # Excel Formula: =calc_mem_width(E323:E325,M322,F325,-1)
    Type => "Dynamic",
    UsedBy => "res",
    DocName => "Slice[2]NativeLbConsistenceCacheTable",
    MemEntries => "4096", # Excel Formula: =2^calc_field_width_define("RES_REDUCED_LB_KEY_WIDTH")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,DisableSameAddressErr=Enabled,WriteActivityFactor=66,ReadActivityFactor=66",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "20",
    valid0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "valid[n]",
      RegMem => "MemField",
      Description => "when set, the cache-member-id is valid",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F322,E323,TRUE)
      DocName => "Valid[n]",
    },
    cache_member_id0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 16;
      Name => "cache_member_id[n]",
      RegMem => "MemField",
      Description => "cache member-id",
      Width => "9", # Excel Formula: =calc_field_width_define("RES_LB_GROUP_SIZE_WIDTH")
      Position => "9:1", # Excel Formula: =calc_position(F323,E324)
      DocName => "CacheMemberId[n]",
    },
    time_stamp0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "time_stamp[n]",
      RegMem => "MemField",
      Description => "stored-time-stamp - scale is according to cfg-consistence_cache_clock_offset",
      Width => "10", # Excel Formula: = calc_field_width_define("RES_LB_CONSISTENCE_CACHE_TS_WIDTH")
      Position => "19:10", # Excel Formula: =calc_position(F324,E325)
      DocName => "TimeStamp[n]",
    },
  },
  slice1_native_lb_consistence_cache_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_native_lb_consistence_cache_table",
    RegMem => "Mem",
    Address => "2300000",
    Description => "lb_native_consistence_cache_table",
    Width => "26", # Excel Formula: =calc_mem_width(E323:E325,M322,F325,-1)
    Type => "Dynamic",
    UsedBy => "res",
    DocName => "Slice[2]NativeLbConsistenceCacheTable",
    MemEntries => "4096", # Excel Formula: =2^calc_field_width_define("RES_REDUCED_LB_KEY_WIDTH")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,DisableSameAddressErr=Enabled,WriteActivityFactor=66,ReadActivityFactor=66",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "20",
    valid1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "valid[n]",
      RegMem => "MemField",
      Description => "when set, the cache-member-id is valid",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F322,E323,TRUE)
      DocName => "Valid[n]",
    },
    cache_member_id1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 16;
      Name => "cache_member_id[n]",
      RegMem => "MemField",
      Description => "cache member-id",
      Width => "9", # Excel Formula: =calc_field_width_define("RES_LB_GROUP_SIZE_WIDTH")
      Position => "9:1", # Excel Formula: =calc_position(F323,E324)
      DocName => "CacheMemberId[n]",
    },
    time_stamp1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "time_stamp[n]",
      RegMem => "MemField",
      Description => "stored-time-stamp - scale is according to cfg-consistence_cache_clock_offset",
      Width => "10", # Excel Formula: = calc_field_width_define("RES_LB_CONSISTENCE_CACHE_TS_WIDTH")
      Position => "19:10", # Excel Formula: =calc_position(F324,E325)
      DocName => "TimeStamp[n]",
    },
  },
  slice0_path_lb_group_size_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_path_lb_group_size_table",
    RegMem => "Mem",
    Address => "2400000", # Excel Formula: =calc_mem_address(C322,A322,G326,L326)
    Description => "Path-LB-Group-Size-Table:
If:
  payload.enable-consistence == 1'b1 && 
  (consistence-regs.valid == 1'b1) && 
  (consistence-regs.group-id == in-group-id) than
Consistence logic is done for the member-id-calculation
Else:
Regular member-id-calculation (according to payload.group-size and in-lb-key)",
    Width => "15", # Excel Formula: =calc_mem_width(E327:E328,M326,F328,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "Slice[2]PathLbGroupSizeTable",
    MemEntries => "8192", # Excel Formula: =2^calc_field_width_define("RES_TUNNEL_ECMP_WIDTH")
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "10",
    enable_consistence0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 19;
      Name => "enable_consistence[n]",
      RegMem => "MemField",
      Description => "payload.enable_consistence",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F326,E327,TRUE)
      DocName => "EnableConsistence[n]",
    },
    group_size0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "group_size[n]",
      RegMem => "MemField",
      Description => "payload.group-size",
      Width => "9", # Excel Formula: =calc_field_width_define("RES_LB_GROUP_SIZE_WIDTH")
      Position => "9:1", # Excel Formula: =calc_position(F327,E328)
      DocName => "GroupSize[n]",
    },
  },
  slice1_path_lb_group_size_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_path_lb_group_size_table",
    RegMem => "Mem",
    Address => "2500000",
    Description => "Path-LB-Group-Size-Table:
If:
  payload.enable-consistence == 1'b1 && 
  (consistence-regs.valid == 1'b1) && 
  (consistence-regs.group-id == in-group-id) than
Consistence logic is done for the member-id-calculation
Else:
Regular member-id-calculation (according to payload.group-size and in-lb-key)",
    Width => "15", # Excel Formula: =calc_mem_width(E327:E328,M326,F328,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "Slice[2]PathLbGroupSizeTable",
    MemEntries => "8192", # Excel Formula: =2^calc_field_width_define("RES_TUNNEL_ECMP_WIDTH")
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "10",
    enable_consistence1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 19;
      Name => "enable_consistence[n]",
      RegMem => "MemField",
      Description => "payload.enable_consistence",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F326,E327,TRUE)
      DocName => "EnableConsistence[n]",
    },
    group_size1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "group_size[n]",
      RegMem => "MemField",
      Description => "payload.group-size",
      Width => "9", # Excel Formula: =calc_field_width_define("RES_LB_GROUP_SIZE_WIDTH")
      Position => "9:1", # Excel Formula: =calc_position(F327,E328)
      DocName => "GroupSize[n]",
    },
  },
  slice0_path_lb_consistence_cache_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_path_lb_consistence_cache_table",
    RegMem => "Mem",
    Address => "2600000", # Excel Formula: =calc_mem_address(C326,A326,G329,L329)
    Description => "lb_path_consistence_cache_table",
    Width => "26", # Excel Formula: =calc_mem_width(E330:E332,M329,F332,-1)
    Type => "Dynamic",
    UsedBy => "res",
    DocName => "Slice[2]PathLbConsistenceCacheTable",
    MemEntries => "4096", # Excel Formula: =2^calc_field_width_define("RES_REDUCED_LB_KEY_WIDTH")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,DisableSameAddressErr=Enabled,WriteActivityFactor=66,ReadActivityFactor=66",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "20",
    valid0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "valid[n]",
      RegMem => "MemField",
      Description => "when set, the cache-member-id is valid",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F329,E330,TRUE)
      DocName => "Valid[n]",
    },
    cache_member_id0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 16;
      Name => "cache_member_id[n]",
      RegMem => "MemField",
      Description => "cache member-id",
      Width => "9", # Excel Formula: =calc_field_width_define("RES_LB_GROUP_SIZE_WIDTH")
      Position => "9:1", # Excel Formula: =calc_position(F330,E331)
      DocName => "CacheMemberId[n]",
    },
    time_stamp0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "time_stamp[n]",
      RegMem => "MemField",
      Description => "stored-time-stamp - scale is according to cfg-consistence_cache_clock_offset",
      Width => "10", # Excel Formula: = calc_field_width_define("RES_LB_CONSISTENCE_CACHE_TS_WIDTH")
      Position => "19:10", # Excel Formula: =calc_position(F331,E332)
      DocName => "TimeStamp[n]",
    },
  },
  slice1_path_lb_consistence_cache_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_path_lb_consistence_cache_table",
    RegMem => "Mem",
    Address => "2700000",
    Description => "lb_path_consistence_cache_table",
    Width => "26", # Excel Formula: =calc_mem_width(E330:E332,M329,F332,-1)
    Type => "Dynamic",
    UsedBy => "res",
    DocName => "Slice[2]PathLbConsistenceCacheTable",
    MemEntries => "4096", # Excel Formula: =2^calc_field_width_define("RES_REDUCED_LB_KEY_WIDTH")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,DisableSameAddressErr=Enabled,WriteActivityFactor=66,ReadActivityFactor=66",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "20",
    valid1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "valid[n]",
      RegMem => "MemField",
      Description => "when set, the cache-member-id is valid",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F329,E330,TRUE)
      DocName => "Valid[n]",
    },
    cache_member_id1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 16;
      Name => "cache_member_id[n]",
      RegMem => "MemField",
      Description => "cache member-id",
      Width => "9", # Excel Formula: =calc_field_width_define("RES_LB_GROUP_SIZE_WIDTH")
      Position => "9:1", # Excel Formula: =calc_position(F330,E331)
      DocName => "CacheMemberId[n]",
    },
    time_stamp1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "time_stamp[n]",
      RegMem => "MemField",
      Description => "stored-time-stamp - scale is according to cfg-consistence_cache_clock_offset",
      Width => "10", # Excel Formula: = calc_field_width_define("RES_LB_CONSISTENCE_CACHE_TS_WIDTH")
      Position => "19:10", # Excel Formula: =calc_position(F331,E332)
      DocName => "TimeStamp[n]",
    },
  },
  slice0_port_npp_lb_group_size_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_port_npp_lb_group_size_table",
    RegMem => "Mem",
    Address => "2800000", # Excel Formula: =calc_mem_address(C329,A329,G333,L333)
    Description => "Port-NPP-LB-Group-Size-Table:
If:
  payload.enable-consistence == 1'b1 && 
  (consistence-regs.valid == 1'b1) && 
  (consistence-regs.group-id == in-group-id) than
Consistence logic is done for the member-id-calculation
Else:
Regular member-id-calculation (according to payload.group-size and in-lb-key)",
    Width => "15", # Excel Formula: =calc_mem_width(E334:E335,M333,F335,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "Slice[2]PortNppLbGroupSizeTable",
    MemEntries => "8192", # Excel Formula: =2^calc_field_width_define("RES_NPP_LB_GROUP_ID_WIDTH")
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "10",
    enable_consistence0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 19;
      Name => "enable_consistence[n]",
      RegMem => "MemField",
      Description => "payload.enable_consistence",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F333,E334,TRUE)
      DocName => "EnableConsistence[n]",
    },
    group_size0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "group_size[n]",
      RegMem => "MemField",
      Description => "payload.group-size",
      Width => "9", # Excel Formula: =calc_field_width_define("RES_LB_GROUP_SIZE_WIDTH")
      Position => "9:1", # Excel Formula: =calc_position(F334,E335)
      DocName => "GroupSize[n]",
    },
  },
  slice1_port_npp_lb_group_size_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_port_npp_lb_group_size_table",
    RegMem => "Mem",
    Address => "2900000",
    Description => "Port-NPP-LB-Group-Size-Table:
If:
  payload.enable-consistence == 1'b1 && 
  (consistence-regs.valid == 1'b1) && 
  (consistence-regs.group-id == in-group-id) than
Consistence logic is done for the member-id-calculation
Else:
Regular member-id-calculation (according to payload.group-size and in-lb-key)",
    Width => "15", # Excel Formula: =calc_mem_width(E334:E335,M333,F335,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "Slice[2]PortNppLbGroupSizeTable",
    MemEntries => "8192", # Excel Formula: =2^calc_field_width_define("RES_NPP_LB_GROUP_ID_WIDTH")
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "10",
    enable_consistence1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 19;
      Name => "enable_consistence[n]",
      RegMem => "MemField",
      Description => "payload.enable_consistence",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F333,E334,TRUE)
      DocName => "EnableConsistence[n]",
    },
    group_size1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "group_size[n]",
      RegMem => "MemField",
      Description => "payload.group-size",
      Width => "9", # Excel Formula: =calc_field_width_define("RES_LB_GROUP_SIZE_WIDTH")
      Position => "9:1", # Excel Formula: =calc_position(F334,E335)
      DocName => "GroupSize[n]",
    },
  },
  slice0_port_npp_lb_consistence_cache_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_port_npp_lb_consistence_cache_table",
    RegMem => "Mem",
    Address => "2A00000", # Excel Formula: =calc_mem_address(C333,A333,G336,L336)
    Description => "lb_port_npp_consistence_cache_table",
    Width => "26", # Excel Formula: =calc_mem_width(E337:E339,M336,F339,-1)
    Type => "Dynamic",
    UsedBy => "res",
    DocName => "Slice[2]PortNppLbConsistenceCacheTable",
    MemEntries => "4096", # Excel Formula: =2^calc_field_width_define("RES_REDUCED_LB_KEY_WIDTH")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,DisableSameAddressErr=Enabled,WriteActivityFactor=100,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "20",
    valid0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "valid[n]",
      RegMem => "MemField",
      Description => "when set, the cache-member-id is valid",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F336,E337,TRUE)
      DocName => "Valid[n]",
    },
    cache_member_id0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 16;
      Name => "cache_member_id[n]",
      RegMem => "MemField",
      Description => "cache member-id",
      Width => "9", # Excel Formula: =calc_field_width_define("RES_LB_GROUP_SIZE_WIDTH")
      Position => "9:1", # Excel Formula: =calc_position(F337,E338)
      DocName => "CacheMemberId[n]",
    },
    time_stamp0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "time_stamp[n]",
      RegMem => "MemField",
      Description => "stored-time-stamp - scale is according to cfg-consistence_cache_clock_offset",
      Width => "10", # Excel Formula: = calc_field_width_define("RES_LB_CONSISTENCE_CACHE_TS_WIDTH")
      Position => "19:10", # Excel Formula: =calc_position(F338,E339)
      DocName => "TimeStamp[n]",
    },
  },
  slice1_port_npp_lb_consistence_cache_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_port_npp_lb_consistence_cache_table",
    RegMem => "Mem",
    Address => "2B00000",
    Description => "lb_port_npp_consistence_cache_table",
    Width => "26", # Excel Formula: =calc_mem_width(E337:E339,M336,F339,-1)
    Type => "Dynamic",
    UsedBy => "res",
    DocName => "Slice[2]PortNppLbConsistenceCacheTable",
    MemEntries => "4096", # Excel Formula: =2^calc_field_width_define("RES_REDUCED_LB_KEY_WIDTH")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,DisableSameAddressErr=Enabled,WriteActivityFactor=100,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "20",
    valid1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "valid[n]",
      RegMem => "MemField",
      Description => "when set, the cache-member-id is valid",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F336,E337,TRUE)
      DocName => "Valid[n]",
    },
    cache_member_id1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 16;
      Name => "cache_member_id[n]",
      RegMem => "MemField",
      Description => "cache member-id",
      Width => "9", # Excel Formula: =calc_field_width_define("RES_LB_GROUP_SIZE_WIDTH")
      Position => "9:1", # Excel Formula: =calc_position(F337,E338)
      DocName => "CacheMemberId[n]",
    },
    time_stamp1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "time_stamp[n]",
      RegMem => "MemField",
      Description => "stored-time-stamp - scale is according to cfg-consistence_cache_clock_offset",
      Width => "10", # Excel Formula: = calc_field_width_define("RES_LB_CONSISTENCE_CACHE_TS_WIDTH")
      Position => "19:10", # Excel Formula: =calc_position(F338,E339)
      DocName => "TimeStamp[n]",
    },
  },
  slice0_port_dsp_lb_group_size_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_port_dsp_lb_group_size_table",
    RegMem => "Mem",
    Address => "2C00000", # Excel Formula: =calc_mem_address(C336,A336,G340,L340)
    Description => "Port-DSP-LB-Group-Size-Table:
If:
  payload.enable-consistence == 1'b1 && 
  (consistence-regs.valid == 1'b1) && 
  (consistence-regs.group-id == in-group-id) than
Consistence logic is done for the member-id-calculation
Else:
Regular member-id-calculation (according to payload.group-size and in-lb-key)",
    Width => "15", # Excel Formula: =calc_mem_width(E341:E342,M340,F342,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "Slice[2]PortDspLbGroupSizeTable",
    MemEntries => "8192", # Excel Formula: =2^calc_field_width_define("RES_DSPA_WIDTH")
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "10",
    enable_consistence0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 19;
      Name => "enable_consistence[n]",
      RegMem => "MemField",
      Description => "payload.enable_consistence",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F340,E341,TRUE)
      DocName => "EnableConsistence[n]",
    },
    group_size0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "group_size[n]",
      RegMem => "MemField",
      Description => "payload.group-size",
      Width => "9", # Excel Formula: =calc_field_width_define("RES_LB_GROUP_SIZE_WIDTH")
      Position => "9:1", # Excel Formula: =calc_position(F341,E342)
      DocName => "GroupSize[n]",
    },
  },
  slice1_port_dsp_lb_group_size_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_port_dsp_lb_group_size_table",
    RegMem => "Mem",
    Address => "2D00000",
    Description => "Port-DSP-LB-Group-Size-Table:
If:
  payload.enable-consistence == 1'b1 && 
  (consistence-regs.valid == 1'b1) && 
  (consistence-regs.group-id == in-group-id) than
Consistence logic is done for the member-id-calculation
Else:
Regular member-id-calculation (according to payload.group-size and in-lb-key)",
    Width => "15", # Excel Formula: =calc_mem_width(E341:E342,M340,F342,-1)
    Type => "Config",
    UsedBy => "res",
    DocName => "Slice[2]PortDspLbGroupSizeTable",
    MemEntries => "8192", # Excel Formula: =2^calc_field_width_define("RES_DSPA_WIDTH")
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "10",
    enable_consistence1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 19;
      Name => "enable_consistence[n]",
      RegMem => "MemField",
      Description => "payload.enable_consistence",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F340,E341,TRUE)
      DocName => "EnableConsistence[n]",
    },
    group_size1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "group_size[n]",
      RegMem => "MemField",
      Description => "payload.group-size",
      Width => "9", # Excel Formula: =calc_field_width_define("RES_LB_GROUP_SIZE_WIDTH")
      Position => "9:1", # Excel Formula: =calc_position(F341,E342)
      DocName => "GroupSize[n]",
    },
  },
  slice0_port_dsp_lb_consistence_cache_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
    Name => "slice[2]_port_dsp_lb_consistence_cache_table",
    RegMem => "Mem",
    Address => "2E00000", # Excel Formula: =calc_mem_address(C340,A340,G343,L343)
    Description => "lb_port_dsp_consistence_cache_table",
    Width => "26", # Excel Formula: =calc_mem_width(E344:E346,M343,F346,-1)
    Type => "Dynamic",
    UsedBy => "res",
    DocName => "Slice[2]PortDspLbConsistenceCacheTable",
    MemEntries => "4096", # Excel Formula: =2^calc_field_width_define("RES_REDUCED_LB_KEY_WIDTH")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,DisableSameAddressErr=Enabled,WriteActivityFactor=100,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "20",
    valid0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "valid[n]",
      RegMem => "MemField",
      Description => "when set, the cache-member-id is valid",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F343,E344,TRUE)
      DocName => "Valid[n]",
    },
    cache_member_id0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 16;
      Name => "cache_member_id[n]",
      RegMem => "MemField",
      Description => "cache member-id",
      Width => "9", # Excel Formula: =calc_field_width_define("RES_LB_GROUP_SIZE_WIDTH")
      Position => "9:1", # Excel Formula: =calc_position(F344,E345)
      DocName => "CacheMemberId[n]",
    },
    time_stamp0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "time_stamp[n]",
      RegMem => "MemField",
      Description => "stored-time-stamp - scale is according to cfg-consistence_cache_clock_offset",
      Width => "10", # Excel Formula: = calc_field_width_define("RES_LB_CONSISTENCE_CACHE_TS_WIDTH")
      Position => "19:10", # Excel Formula: =calc_position(F345,E346)
      DocName => "TimeStamp[n]",
    },
  },
  slice1_port_dsp_lb_consistence_cache_table => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
    Name => "slice[2]_port_dsp_lb_consistence_cache_table",
    RegMem => "Mem",
    Address => "2F00000",
    Description => "lb_port_dsp_consistence_cache_table",
    Width => "26", # Excel Formula: =calc_mem_width(E344:E346,M343,F346,-1)
    Type => "Dynamic",
    UsedBy => "res",
    DocName => "Slice[2]PortDspLbConsistenceCacheTable",
    MemEntries => "4096", # Excel Formula: =2^calc_field_width_define("RES_REDUCED_LB_KEY_WIDTH")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,DisableSameAddressErr=Enabled,WriteActivityFactor=100,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "20",
    valid1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "valid[n]",
      RegMem => "MemField",
      Description => "when set, the cache-member-id is valid",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F343,E344,TRUE)
      DocName => "Valid[n]",
    },
    cache_member_id1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 16;
      Name => "cache_member_id[n]",
      RegMem => "MemField",
      Description => "cache member-id",
      Width => "9", # Excel Formula: =calc_field_width_define("RES_LB_GROUP_SIZE_WIDTH")
      Position => "9:1", # Excel Formula: =calc_position(F344,E345)
      DocName => "CacheMemberId[n]",
    },
    time_stamp1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "time_stamp[n]",
      RegMem => "MemField",
      Description => "stored-time-stamp - scale is according to cfg-consistence_cache_clock_offset",
      Width => "10", # Excel Formula: = calc_field_width_define("RES_LB_CONSISTENCE_CACHE_TS_WIDTH")
      Position => "19:10", # Excel Formula: =calc_position(F345,E346)
      DocName => "TimeStamp[n]",
    },
  },
  SliceNativeLbMemberTableVerifier0 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 33; Skip Register;
    Name => "SliceNativeLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "3000000", # Excel Formula: =calc_mem_address(C343,A343,G347,L347)
    Width => "76", # Excel Formula: =calc_mem_width(E348:E348,M347,F348,-1)
    Type => "Dynamic",
    UsedBy => "SliceNativeLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=3,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "0",
    MemLogicalWidth => "76",
    SliceNativeLbMemberTableVerifier0Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 33;
      Name => "SliceNativeLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "76",
      Position => "75:0", # Excel Formula: =calc_position(F347,E348,TRUE)
    },
  },
  SliceNativeLbMemberTableVerifier1 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 33; Skip Register;
    Name => "SliceNativeLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "3100000",
    Width => "76", # Excel Formula: =calc_mem_width(E348:E348,M347,F348,-1)
    Type => "Dynamic",
    UsedBy => "SliceNativeLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=3,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "1",
    MemLogicalWidth => "76",
    SliceNativeLbMemberTableVerifier1Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 33;
      Name => "SliceNativeLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "76",
      Position => "75:0", # Excel Formula: =calc_position(F347,E348,TRUE)
    },
  },
  SliceNativeLbMemberTableVerifier2 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 33; Skip Register;
    Name => "SliceNativeLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "3200000",
    Width => "76", # Excel Formula: =calc_mem_width(E348:E348,M347,F348,-1)
    Type => "Dynamic",
    UsedBy => "SliceNativeLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=3,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "2",
    MemLogicalWidth => "76",
    SliceNativeLbMemberTableVerifier2Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 33;
      Name => "SliceNativeLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "76",
      Position => "75:0", # Excel Formula: =calc_position(F347,E348,TRUE)
    },
  },
  SliceNativeLbMemberTableVerifier3 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 33; Skip Register;
    Name => "SliceNativeLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "3300000",
    Width => "76", # Excel Formula: =calc_mem_width(E348:E348,M347,F348,-1)
    Type => "Dynamic",
    UsedBy => "SliceNativeLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=3,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "3",
    MemLogicalWidth => "76",
    SliceNativeLbMemberTableVerifier3Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 33;
      Name => "SliceNativeLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "76",
      Position => "75:0", # Excel Formula: =calc_position(F347,E348,TRUE)
    },
  },
  SliceNativeLbMemberTableVerifier4 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 33; Skip Register;
    Name => "SliceNativeLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "3400000",
    Width => "76", # Excel Formula: =calc_mem_width(E348:E348,M347,F348,-1)
    Type => "Dynamic",
    UsedBy => "SliceNativeLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=3,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "4",
    MemLogicalWidth => "76",
    SliceNativeLbMemberTableVerifier4Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 33;
      Name => "SliceNativeLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "76",
      Position => "75:0", # Excel Formula: =calc_position(F347,E348,TRUE)
    },
  },
  SliceNativeLbMemberTableVerifier5 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 33; Skip Register;
    Name => "SliceNativeLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "3500000",
    Width => "76", # Excel Formula: =calc_mem_width(E348:E348,M347,F348,-1)
    Type => "Dynamic",
    UsedBy => "SliceNativeLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=3,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "5",
    MemLogicalWidth => "76",
    SliceNativeLbMemberTableVerifier5Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 33;
      Name => "SliceNativeLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "76",
      Position => "75:0", # Excel Formula: =calc_position(F347,E348,TRUE)
    },
  },
  SliceNativeLbMemberTableVerifier6 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 33; Skip Register;
    Name => "SliceNativeLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "3600000",
    Width => "76", # Excel Formula: =calc_mem_width(E348:E348,M347,F348,-1)
    Type => "Dynamic",
    UsedBy => "SliceNativeLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=3,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "6",
    MemLogicalWidth => "76",
    SliceNativeLbMemberTableVerifier6Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 33;
      Name => "SliceNativeLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "76",
      Position => "75:0", # Excel Formula: =calc_position(F347,E348,TRUE)
    },
  },
  SliceNativeLbMemberTableVerifier7 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 33; Skip Register;
    Name => "SliceNativeLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "3700000",
    Width => "76", # Excel Formula: =calc_mem_width(E348:E348,M347,F348,-1)
    Type => "Dynamic",
    UsedBy => "SliceNativeLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=3,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "7",
    MemLogicalWidth => "76",
    SliceNativeLbMemberTableVerifier7Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 33;
      Name => "SliceNativeLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "76",
      Position => "75:0", # Excel Formula: =calc_position(F347,E348,TRUE)
    },
  },
  SliceNativeLbMemberTablePerBankReg0 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 35; Skip Register;
    Name => "SliceNativeLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "122", # Excel Formula: =calc_reg_address(C97,A97,G97)
    Width => "62", # Excel Formula: =calc_reg_width(E350:E352,F352)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "0",
    SliceNativeLbMemberTableActiveBanks0 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 36;
      Name => "SliceNativeLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F349,E350,TRUE)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "d1",
    },
    SliceNativeLbMemberTableHashKey0 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 32;
      Name => "SliceNativeLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F350,E351)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
    SliceNativeLbMemberTableUsePrimitiveCrc0 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 40;
      Name => "SliceNativeLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F351,E352)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SliceNativeLbMemberTablePerBankReg1 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 35; Skip Register;
    Name => "SliceNativeLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "123",
    Width => "62", # Excel Formula: =calc_reg_width(E350:E352,F352)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "1",
    SliceNativeLbMemberTableActiveBanks1 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 36;
      Name => "SliceNativeLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F349,E350,TRUE)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "d1",
    },
    SliceNativeLbMemberTableHashKey1 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 32;
      Name => "SliceNativeLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F350,E351)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
    SliceNativeLbMemberTableUsePrimitiveCrc1 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 40;
      Name => "SliceNativeLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F351,E352)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SliceNativeLbMemberTablePerBankReg2 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 35; Skip Register;
    Name => "SliceNativeLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "124",
    Width => "62", # Excel Formula: =calc_reg_width(E350:E352,F352)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "2",
    SliceNativeLbMemberTableActiveBanks2 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 36;
      Name => "SliceNativeLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F349,E350,TRUE)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "d1",
    },
    SliceNativeLbMemberTableHashKey2 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 32;
      Name => "SliceNativeLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F350,E351)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
    SliceNativeLbMemberTableUsePrimitiveCrc2 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 40;
      Name => "SliceNativeLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F351,E352)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SliceNativeLbMemberTablePerBankReg3 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 35; Skip Register;
    Name => "SliceNativeLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "125",
    Width => "62", # Excel Formula: =calc_reg_width(E350:E352,F352)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "3",
    SliceNativeLbMemberTableActiveBanks3 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 36;
      Name => "SliceNativeLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F349,E350,TRUE)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "d1",
    },
    SliceNativeLbMemberTableHashKey3 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 32;
      Name => "SliceNativeLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F350,E351)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
    SliceNativeLbMemberTableUsePrimitiveCrc3 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 40;
      Name => "SliceNativeLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F351,E352)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SliceNativeLbMemberTablePerBankReg4 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 35; Skip Register;
    Name => "SliceNativeLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "126",
    Width => "62", # Excel Formula: =calc_reg_width(E350:E352,F352)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "4",
    SliceNativeLbMemberTableActiveBanks4 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 36;
      Name => "SliceNativeLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F349,E350,TRUE)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "d1",
    },
    SliceNativeLbMemberTableHashKey4 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 32;
      Name => "SliceNativeLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F350,E351)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
    SliceNativeLbMemberTableUsePrimitiveCrc4 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 40;
      Name => "SliceNativeLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F351,E352)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SliceNativeLbMemberTablePerBankReg5 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 35; Skip Register;
    Name => "SliceNativeLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "127",
    Width => "62", # Excel Formula: =calc_reg_width(E350:E352,F352)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "5",
    SliceNativeLbMemberTableActiveBanks5 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 36;
      Name => "SliceNativeLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F349,E350,TRUE)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "d1",
    },
    SliceNativeLbMemberTableHashKey5 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 32;
      Name => "SliceNativeLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F350,E351)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
    SliceNativeLbMemberTableUsePrimitiveCrc5 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 40;
      Name => "SliceNativeLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F351,E352)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SliceNativeLbMemberTablePerBankReg6 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 35; Skip Register;
    Name => "SliceNativeLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "128",
    Width => "62", # Excel Formula: =calc_reg_width(E350:E352,F352)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "6",
    SliceNativeLbMemberTableActiveBanks6 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 36;
      Name => "SliceNativeLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F349,E350,TRUE)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "d1",
    },
    SliceNativeLbMemberTableHashKey6 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 32;
      Name => "SliceNativeLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F350,E351)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
    SliceNativeLbMemberTableUsePrimitiveCrc6 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 40;
      Name => "SliceNativeLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F351,E352)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SliceNativeLbMemberTablePerBankReg7 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 35; Skip Register;
    Name => "SliceNativeLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "129",
    Width => "62", # Excel Formula: =calc_reg_width(E350:E352,F352)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "7",
    SliceNativeLbMemberTableActiveBanks7 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 36;
      Name => "SliceNativeLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F349,E350,TRUE)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "d1",
    },
    SliceNativeLbMemberTableHashKey7 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 32;
      Name => "SliceNativeLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F350,E351)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
    SliceNativeLbMemberTableUsePrimitiveCrc7 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 40;
      Name => "SliceNativeLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F351,E352)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SliceNativeLbMemberTablePerEmReg0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 33; Skip Register;
    Name => "SliceNativeLbMemberTablePerEmReg[2]",
    RegMem => "Reg",
    Address => "12A", # Excel Formula: =calc_reg_address(C349,A349,G349)
    Width => "33", # Excel Formula: =calc_reg_width(E354:E356,F356)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    SliceNativeLbMemberTableKeyWidth0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 33;
      Name => "SliceNativeLbMemberTableKeyWidth[n]",
      RegMem => "RegField",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F353,E354,TRUE)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
    SliceNativeLbMemberTableAutoBubbleReq0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 38;
      Name => "SliceNativeLbMemberTableAutoBubbleReq[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "16", # Excel Formula: =calc_position(F354,E355)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
    SliceNativeLbMemberTableBubbleReqThreshold0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 43;
      Name => "SliceNativeLbMemberTableBubbleReqThreshold[n]",
      RegMem => "RegField",
      Width => "16",
      Position => "32:17", # Excel Formula: =calc_position(F355,E356)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SliceNativeLbMemberTablePerEmReg1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 33; Skip Register;
    Name => "SliceNativeLbMemberTablePerEmReg[2]",
    RegMem => "Reg",
    Address => "12B",
    Width => "33", # Excel Formula: =calc_reg_width(E354:E356,F356)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    SliceNativeLbMemberTableKeyWidth1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 33;
      Name => "SliceNativeLbMemberTableKeyWidth[n]",
      RegMem => "RegField",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F353,E354,TRUE)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
    SliceNativeLbMemberTableAutoBubbleReq1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 38;
      Name => "SliceNativeLbMemberTableAutoBubbleReq[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "16", # Excel Formula: =calc_position(F354,E355)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
    SliceNativeLbMemberTableBubbleReqThreshold1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 43;
      Name => "SliceNativeLbMemberTableBubbleReqThreshold[n]",
      RegMem => "RegField",
      Width => "16",
      Position => "32:17", # Excel Formula: =calc_position(F355,E356)
      Type => "Config",
      UsedBy => "SliceNativeLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SliceNativeLbMemberTableCamWmMaxReg0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 36; Skip Register;
    Name => "SliceNativeLbMemberTableCamWmMaxReg[2]",
    RegMem => "Reg",
    Address => "12C", # Excel Formula: =calc_reg_address(C353,A353,G353)
    Width => "8", # Excel Formula: =calc_reg_width(E358:E358,F358)
    Type => "ReadOnly",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    SliceNativeLbMemberTableCamWmMax0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 33;
      Name => "SliceNativeLbMemberTableCamWmMax[n]",
      RegMem => "RegField",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F357,E358,TRUE)
      Type => "MaxWmk",
      UsedBy => "emdb",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  SliceNativeLbMemberTableCamWmMaxReg1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 36; Skip Register;
    Name => "SliceNativeLbMemberTableCamWmMaxReg[2]",
    RegMem => "Reg",
    Address => "12D",
    Width => "8", # Excel Formula: =calc_reg_width(E358:E358,F358)
    Type => "ReadOnly",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    SliceNativeLbMemberTableCamWmMax1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 33;
      Name => "SliceNativeLbMemberTableCamWmMax[n]",
      RegMem => "RegField",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F357,E358,TRUE)
      Type => "MaxWmk",
      UsedBy => "emdb",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  SliceNativeLbMemberTableAccessRegister0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 39; Skip Register;
    Name => "SliceNativeLbMemberTableAccessRegister[2]",
    RegMem => "Reg",
    Address => "12E", # Excel Formula: =calc_reg_address(C357,A357,G357)
    Width => "100", # Excel Formula: =calc_reg_width(E360:E360,F360)
    Type => "External",
    UsedBy => "em_top",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    SliceNativeLbMemberTableAccessReg0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 34;
      Name => "SliceNativeLbMemberTableAccessReg[n]",
      RegMem => "RegField",
      Width => "100",
      Position => "99:0", # Excel Formula: =calc_position(F359,E360,TRUE)
      Type => "External",
    },
  },
  SliceNativeLbMemberTableAccessRegister1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 39; Skip Register;
    Name => "SliceNativeLbMemberTableAccessRegister[2]",
    RegMem => "Reg",
    Address => "12F",
    Width => "100", # Excel Formula: =calc_reg_width(E360:E360,F360)
    Type => "External",
    UsedBy => "em_top",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    SliceNativeLbMemberTableAccessReg1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 34;
      Name => "SliceNativeLbMemberTableAccessReg[n]",
      RegMem => "RegField",
      Width => "100",
      Position => "99:0", # Excel Formula: =calc_position(F359,E360,TRUE)
      Type => "External",
    },
  },
  SliceNativeLbMemberTableResponseRegister0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 41; Skip Register;
    Name => "SliceNativeLbMemberTableResponseRegister[2]",
    RegMem => "Reg",
    Address => "130", # Excel Formula: =calc_reg_address(C359,A359,G359)
    Width => "100", # Excel Formula: =calc_reg_width(E362:E363,F363)
    Type => "ReadOnly",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    SliceNativeLbMemberTableResponseValid0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 38;
      Name => "SliceNativeLbMemberTableResponseValid[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F361,E362,TRUE)
      Type => "Event",
      UsedBy => "emdb",
    },
    SliceNativeLbMemberTableResponseReg0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 36;
      Name => "SliceNativeLbMemberTableResponseReg[n]",
      RegMem => "RegField",
      Width => "99",
      Position => "99:1", # Excel Formula: =calc_position(F362,E363)
      Type => "Capture",
      UsedBy => "emdb",
    },
  },
  SliceNativeLbMemberTableResponseRegister1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 41; Skip Register;
    Name => "SliceNativeLbMemberTableResponseRegister[2]",
    RegMem => "Reg",
    Address => "131",
    Width => "100", # Excel Formula: =calc_reg_width(E362:E363,F363)
    Type => "ReadOnly",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    SliceNativeLbMemberTableResponseValid1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 38;
      Name => "SliceNativeLbMemberTableResponseValid[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F361,E362,TRUE)
      Type => "Event",
      UsedBy => "emdb",
    },
    SliceNativeLbMemberTableResponseReg1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 36;
      Name => "SliceNativeLbMemberTableResponseReg[n]",
      RegMem => "RegField",
      Width => "99",
      Position => "99:1", # Excel Formula: =calc_position(F362,E363)
      Type => "Capture",
      UsedBy => "emdb",
    },
  },
  SliceNativeLbMemberTableCam0 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 28; Skip Register;
    Name => "SliceNativeLbMemberTableCam[2]",
    RegMem => "Mem",
    Address => "3800000", # Excel Formula: =calc_mem_address(C347,A347,G364,L364)
    Width => "80", # Excel Formula: =calc_mem_width(E365:E367,"None",F367,-1)
    Type => "Dynamic",
    UsedBy => "SliceNativeLbMemberTable",
    MemEntries => "32",
    MemWrapper => "TCAM",
    MemProtect => "None",
    AdditionalInfo => "NumOfKeys=1,RegTcamPayloadWidth=49,CAM=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "80",
    SliceNativeLbMemberTableCam0_key => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 28;
      Name => "SliceNativeLbMemberTableCam[n]_key",
      RegMem => "MemField",
      Width => "30",
      Position => "29:0", # Excel Formula: =calc_position(F364,E365,TRUE)
    },
    SliceNativeLbMemberTableCam0_payload => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 28;
      Name => "SliceNativeLbMemberTableCam[n]_payload",
      RegMem => "MemField",
      Width => "49",
      Position => "78:30", # Excel Formula: =calc_position(F365,E366)
    },
    SliceNativeLbMemberTableCam0_valid => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 28;
      Name => "SliceNativeLbMemberTableCam[n]_valid",
      RegMem => "MemField",
      Width => "1",
      Position => "79", # Excel Formula: =calc_position(F366,E367)
    },
  },
  SliceNativeLbMemberTableCam1 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 28; Skip Register;
    Name => "SliceNativeLbMemberTableCam[2]",
    RegMem => "Mem",
    Address => "3900000",
    Width => "80", # Excel Formula: =calc_mem_width(E365:E367,"None",F367,-1)
    Type => "Dynamic",
    UsedBy => "SliceNativeLbMemberTable",
    MemEntries => "32",
    MemWrapper => "TCAM",
    MemProtect => "None",
    AdditionalInfo => "NumOfKeys=1,RegTcamPayloadWidth=49,CAM=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "80",
    SliceNativeLbMemberTableCam1_key => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 28;
      Name => "SliceNativeLbMemberTableCam[n]_key",
      RegMem => "MemField",
      Width => "30",
      Position => "29:0", # Excel Formula: =calc_position(F364,E365,TRUE)
    },
    SliceNativeLbMemberTableCam1_payload => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 28;
      Name => "SliceNativeLbMemberTableCam[n]_payload",
      RegMem => "MemField",
      Width => "49",
      Position => "78:30", # Excel Formula: =calc_position(F365,E366)
    },
    SliceNativeLbMemberTableCam1_valid => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 28;
      Name => "SliceNativeLbMemberTableCam[n]_valid",
      RegMem => "MemField",
      Width => "1",
      Position => "79", # Excel Formula: =calc_position(F366,E367)
    },
  },
  SlicePathLbMemberTableVerifier0 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 31; Skip Register;
    Name => "SlicePathLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "3A00000", # Excel Formula: =calc_mem_address(C364,A364,G368,L368)
    Width => "55", # Excel Formula: =calc_mem_width(E369:E369,M368,F369,-1)
    Type => "Dynamic",
    UsedBy => "SlicePathLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "0",
    MemLogicalWidth => "55",
    SlicePathLbMemberTableVerifier0Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 31;
      Name => "SlicePathLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "55",
      Position => "54:0", # Excel Formula: =calc_position(F368,E369,TRUE)
    },
  },
  SlicePathLbMemberTableVerifier1 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 31; Skip Register;
    Name => "SlicePathLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "3B00000",
    Width => "55", # Excel Formula: =calc_mem_width(E369:E369,M368,F369,-1)
    Type => "Dynamic",
    UsedBy => "SlicePathLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "1",
    MemLogicalWidth => "55",
    SlicePathLbMemberTableVerifier1Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 31;
      Name => "SlicePathLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "55",
      Position => "54:0", # Excel Formula: =calc_position(F368,E369,TRUE)
    },
  },
  SlicePathLbMemberTableVerifier2 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 31; Skip Register;
    Name => "SlicePathLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "3C00000",
    Width => "55", # Excel Formula: =calc_mem_width(E369:E369,M368,F369,-1)
    Type => "Dynamic",
    UsedBy => "SlicePathLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "2",
    MemLogicalWidth => "55",
    SlicePathLbMemberTableVerifier2Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 31;
      Name => "SlicePathLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "55",
      Position => "54:0", # Excel Formula: =calc_position(F368,E369,TRUE)
    },
  },
  SlicePathLbMemberTableVerifier3 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 31; Skip Register;
    Name => "SlicePathLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "3D00000",
    Width => "55", # Excel Formula: =calc_mem_width(E369:E369,M368,F369,-1)
    Type => "Dynamic",
    UsedBy => "SlicePathLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "3",
    MemLogicalWidth => "55",
    SlicePathLbMemberTableVerifier3Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 31;
      Name => "SlicePathLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "55",
      Position => "54:0", # Excel Formula: =calc_position(F368,E369,TRUE)
    },
  },
  SlicePathLbMemberTableVerifier4 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 31; Skip Register;
    Name => "SlicePathLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "3E00000",
    Width => "55", # Excel Formula: =calc_mem_width(E369:E369,M368,F369,-1)
    Type => "Dynamic",
    UsedBy => "SlicePathLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "4",
    MemLogicalWidth => "55",
    SlicePathLbMemberTableVerifier4Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 31;
      Name => "SlicePathLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "55",
      Position => "54:0", # Excel Formula: =calc_position(F368,E369,TRUE)
    },
  },
  SlicePathLbMemberTableVerifier5 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 31; Skip Register;
    Name => "SlicePathLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "3F00000",
    Width => "55", # Excel Formula: =calc_mem_width(E369:E369,M368,F369,-1)
    Type => "Dynamic",
    UsedBy => "SlicePathLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "5",
    MemLogicalWidth => "55",
    SlicePathLbMemberTableVerifier5Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 31;
      Name => "SlicePathLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "55",
      Position => "54:0", # Excel Formula: =calc_position(F368,E369,TRUE)
    },
  },
  SlicePathLbMemberTableVerifier6 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 31; Skip Register;
    Name => "SlicePathLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "4000000",
    Width => "55", # Excel Formula: =calc_mem_width(E369:E369,M368,F369,-1)
    Type => "Dynamic",
    UsedBy => "SlicePathLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "6",
    MemLogicalWidth => "55",
    SlicePathLbMemberTableVerifier6Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 31;
      Name => "SlicePathLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "55",
      Position => "54:0", # Excel Formula: =calc_position(F368,E369,TRUE)
    },
  },
  SlicePathLbMemberTableVerifier7 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 31; Skip Register;
    Name => "SlicePathLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "4100000",
    Width => "55", # Excel Formula: =calc_mem_width(E369:E369,M368,F369,-1)
    Type => "Dynamic",
    UsedBy => "SlicePathLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=66,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "7",
    MemLogicalWidth => "55",
    SlicePathLbMemberTableVerifier7Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 31;
      Name => "SlicePathLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "55",
      Position => "54:0", # Excel Formula: =calc_position(F368,E369,TRUE)
    },
  },
  SlicePathLbMemberTablePerBankReg0 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 33; Skip Register;
    Name => "SlicePathLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "132", # Excel Formula: =calc_reg_address(C361,A361,G361)
    Width => "62", # Excel Formula: =calc_reg_width(E371:E373,F373)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "0",
    SlicePathLbMemberTableActiveBanks0 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 34;
      Name => "SlicePathLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F370,E371,TRUE)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePathLbMemberTableHashKey0 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 30;
      Name => "SlicePathLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F371,E372)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePathLbMemberTableUsePrimitiveCrc0 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 38;
      Name => "SlicePathLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F372,E373)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePathLbMemberTablePerBankReg1 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 33; Skip Register;
    Name => "SlicePathLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "133",
    Width => "62", # Excel Formula: =calc_reg_width(E371:E373,F373)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "1",
    SlicePathLbMemberTableActiveBanks1 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 34;
      Name => "SlicePathLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F370,E371,TRUE)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePathLbMemberTableHashKey1 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 30;
      Name => "SlicePathLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F371,E372)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePathLbMemberTableUsePrimitiveCrc1 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 38;
      Name => "SlicePathLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F372,E373)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePathLbMemberTablePerBankReg2 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 33; Skip Register;
    Name => "SlicePathLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "134",
    Width => "62", # Excel Formula: =calc_reg_width(E371:E373,F373)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "2",
    SlicePathLbMemberTableActiveBanks2 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 34;
      Name => "SlicePathLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F370,E371,TRUE)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePathLbMemberTableHashKey2 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 30;
      Name => "SlicePathLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F371,E372)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePathLbMemberTableUsePrimitiveCrc2 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 38;
      Name => "SlicePathLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F372,E373)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePathLbMemberTablePerBankReg3 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 33; Skip Register;
    Name => "SlicePathLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "135",
    Width => "62", # Excel Formula: =calc_reg_width(E371:E373,F373)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "3",
    SlicePathLbMemberTableActiveBanks3 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 34;
      Name => "SlicePathLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F370,E371,TRUE)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePathLbMemberTableHashKey3 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 30;
      Name => "SlicePathLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F371,E372)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePathLbMemberTableUsePrimitiveCrc3 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 38;
      Name => "SlicePathLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F372,E373)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePathLbMemberTablePerBankReg4 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 33; Skip Register;
    Name => "SlicePathLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "136",
    Width => "62", # Excel Formula: =calc_reg_width(E371:E373,F373)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "4",
    SlicePathLbMemberTableActiveBanks4 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 34;
      Name => "SlicePathLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F370,E371,TRUE)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePathLbMemberTableHashKey4 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 30;
      Name => "SlicePathLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F371,E372)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePathLbMemberTableUsePrimitiveCrc4 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 38;
      Name => "SlicePathLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F372,E373)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePathLbMemberTablePerBankReg5 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 33; Skip Register;
    Name => "SlicePathLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "137",
    Width => "62", # Excel Formula: =calc_reg_width(E371:E373,F373)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "5",
    SlicePathLbMemberTableActiveBanks5 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 34;
      Name => "SlicePathLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F370,E371,TRUE)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePathLbMemberTableHashKey5 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 30;
      Name => "SlicePathLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F371,E372)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePathLbMemberTableUsePrimitiveCrc5 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 38;
      Name => "SlicePathLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F372,E373)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePathLbMemberTablePerBankReg6 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 33; Skip Register;
    Name => "SlicePathLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "138",
    Width => "62", # Excel Formula: =calc_reg_width(E371:E373,F373)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "6",
    SlicePathLbMemberTableActiveBanks6 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 34;
      Name => "SlicePathLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F370,E371,TRUE)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePathLbMemberTableHashKey6 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 30;
      Name => "SlicePathLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F371,E372)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePathLbMemberTableUsePrimitiveCrc6 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 38;
      Name => "SlicePathLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F372,E373)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePathLbMemberTablePerBankReg7 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 33; Skip Register;
    Name => "SlicePathLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "139",
    Width => "62", # Excel Formula: =calc_reg_width(E371:E373,F373)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "7",
    SlicePathLbMemberTableActiveBanks7 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 34;
      Name => "SlicePathLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F370,E371,TRUE)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePathLbMemberTableHashKey7 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 30;
      Name => "SlicePathLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F371,E372)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePathLbMemberTableUsePrimitiveCrc7 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 38;
      Name => "SlicePathLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F372,E373)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePathLbMemberTablePerEmReg0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 31; Skip Register;
    Name => "SlicePathLbMemberTablePerEmReg[2]",
    RegMem => "Reg",
    Address => "13A", # Excel Formula: =calc_reg_address(C370,A370,G370)
    Width => "33", # Excel Formula: =calc_reg_width(E375:E377,F377)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    SlicePathLbMemberTableKeyWidth0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 31;
      Name => "SlicePathLbMemberTableKeyWidth[n]",
      RegMem => "RegField",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F374,E375,TRUE)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePathLbMemberTableAutoBubbleReq0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 36;
      Name => "SlicePathLbMemberTableAutoBubbleReq[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "16", # Excel Formula: =calc_position(F375,E376)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePathLbMemberTableBubbleReqThreshold0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 41;
      Name => "SlicePathLbMemberTableBubbleReqThreshold[n]",
      RegMem => "RegField",
      Width => "16",
      Position => "32:17", # Excel Formula: =calc_position(F376,E377)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePathLbMemberTablePerEmReg1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 31; Skip Register;
    Name => "SlicePathLbMemberTablePerEmReg[2]",
    RegMem => "Reg",
    Address => "13B",
    Width => "33", # Excel Formula: =calc_reg_width(E375:E377,F377)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    SlicePathLbMemberTableKeyWidth1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 31;
      Name => "SlicePathLbMemberTableKeyWidth[n]",
      RegMem => "RegField",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F374,E375,TRUE)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePathLbMemberTableAutoBubbleReq1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 36;
      Name => "SlicePathLbMemberTableAutoBubbleReq[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "16", # Excel Formula: =calc_position(F375,E376)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePathLbMemberTableBubbleReqThreshold1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 41;
      Name => "SlicePathLbMemberTableBubbleReqThreshold[n]",
      RegMem => "RegField",
      Width => "16",
      Position => "32:17", # Excel Formula: =calc_position(F376,E377)
      Type => "Config",
      UsedBy => "SlicePathLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePathLbMemberTableCamWmMaxReg0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePathLbMemberTableCamWmMaxReg[2]",
    RegMem => "Reg",
    Address => "13C", # Excel Formula: =calc_reg_address(C374,A374,G374)
    Width => "8", # Excel Formula: =calc_reg_width(E379:E379,F379)
    Type => "ReadOnly",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    SlicePathLbMemberTableCamWmMax0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 31;
      Name => "SlicePathLbMemberTableCamWmMax[n]",
      RegMem => "RegField",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F378,E379,TRUE)
      Type => "MaxWmk",
      UsedBy => "emdb",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  SlicePathLbMemberTableCamWmMaxReg1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePathLbMemberTableCamWmMaxReg[2]",
    RegMem => "Reg",
    Address => "13D",
    Width => "8", # Excel Formula: =calc_reg_width(E379:E379,F379)
    Type => "ReadOnly",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    SlicePathLbMemberTableCamWmMax1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 31;
      Name => "SlicePathLbMemberTableCamWmMax[n]",
      RegMem => "RegField",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F378,E379,TRUE)
      Type => "MaxWmk",
      UsedBy => "emdb",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  SlicePathLbMemberTableAccessRegister0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 37; Skip Register;
    Name => "SlicePathLbMemberTableAccessRegister[2]",
    RegMem => "Reg",
    Address => "13E", # Excel Formula: =calc_reg_address(C378,A378,G378)
    Width => "80", # Excel Formula: =calc_reg_width(E381:E381,F381)
    Type => "External",
    UsedBy => "em_top",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    SlicePathLbMemberTableAccessReg0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 32;
      Name => "SlicePathLbMemberTableAccessReg[n]",
      RegMem => "RegField",
      Width => "80",
      Position => "79:0", # Excel Formula: =calc_position(F380,E381,TRUE)
      Type => "External",
    },
  },
  SlicePathLbMemberTableAccessRegister1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 37; Skip Register;
    Name => "SlicePathLbMemberTableAccessRegister[2]",
    RegMem => "Reg",
    Address => "13F",
    Width => "80", # Excel Formula: =calc_reg_width(E381:E381,F381)
    Type => "External",
    UsedBy => "em_top",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    SlicePathLbMemberTableAccessReg1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 32;
      Name => "SlicePathLbMemberTableAccessReg[n]",
      RegMem => "RegField",
      Width => "80",
      Position => "79:0", # Excel Formula: =calc_position(F380,E381,TRUE)
      Type => "External",
    },
  },
  SlicePathLbMemberTableResponseRegister0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 39; Skip Register;
    Name => "SlicePathLbMemberTableResponseRegister[2]",
    RegMem => "Reg",
    Address => "140", # Excel Formula: =calc_reg_address(C380,A380,G380)
    Width => "80", # Excel Formula: =calc_reg_width(E383:E384,F384)
    Type => "ReadOnly",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    SlicePathLbMemberTableResponseValid0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 36;
      Name => "SlicePathLbMemberTableResponseValid[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F382,E383,TRUE)
      Type => "Event",
      UsedBy => "emdb",
    },
    SlicePathLbMemberTableResponseReg0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 34;
      Name => "SlicePathLbMemberTableResponseReg[n]",
      RegMem => "RegField",
      Width => "79",
      Position => "79:1", # Excel Formula: =calc_position(F383,E384)
      Type => "Capture",
      UsedBy => "emdb",
    },
  },
  SlicePathLbMemberTableResponseRegister1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 39; Skip Register;
    Name => "SlicePathLbMemberTableResponseRegister[2]",
    RegMem => "Reg",
    Address => "141",
    Width => "80", # Excel Formula: =calc_reg_width(E383:E384,F384)
    Type => "ReadOnly",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    SlicePathLbMemberTableResponseValid1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 36;
      Name => "SlicePathLbMemberTableResponseValid[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F382,E383,TRUE)
      Type => "Event",
      UsedBy => "emdb",
    },
    SlicePathLbMemberTableResponseReg1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 34;
      Name => "SlicePathLbMemberTableResponseReg[n]",
      RegMem => "RegField",
      Width => "79",
      Position => "79:1", # Excel Formula: =calc_position(F383,E384)
      Type => "Capture",
      UsedBy => "emdb",
    },
  },
  SlicePathLbMemberTableCam0 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 26; Skip Register;
    Name => "SlicePathLbMemberTableCam[2]",
    RegMem => "Mem",
    Address => "4200000", # Excel Formula: =calc_mem_address(C368,A368,G385,L385)
    Width => "60", # Excel Formula: =calc_mem_width(E386:E388,"None",F388,-1)
    Type => "Dynamic",
    UsedBy => "SlicePathLbMemberTable",
    MemEntries => "32",
    MemWrapper => "TCAM",
    MemProtect => "None",
    AdditionalInfo => "NumOfKeys=1,RegTcamPayloadWidth=29,CAM=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "60",
    SlicePathLbMemberTableCam0_key => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 26;
      Name => "SlicePathLbMemberTableCam[n]_key",
      RegMem => "MemField",
      Width => "30",
      Position => "29:0", # Excel Formula: =calc_position(F385,E386,TRUE)
    },
    SlicePathLbMemberTableCam0_payload => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 26;
      Name => "SlicePathLbMemberTableCam[n]_payload",
      RegMem => "MemField",
      Width => "29",
      Position => "58:30", # Excel Formula: =calc_position(F386,E387)
    },
    SlicePathLbMemberTableCam0_valid => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 26;
      Name => "SlicePathLbMemberTableCam[n]_valid",
      RegMem => "MemField",
      Width => "1",
      Position => "59", # Excel Formula: =calc_position(F387,E388)
    },
  },
  SlicePathLbMemberTableCam1 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 26; Skip Register;
    Name => "SlicePathLbMemberTableCam[2]",
    RegMem => "Mem",
    Address => "4300000",
    Width => "60", # Excel Formula: =calc_mem_width(E386:E388,"None",F388,-1)
    Type => "Dynamic",
    UsedBy => "SlicePathLbMemberTable",
    MemEntries => "32",
    MemWrapper => "TCAM",
    MemProtect => "None",
    AdditionalInfo => "NumOfKeys=1,RegTcamPayloadWidth=29,CAM=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "60",
    SlicePathLbMemberTableCam1_key => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 26;
      Name => "SlicePathLbMemberTableCam[n]_key",
      RegMem => "MemField",
      Width => "30",
      Position => "29:0", # Excel Formula: =calc_position(F385,E386,TRUE)
    },
    SlicePathLbMemberTableCam1_payload => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 26;
      Name => "SlicePathLbMemberTableCam[n]_payload",
      RegMem => "MemField",
      Width => "29",
      Position => "58:30", # Excel Formula: =calc_position(F386,E387)
    },
    SlicePathLbMemberTableCam1_valid => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 26;
      Name => "SlicePathLbMemberTableCam[n]_valid",
      RegMem => "MemField",
      Width => "1",
      Position => "59", # Excel Formula: =calc_position(F387,E388)
    },
  },
  SlicePortNppLbMemberTableVerifier0 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortNppLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "4400000", # Excel Formula: =calc_mem_address(C385,A385,G389,L389)
    Width => "68", # Excel Formula: =calc_mem_width(E390:E390,M389,F390,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortNppLbMemberTable",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "0",
    MemLogicalWidth => "68",
    SlicePortNppLbMemberTableVerifier0Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 34;
      Name => "SlicePortNppLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "68",
      Position => "67:0", # Excel Formula: =calc_position(F389,E390,TRUE)
    },
  },
  SlicePortNppLbMemberTableVerifier1 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortNppLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "4500000",
    Width => "68", # Excel Formula: =calc_mem_width(E390:E390,M389,F390,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortNppLbMemberTable",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "1",
    MemLogicalWidth => "68",
    SlicePortNppLbMemberTableVerifier1Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 34;
      Name => "SlicePortNppLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "68",
      Position => "67:0", # Excel Formula: =calc_position(F389,E390,TRUE)
    },
  },
  SlicePortNppLbMemberTableVerifier2 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortNppLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "4600000",
    Width => "68", # Excel Formula: =calc_mem_width(E390:E390,M389,F390,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortNppLbMemberTable",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "2",
    MemLogicalWidth => "68",
    SlicePortNppLbMemberTableVerifier2Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 34;
      Name => "SlicePortNppLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "68",
      Position => "67:0", # Excel Formula: =calc_position(F389,E390,TRUE)
    },
  },
  SlicePortNppLbMemberTableVerifier3 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortNppLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "4700000",
    Width => "68", # Excel Formula: =calc_mem_width(E390:E390,M389,F390,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortNppLbMemberTable",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "3",
    MemLogicalWidth => "68",
    SlicePortNppLbMemberTableVerifier3Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 34;
      Name => "SlicePortNppLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "68",
      Position => "67:0", # Excel Formula: =calc_position(F389,E390,TRUE)
    },
  },
  SlicePortNppLbMemberTableVerifier4 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortNppLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "4800000",
    Width => "68", # Excel Formula: =calc_mem_width(E390:E390,M389,F390,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortNppLbMemberTable",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "4",
    MemLogicalWidth => "68",
    SlicePortNppLbMemberTableVerifier4Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 34;
      Name => "SlicePortNppLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "68",
      Position => "67:0", # Excel Formula: =calc_position(F389,E390,TRUE)
    },
  },
  SlicePortNppLbMemberTableVerifier5 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortNppLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "4900000",
    Width => "68", # Excel Formula: =calc_mem_width(E390:E390,M389,F390,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortNppLbMemberTable",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "5",
    MemLogicalWidth => "68",
    SlicePortNppLbMemberTableVerifier5Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 34;
      Name => "SlicePortNppLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "68",
      Position => "67:0", # Excel Formula: =calc_position(F389,E390,TRUE)
    },
  },
  SlicePortNppLbMemberTableVerifier6 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortNppLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "4A00000",
    Width => "68", # Excel Formula: =calc_mem_width(E390:E390,M389,F390,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortNppLbMemberTable",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "6",
    MemLogicalWidth => "68",
    SlicePortNppLbMemberTableVerifier6Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 34;
      Name => "SlicePortNppLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "68",
      Position => "67:0", # Excel Formula: =calc_position(F389,E390,TRUE)
    },
  },
  SlicePortNppLbMemberTableVerifier7 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortNppLbMemberTableVerifier[8]",
    RegMem => "Mem",
    Address => "4B00000",
    Width => "68", # Excel Formula: =calc_mem_width(E390:E390,M389,F390,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortNppLbMemberTable",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "7",
    MemLogicalWidth => "68",
    SlicePortNppLbMemberTableVerifier7Data => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 34;
      Name => "SlicePortNppLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "68",
      Position => "67:0", # Excel Formula: =calc_position(F389,E390,TRUE)
    },
  },
  SlicePortNppLbMemberTablePerBankReg0 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 36; Skip Register;
    Name => "SlicePortNppLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "142", # Excel Formula: =calc_reg_address(C382,A382,G382)
    Width => "62", # Excel Formula: =calc_reg_width(E392:E394,F394)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "0",
    SlicePortNppLbMemberTableActiveBanks0 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 37;
      Name => "SlicePortNppLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F391,E392,TRUE)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePortNppLbMemberTableHashKey0 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 33;
      Name => "SlicePortNppLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F392,E393)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortNppLbMemberTableUsePrimitiveCrc0 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 41;
      Name => "SlicePortNppLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F393,E394)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortNppLbMemberTablePerBankReg1 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 36; Skip Register;
    Name => "SlicePortNppLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "143",
    Width => "62", # Excel Formula: =calc_reg_width(E392:E394,F394)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "1",
    SlicePortNppLbMemberTableActiveBanks1 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 37;
      Name => "SlicePortNppLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F391,E392,TRUE)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePortNppLbMemberTableHashKey1 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 33;
      Name => "SlicePortNppLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F392,E393)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortNppLbMemberTableUsePrimitiveCrc1 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 41;
      Name => "SlicePortNppLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F393,E394)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortNppLbMemberTablePerBankReg2 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 36; Skip Register;
    Name => "SlicePortNppLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "144",
    Width => "62", # Excel Formula: =calc_reg_width(E392:E394,F394)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "2",
    SlicePortNppLbMemberTableActiveBanks2 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 37;
      Name => "SlicePortNppLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F391,E392,TRUE)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePortNppLbMemberTableHashKey2 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 33;
      Name => "SlicePortNppLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F392,E393)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortNppLbMemberTableUsePrimitiveCrc2 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 41;
      Name => "SlicePortNppLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F393,E394)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortNppLbMemberTablePerBankReg3 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 36; Skip Register;
    Name => "SlicePortNppLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "145",
    Width => "62", # Excel Formula: =calc_reg_width(E392:E394,F394)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "3",
    SlicePortNppLbMemberTableActiveBanks3 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 37;
      Name => "SlicePortNppLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F391,E392,TRUE)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePortNppLbMemberTableHashKey3 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 33;
      Name => "SlicePortNppLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F392,E393)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortNppLbMemberTableUsePrimitiveCrc3 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 41;
      Name => "SlicePortNppLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F393,E394)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortNppLbMemberTablePerBankReg4 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 36; Skip Register;
    Name => "SlicePortNppLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "146",
    Width => "62", # Excel Formula: =calc_reg_width(E392:E394,F394)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "4",
    SlicePortNppLbMemberTableActiveBanks4 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 37;
      Name => "SlicePortNppLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F391,E392,TRUE)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePortNppLbMemberTableHashKey4 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 33;
      Name => "SlicePortNppLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F392,E393)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortNppLbMemberTableUsePrimitiveCrc4 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 41;
      Name => "SlicePortNppLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F393,E394)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortNppLbMemberTablePerBankReg5 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 36; Skip Register;
    Name => "SlicePortNppLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "147",
    Width => "62", # Excel Formula: =calc_reg_width(E392:E394,F394)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "5",
    SlicePortNppLbMemberTableActiveBanks5 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 37;
      Name => "SlicePortNppLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F391,E392,TRUE)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePortNppLbMemberTableHashKey5 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 33;
      Name => "SlicePortNppLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F392,E393)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortNppLbMemberTableUsePrimitiveCrc5 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 41;
      Name => "SlicePortNppLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F393,E394)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortNppLbMemberTablePerBankReg6 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 36; Skip Register;
    Name => "SlicePortNppLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "148",
    Width => "62", # Excel Formula: =calc_reg_width(E392:E394,F394)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "6",
    SlicePortNppLbMemberTableActiveBanks6 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 37;
      Name => "SlicePortNppLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F391,E392,TRUE)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePortNppLbMemberTableHashKey6 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 33;
      Name => "SlicePortNppLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F392,E393)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortNppLbMemberTableUsePrimitiveCrc6 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 41;
      Name => "SlicePortNppLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F393,E394)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortNppLbMemberTablePerBankReg7 => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 36; Skip Register;
    Name => "SlicePortNppLbMemberTablePerBankReg[8]",
    RegMem => "Reg",
    Address => "149",
    Width => "62", # Excel Formula: =calc_reg_width(E392:E394,F394)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "8",
    ArrayIndex => "7",
    SlicePortNppLbMemberTableActiveBanks7 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 37;
      Name => "SlicePortNppLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F391,E392,TRUE)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePortNppLbMemberTableHashKey7 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 33;
      Name => "SlicePortNppLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F392,E393)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortNppLbMemberTableUsePrimitiveCrc7 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 41;
      Name => "SlicePortNppLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F393,E394)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortNppLbMemberTablePerEmReg0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortNppLbMemberTablePerEmReg[2]",
    RegMem => "Reg",
    Address => "14A", # Excel Formula: =calc_reg_address(C391,A391,G391)
    Width => "33", # Excel Formula: =calc_reg_width(E396:E398,F398)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    SlicePortNppLbMemberTableKeyWidth0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 34;
      Name => "SlicePortNppLbMemberTableKeyWidth[n]",
      RegMem => "RegField",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F395,E396,TRUE)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortNppLbMemberTableAutoBubbleReq0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 39;
      Name => "SlicePortNppLbMemberTableAutoBubbleReq[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "16", # Excel Formula: =calc_position(F396,E397)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortNppLbMemberTableBubbleReqThreshold0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 44;
      Name => "SlicePortNppLbMemberTableBubbleReqThreshold[n]",
      RegMem => "RegField",
      Width => "16",
      Position => "32:17", # Excel Formula: =calc_position(F397,E398)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortNppLbMemberTablePerEmReg1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortNppLbMemberTablePerEmReg[2]",
    RegMem => "Reg",
    Address => "14B",
    Width => "33", # Excel Formula: =calc_reg_width(E396:E398,F398)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    SlicePortNppLbMemberTableKeyWidth1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 34;
      Name => "SlicePortNppLbMemberTableKeyWidth[n]",
      RegMem => "RegField",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F395,E396,TRUE)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortNppLbMemberTableAutoBubbleReq1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 39;
      Name => "SlicePortNppLbMemberTableAutoBubbleReq[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "16", # Excel Formula: =calc_position(F396,E397)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortNppLbMemberTableBubbleReqThreshold1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 44;
      Name => "SlicePortNppLbMemberTableBubbleReqThreshold[n]",
      RegMem => "RegField",
      Width => "16",
      Position => "32:17", # Excel Formula: =calc_position(F397,E398)
      Type => "Config",
      UsedBy => "SlicePortNppLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortNppLbMemberTableCamWmMaxReg0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 37; Skip Register;
    Name => "SlicePortNppLbMemberTableCamWmMaxReg[2]",
    RegMem => "Reg",
    Address => "14C", # Excel Formula: =calc_reg_address(C395,A395,G395)
    Width => "8", # Excel Formula: =calc_reg_width(E400:E400,F400)
    Type => "ReadOnly",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    SlicePortNppLbMemberTableCamWmMax0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 34;
      Name => "SlicePortNppLbMemberTableCamWmMax[n]",
      RegMem => "RegField",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F399,E400,TRUE)
      Type => "MaxWmk",
      UsedBy => "emdb",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  SlicePortNppLbMemberTableCamWmMaxReg1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 37; Skip Register;
    Name => "SlicePortNppLbMemberTableCamWmMaxReg[2]",
    RegMem => "Reg",
    Address => "14D",
    Width => "8", # Excel Formula: =calc_reg_width(E400:E400,F400)
    Type => "ReadOnly",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    SlicePortNppLbMemberTableCamWmMax1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 34;
      Name => "SlicePortNppLbMemberTableCamWmMax[n]",
      RegMem => "RegField",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F399,E400,TRUE)
      Type => "MaxWmk",
      UsedBy => "emdb",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  SlicePortNppLbMemberTableAccessRegister0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 40; Skip Register;
    Name => "SlicePortNppLbMemberTableAccessRegister[2]",
    RegMem => "Reg",
    Address => "14E", # Excel Formula: =calc_reg_address(C399,A399,G399)
    Width => "90", # Excel Formula: =calc_reg_width(E402:E402,F402)
    Type => "External",
    UsedBy => "em_top",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    SlicePortNppLbMemberTableAccessReg0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 35;
      Name => "SlicePortNppLbMemberTableAccessReg[n]",
      RegMem => "RegField",
      Width => "90",
      Position => "89:0", # Excel Formula: =calc_position(F401,E402,TRUE)
      Type => "External",
    },
  },
  SlicePortNppLbMemberTableAccessRegister1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 40; Skip Register;
    Name => "SlicePortNppLbMemberTableAccessRegister[2]",
    RegMem => "Reg",
    Address => "14F",
    Width => "90", # Excel Formula: =calc_reg_width(E402:E402,F402)
    Type => "External",
    UsedBy => "em_top",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    SlicePortNppLbMemberTableAccessReg1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 35;
      Name => "SlicePortNppLbMemberTableAccessReg[n]",
      RegMem => "RegField",
      Width => "90",
      Position => "89:0", # Excel Formula: =calc_position(F401,E402,TRUE)
      Type => "External",
    },
  },
  SlicePortNppLbMemberTableResponseRegister0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 42; Skip Register;
    Name => "SlicePortNppLbMemberTableResponseRegister[2]",
    RegMem => "Reg",
    Address => "150", # Excel Formula: =calc_reg_address(C401,A401,G401)
    Width => "90", # Excel Formula: =calc_reg_width(E404:E405,F405)
    Type => "ReadOnly",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    SlicePortNppLbMemberTableResponseValid0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 39;
      Name => "SlicePortNppLbMemberTableResponseValid[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F403,E404,TRUE)
      Type => "Event",
      UsedBy => "emdb",
    },
    SlicePortNppLbMemberTableResponseReg0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 37;
      Name => "SlicePortNppLbMemberTableResponseReg[n]",
      RegMem => "RegField",
      Width => "89",
      Position => "89:1", # Excel Formula: =calc_position(F404,E405)
      Type => "Capture",
      UsedBy => "emdb",
    },
  },
  SlicePortNppLbMemberTableResponseRegister1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 42; Skip Register;
    Name => "SlicePortNppLbMemberTableResponseRegister[2]",
    RegMem => "Reg",
    Address => "151",
    Width => "90", # Excel Formula: =calc_reg_width(E404:E405,F405)
    Type => "ReadOnly",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    SlicePortNppLbMemberTableResponseValid1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 39;
      Name => "SlicePortNppLbMemberTableResponseValid[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F403,E404,TRUE)
      Type => "Event",
      UsedBy => "emdb",
    },
    SlicePortNppLbMemberTableResponseReg1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 37;
      Name => "SlicePortNppLbMemberTableResponseReg[n]",
      RegMem => "RegField",
      Width => "89",
      Position => "89:1", # Excel Formula: =calc_position(F404,E405)
      Type => "Capture",
      UsedBy => "emdb",
    },
  },
  SlicePortNppLbMemberTableCam0 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 29; Skip Register;
    Name => "SlicePortNppLbMemberTableCam[2]",
    RegMem => "Mem",
    Address => "4C00000", # Excel Formula: =calc_mem_address(C389,A389,G406,L406)
    Width => "71", # Excel Formula: =calc_mem_width(E407:E409,"None",F409,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortNppLbMemberTable",
    MemEntries => "32",
    MemWrapper => "TCAM",
    MemProtect => "None",
    AdditionalInfo => "NumOfKeys=1,RegTcamPayloadWidth=40,CAM=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "71",
    SlicePortNppLbMemberTableCam0_key => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 29;
      Name => "SlicePortNppLbMemberTableCam[n]_key",
      RegMem => "MemField",
      Width => "30",
      Position => "29:0", # Excel Formula: =calc_position(F406,E407,TRUE)
    },
    SlicePortNppLbMemberTableCam0_payload => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 29;
      Name => "SlicePortNppLbMemberTableCam[n]_payload",
      RegMem => "MemField",
      Width => "40",
      Position => "69:30", # Excel Formula: =calc_position(F407,E408)
    },
    SlicePortNppLbMemberTableCam0_valid => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 29;
      Name => "SlicePortNppLbMemberTableCam[n]_valid",
      RegMem => "MemField",
      Width => "1",
      Position => "70", # Excel Formula: =calc_position(F408,E409)
    },
  },
  SlicePortNppLbMemberTableCam1 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 29; Skip Register;
    Name => "SlicePortNppLbMemberTableCam[2]",
    RegMem => "Mem",
    Address => "4D00000",
    Width => "71", # Excel Formula: =calc_mem_width(E407:E409,"None",F409,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortNppLbMemberTable",
    MemEntries => "32",
    MemWrapper => "TCAM",
    MemProtect => "None",
    AdditionalInfo => "NumOfKeys=1,RegTcamPayloadWidth=40,CAM=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "71",
    SlicePortNppLbMemberTableCam1_key => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 29;
      Name => "SlicePortNppLbMemberTableCam[n]_key",
      RegMem => "MemField",
      Width => "30",
      Position => "29:0", # Excel Formula: =calc_position(F406,E407,TRUE)
    },
    SlicePortNppLbMemberTableCam1_payload => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 29;
      Name => "SlicePortNppLbMemberTableCam[n]_payload",
      RegMem => "MemField",
      Width => "40",
      Position => "69:30", # Excel Formula: =calc_position(F407,E408)
    },
    SlicePortNppLbMemberTableCam1_valid => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 29;
      Name => "SlicePortNppLbMemberTableCam[n]_valid",
      RegMem => "MemField",
      Width => "1",
      Position => "70", # Excel Formula: =calc_position(F408,E409)
    },
  },
  SlicePortDspLbMemberTableVerifier0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortDspLbMemberTableVerifier[6]",
    RegMem => "Mem",
    Address => "4E00000", # Excel Formula: =calc_mem_address(C406,A406,G410,L410)
    Width => "41", # Excel Formula: =calc_mem_width(E411:E411,M410,F411,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortDspLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "41",
    SlicePortDspLbMemberTableVerifier0Data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 34;
      Name => "SlicePortDspLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "41",
      Position => "40:0", # Excel Formula: =calc_position(F410,E411,TRUE)
    },
  },
  SlicePortDspLbMemberTableVerifier1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortDspLbMemberTableVerifier[6]",
    RegMem => "Mem",
    Address => "4F00000",
    Width => "41", # Excel Formula: =calc_mem_width(E411:E411,M410,F411,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortDspLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "41",
    SlicePortDspLbMemberTableVerifier1Data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 34;
      Name => "SlicePortDspLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "41",
      Position => "40:0", # Excel Formula: =calc_position(F410,E411,TRUE)
    },
  },
  SlicePortDspLbMemberTableVerifier2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortDspLbMemberTableVerifier[6]",
    RegMem => "Mem",
    Address => "5000000",
    Width => "41", # Excel Formula: =calc_mem_width(E411:E411,M410,F411,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortDspLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "41",
    SlicePortDspLbMemberTableVerifier2Data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 34;
      Name => "SlicePortDspLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "41",
      Position => "40:0", # Excel Formula: =calc_position(F410,E411,TRUE)
    },
  },
  SlicePortDspLbMemberTableVerifier3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortDspLbMemberTableVerifier[6]",
    RegMem => "Mem",
    Address => "5100000",
    Width => "41", # Excel Formula: =calc_mem_width(E411:E411,M410,F411,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortDspLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "41",
    SlicePortDspLbMemberTableVerifier3Data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 34;
      Name => "SlicePortDspLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "41",
      Position => "40:0", # Excel Formula: =calc_position(F410,E411,TRUE)
    },
  },
  SlicePortDspLbMemberTableVerifier4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortDspLbMemberTableVerifier[6]",
    RegMem => "Mem",
    Address => "5200000",
    Width => "41", # Excel Formula: =calc_mem_width(E411:E411,M410,F411,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortDspLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "41",
    SlicePortDspLbMemberTableVerifier4Data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 34;
      Name => "SlicePortDspLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "41",
      Position => "40:0", # Excel Formula: =calc_position(F410,E411,TRUE)
    },
  },
  SlicePortDspLbMemberTableVerifier5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortDspLbMemberTableVerifier[6]",
    RegMem => "Mem",
    Address => "5300000",
    Width => "41", # Excel Formula: =calc_mem_width(E411:E411,M410,F411,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortDspLbMemberTable",
    MemEntries => "4096",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "PackArrayToBus=Enabled,UseHardReset=1,SampleReadBeforeProt=2,SamplePhysicalMem=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "41",
    SlicePortDspLbMemberTableVerifier5Data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 34;
      Name => "SlicePortDspLbMemberTableVerifier[n]Data",
      RegMem => "MemField",
      Width => "41",
      Position => "40:0", # Excel Formula: =calc_position(F410,E411,TRUE)
    },
  },
  SlicePortDspLbMemberTablePerBankReg0 => { #Structure Type: Reg; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 36; Skip Register;
    Name => "SlicePortDspLbMemberTablePerBankReg[6]",
    RegMem => "Reg",
    Address => "152", # Excel Formula: =calc_reg_address(C403,A403,G403)
    Width => "62", # Excel Formula: =calc_reg_width(E413:E415,F415)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "6",
    ArrayIndex => "0",
    SlicePortDspLbMemberTableActiveBanks0 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 37;
      Name => "SlicePortDspLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F412,E413,TRUE)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePortDspLbMemberTableHashKey0 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 33;
      Name => "SlicePortDspLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F413,E414)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortDspLbMemberTableUsePrimitiveCrc0 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 41;
      Name => "SlicePortDspLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F414,E415)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortDspLbMemberTablePerBankReg1 => { #Structure Type: Reg; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 36; Skip Register;
    Name => "SlicePortDspLbMemberTablePerBankReg[6]",
    RegMem => "Reg",
    Address => "153",
    Width => "62", # Excel Formula: =calc_reg_width(E413:E415,F415)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "6",
    ArrayIndex => "1",
    SlicePortDspLbMemberTableActiveBanks1 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 37;
      Name => "SlicePortDspLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F412,E413,TRUE)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePortDspLbMemberTableHashKey1 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 33;
      Name => "SlicePortDspLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F413,E414)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortDspLbMemberTableUsePrimitiveCrc1 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 41;
      Name => "SlicePortDspLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F414,E415)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortDspLbMemberTablePerBankReg2 => { #Structure Type: Reg; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 36; Skip Register;
    Name => "SlicePortDspLbMemberTablePerBankReg[6]",
    RegMem => "Reg",
    Address => "154",
    Width => "62", # Excel Formula: =calc_reg_width(E413:E415,F415)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "6",
    ArrayIndex => "2",
    SlicePortDspLbMemberTableActiveBanks2 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 37;
      Name => "SlicePortDspLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F412,E413,TRUE)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePortDspLbMemberTableHashKey2 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 33;
      Name => "SlicePortDspLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F413,E414)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortDspLbMemberTableUsePrimitiveCrc2 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 41;
      Name => "SlicePortDspLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F414,E415)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortDspLbMemberTablePerBankReg3 => { #Structure Type: Reg; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 36; Skip Register;
    Name => "SlicePortDspLbMemberTablePerBankReg[6]",
    RegMem => "Reg",
    Address => "155",
    Width => "62", # Excel Formula: =calc_reg_width(E413:E415,F415)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "6",
    ArrayIndex => "3",
    SlicePortDspLbMemberTableActiveBanks3 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 37;
      Name => "SlicePortDspLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F412,E413,TRUE)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePortDspLbMemberTableHashKey3 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 33;
      Name => "SlicePortDspLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F413,E414)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortDspLbMemberTableUsePrimitiveCrc3 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 41;
      Name => "SlicePortDspLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F414,E415)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortDspLbMemberTablePerBankReg4 => { #Structure Type: Reg; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 36; Skip Register;
    Name => "SlicePortDspLbMemberTablePerBankReg[6]",
    RegMem => "Reg",
    Address => "156",
    Width => "62", # Excel Formula: =calc_reg_width(E413:E415,F415)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "6",
    ArrayIndex => "4",
    SlicePortDspLbMemberTableActiveBanks4 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 37;
      Name => "SlicePortDspLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F412,E413,TRUE)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePortDspLbMemberTableHashKey4 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 33;
      Name => "SlicePortDspLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F413,E414)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortDspLbMemberTableUsePrimitiveCrc4 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 41;
      Name => "SlicePortDspLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F414,E415)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortDspLbMemberTablePerBankReg5 => { #Structure Type: Reg; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 36; Skip Register;
    Name => "SlicePortDspLbMemberTablePerBankReg[6]",
    RegMem => "Reg",
    Address => "157",
    Width => "62", # Excel Formula: =calc_reg_width(E413:E415,F415)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "6",
    ArrayIndex => "5",
    SlicePortDspLbMemberTableActiveBanks5 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 37;
      Name => "SlicePortDspLbMemberTableActiveBanks[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F412,E413,TRUE)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "d1",
    },
    SlicePortDspLbMemberTableHashKey5 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 33;
      Name => "SlicePortDspLbMemberTableHashKey[n]",
      RegMem => "RegField",
      Width => "60",
      Position => "60:1", # Excel Formula: =calc_position(F413,E414)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortDspLbMemberTableUsePrimitiveCrc5 => { #Structure Type: RegField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 41;
      Name => "SlicePortDspLbMemberTableUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "61", # Excel Formula: =calc_position(F414,E415)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortDspLbMemberTablePerEmReg0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortDspLbMemberTablePerEmReg[2]",
    RegMem => "Reg",
    Address => "158", # Excel Formula: =calc_reg_address(C412,A412,G412)
    Width => "33", # Excel Formula: =calc_reg_width(E417:E419,F419)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    SlicePortDspLbMemberTableKeyWidth0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 34;
      Name => "SlicePortDspLbMemberTableKeyWidth[n]",
      RegMem => "RegField",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F416,E417,TRUE)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortDspLbMemberTableAutoBubbleReq0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 39;
      Name => "SlicePortDspLbMemberTableAutoBubbleReq[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "16", # Excel Formula: =calc_position(F417,E418)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortDspLbMemberTableBubbleReqThreshold0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 44;
      Name => "SlicePortDspLbMemberTableBubbleReqThreshold[n]",
      RegMem => "RegField",
      Width => "16",
      Position => "32:17", # Excel Formula: =calc_position(F418,E419)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortDspLbMemberTablePerEmReg1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 34; Skip Register;
    Name => "SlicePortDspLbMemberTablePerEmReg[2]",
    RegMem => "Reg",
    Address => "159",
    Width => "33", # Excel Formula: =calc_reg_width(E417:E419,F419)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    SlicePortDspLbMemberTableKeyWidth1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 34;
      Name => "SlicePortDspLbMemberTableKeyWidth[n]",
      RegMem => "RegField",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F416,E417,TRUE)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortDspLbMemberTableAutoBubbleReq1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 39;
      Name => "SlicePortDspLbMemberTableAutoBubbleReq[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "16", # Excel Formula: =calc_position(F417,E418)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
    SlicePortDspLbMemberTableBubbleReqThreshold1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 44;
      Name => "SlicePortDspLbMemberTableBubbleReqThreshold[n]",
      RegMem => "RegField",
      Width => "16",
      Position => "32:17", # Excel Formula: =calc_position(F418,E419)
      Type => "Config",
      UsedBy => "SlicePortDspLbMemberTable",
      DefaultValue => "h0",
    },
  },
  SlicePortDspLbMemberTableCamWmMaxReg0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 37; Skip Register;
    Name => "SlicePortDspLbMemberTableCamWmMaxReg[2]",
    RegMem => "Reg",
    Address => "15A", # Excel Formula: =calc_reg_address(C416,A416,G416)
    Width => "8", # Excel Formula: =calc_reg_width(E421:E421,F421)
    Type => "ReadOnly",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    SlicePortDspLbMemberTableCamWmMax0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 34;
      Name => "SlicePortDspLbMemberTableCamWmMax[n]",
      RegMem => "RegField",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F420,E421,TRUE)
      Type => "MaxWmk",
      UsedBy => "emdb",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  SlicePortDspLbMemberTableCamWmMaxReg1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 37; Skip Register;
    Name => "SlicePortDspLbMemberTableCamWmMaxReg[2]",
    RegMem => "Reg",
    Address => "15B",
    Width => "8", # Excel Formula: =calc_reg_width(E421:E421,F421)
    Type => "ReadOnly",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    SlicePortDspLbMemberTableCamWmMax1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 34;
      Name => "SlicePortDspLbMemberTableCamWmMax[n]",
      RegMem => "RegField",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F420,E421,TRUE)
      Type => "MaxWmk",
      UsedBy => "emdb",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  SlicePortDspLbMemberTableAccessRegister0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 40; Skip Register;
    Name => "SlicePortDspLbMemberTableAccessRegister[2]",
    RegMem => "Reg",
    Address => "15C", # Excel Formula: =calc_reg_address(C420,A420,G420)
    Width => "65", # Excel Formula: =calc_reg_width(E423:E423,F423)
    Type => "External",
    UsedBy => "em_top",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    SlicePortDspLbMemberTableAccessReg0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 35;
      Name => "SlicePortDspLbMemberTableAccessReg[n]",
      RegMem => "RegField",
      Width => "65",
      Position => "64:0", # Excel Formula: =calc_position(F422,E423,TRUE)
      Type => "External",
    },
  },
  SlicePortDspLbMemberTableAccessRegister1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 40; Skip Register;
    Name => "SlicePortDspLbMemberTableAccessRegister[2]",
    RegMem => "Reg",
    Address => "15D",
    Width => "65", # Excel Formula: =calc_reg_width(E423:E423,F423)
    Type => "External",
    UsedBy => "em_top",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    SlicePortDspLbMemberTableAccessReg1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 35;
      Name => "SlicePortDspLbMemberTableAccessReg[n]",
      RegMem => "RegField",
      Width => "65",
      Position => "64:0", # Excel Formula: =calc_position(F422,E423,TRUE)
      Type => "External",
    },
  },
  SlicePortDspLbMemberTableResponseRegister0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 42; Skip Register;
    Name => "SlicePortDspLbMemberTableResponseRegister[2]",
    RegMem => "Reg",
    Address => "15E", # Excel Formula: =calc_reg_address(C422,A422,G422)
    Width => "66", # Excel Formula: =calc_reg_width(E425:E426,F426)
    Type => "ReadOnly",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    SlicePortDspLbMemberTableResponseValid0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 39;
      Name => "SlicePortDspLbMemberTableResponseValid[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F424,E425,TRUE)
      Type => "Event",
      UsedBy => "emdb",
    },
    SlicePortDspLbMemberTableResponseReg0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 37;
      Name => "SlicePortDspLbMemberTableResponseReg[n]",
      RegMem => "RegField",
      Width => "65",
      Position => "65:1", # Excel Formula: =calc_position(F425,E426)
      Type => "Capture",
      UsedBy => "emdb",
    },
  },
  SlicePortDspLbMemberTableResponseRegister1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 42; Skip Register;
    Name => "SlicePortDspLbMemberTableResponseRegister[2]",
    RegMem => "Reg",
    Address => "15F",
    Width => "66", # Excel Formula: =calc_reg_width(E425:E426,F426)
    Type => "ReadOnly",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    SlicePortDspLbMemberTableResponseValid1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 39;
      Name => "SlicePortDspLbMemberTableResponseValid[n]",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F424,E425,TRUE)
      Type => "Event",
      UsedBy => "emdb",
    },
    SlicePortDspLbMemberTableResponseReg1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 37;
      Name => "SlicePortDspLbMemberTableResponseReg[n]",
      RegMem => "RegField",
      Width => "65",
      Position => "65:1", # Excel Formula: =calc_position(F425,E426)
      Type => "Capture",
      UsedBy => "emdb",
    },
  },
  SlicePortDspLbMemberTableCam0 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 29; Skip Register;
    Name => "SlicePortDspLbMemberTableCam[2]",
    RegMem => "Mem",
    Address => "5400000", # Excel Formula: =calc_mem_address(C410,A410,G427,L427)
    Width => "46", # Excel Formula: =calc_mem_width(E428:E430,"None",F430,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortDspLbMemberTable",
    MemEntries => "32",
    MemWrapper => "TCAM",
    MemProtect => "None",
    AdditionalInfo => "NumOfKeys=1,RegTcamPayloadWidth=15,CAM=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "46",
    SlicePortDspLbMemberTableCam0_key => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 29;
      Name => "SlicePortDspLbMemberTableCam[n]_key",
      RegMem => "MemField",
      Width => "30",
      Position => "29:0", # Excel Formula: =calc_position(F427,E428,TRUE)
    },
    SlicePortDspLbMemberTableCam0_payload => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 29;
      Name => "SlicePortDspLbMemberTableCam[n]_payload",
      RegMem => "MemField",
      Width => "15",
      Position => "44:30", # Excel Formula: =calc_position(F428,E429)
    },
    SlicePortDspLbMemberTableCam0_valid => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 29;
      Name => "SlicePortDspLbMemberTableCam[n]_valid",
      RegMem => "MemField",
      Width => "1",
      Position => "45", # Excel Formula: =calc_position(F429,E430)
    },
  },
  SlicePortDspLbMemberTableCam1 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 29; Skip Register;
    Name => "SlicePortDspLbMemberTableCam[2]",
    RegMem => "Mem",
    Address => "5500000",
    Width => "46", # Excel Formula: =calc_mem_width(E428:E430,"None",F430,-1)
    Type => "Dynamic",
    UsedBy => "SlicePortDspLbMemberTable",
    MemEntries => "32",
    MemWrapper => "TCAM",
    MemProtect => "None",
    AdditionalInfo => "NumOfKeys=1,RegTcamPayloadWidth=15,CAM=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    Comments => "EM Skip Reg",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "46",
    SlicePortDspLbMemberTableCam1_key => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 29;
      Name => "SlicePortDspLbMemberTableCam[n]_key",
      RegMem => "MemField",
      Width => "30",
      Position => "29:0", # Excel Formula: =calc_position(F427,E428,TRUE)
    },
    SlicePortDspLbMemberTableCam1_payload => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 29;
      Name => "SlicePortDspLbMemberTableCam[n]_payload",
      RegMem => "MemField",
      Width => "15",
      Position => "44:30", # Excel Formula: =calc_position(F428,E429)
    },
    SlicePortDspLbMemberTableCam1_valid => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 29;
      Name => "SlicePortDspLbMemberTableCam[n]_valid",
      RegMem => "MemField",
      Width => "1",
      Position => "45", # Excel Formula: =calc_position(F429,E430)
    },
  },
  EmResponseInterrupt => { #Structure Type: Reg; Skip Register;
    Name => "EmResponseInterrupt",
    RegMem => "Reg",
    Address => "160", # Excel Formula: =calc_reg_address(C424,A424,G424)
    Width => "8", # Excel Formula: =calc_reg_width(E432:E439,F439)
    Type => "Interrupt",
    Comments => "EM Skip Reg",
    Slice0NativeLbMemberTableResp => { #Structure Type: RegField;
      Name => "Slice0NativeLbMemberTableResp",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F431,E432,TRUE)
      Type => "Interrupt",
      UsedBy => "emdb",
    },
    Slice1NativeLbMemberTableResp => { #Structure Type: RegField;
      Name => "Slice1NativeLbMemberTableResp",
      RegMem => "RegField",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F432,E433)
      Type => "Interrupt",
      UsedBy => "emdb",
    },
    Slice0PathLbMemberTableResp => { #Structure Type: RegField;
      Name => "Slice0PathLbMemberTableResp",
      RegMem => "RegField",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F433,E434)
      Type => "Interrupt",
      UsedBy => "emdb",
    },
    Slice1PathLbMemberTableResp => { #Structure Type: RegField;
      Name => "Slice1PathLbMemberTableResp",
      RegMem => "RegField",
      Width => "1",
      Position => "3", # Excel Formula: =calc_position(F434,E435)
      Type => "Interrupt",
      UsedBy => "emdb",
    },
    Slice0PortNppLbMemberTableResp => { #Structure Type: RegField;
      Name => "Slice0PortNppLbMemberTableResp",
      RegMem => "RegField",
      Width => "1",
      Position => "4", # Excel Formula: =calc_position(F435,E436)
      Type => "Interrupt",
      UsedBy => "emdb",
    },
    Slice1PortNppLbMemberTableResp => { #Structure Type: RegField;
      Name => "Slice1PortNppLbMemberTableResp",
      RegMem => "RegField",
      Width => "1",
      Position => "5", # Excel Formula: =calc_position(F436,E437)
      Type => "Interrupt",
      UsedBy => "emdb",
    },
    Slice0PortDspLbMemberTableResp => { #Structure Type: RegField;
      Name => "Slice0PortDspLbMemberTableResp",
      RegMem => "RegField",
      Width => "1",
      Position => "6", # Excel Formula: =calc_position(F437,E438)
      Type => "Interrupt",
      UsedBy => "emdb",
    },
    Slice1PortDspLbMemberTableResp => { #Structure Type: RegField;
      Name => "Slice1PortDspLbMemberTableResp",
      RegMem => "RegField",
      Width => "1",
      Position => "7", # Excel Formula: =calc_position(F438,E439)
      Type => "Interrupt",
      UsedBy => "emdb",
    },
  },
  EmResponseInterruptMask => { #Structure Type: Reg; Skip Register; Skip Register;
    Name => "EmResponseInterruptMask",
    RegMem => "Reg",
    Address => "161",
    Width => "8", # Excel Formula: =calc_reg_width(E432:E439,F439)
    Type => "InterruptMask",
    Comments => "EM Skip Reg",
    Slice0NativeLbMemberTableRespMask => { #Structure Type: RegField;
      Name => "Slice0NativeLbMemberTableRespMask",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F431,E432,TRUE)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    Slice1NativeLbMemberTableRespMask => { #Structure Type: RegField;
      Name => "Slice1NativeLbMemberTableRespMask",
      RegMem => "RegField",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F432,E433)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    Slice0PathLbMemberTableRespMask => { #Structure Type: RegField;
      Name => "Slice0PathLbMemberTableRespMask",
      RegMem => "RegField",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F433,E434)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    Slice1PathLbMemberTableRespMask => { #Structure Type: RegField;
      Name => "Slice1PathLbMemberTableRespMask",
      RegMem => "RegField",
      Width => "1",
      Position => "3", # Excel Formula: =calc_position(F434,E435)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    Slice0PortNppLbMemberTableRespMask => { #Structure Type: RegField;
      Name => "Slice0PortNppLbMemberTableRespMask",
      RegMem => "RegField",
      Width => "1",
      Position => "4", # Excel Formula: =calc_position(F435,E436)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    Slice1PortNppLbMemberTableRespMask => { #Structure Type: RegField;
      Name => "Slice1PortNppLbMemberTableRespMask",
      RegMem => "RegField",
      Width => "1",
      Position => "5", # Excel Formula: =calc_position(F436,E437)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    Slice0PortDspLbMemberTableRespMask => { #Structure Type: RegField;
      Name => "Slice0PortDspLbMemberTableRespMask",
      RegMem => "RegField",
      Width => "1",
      Position => "6", # Excel Formula: =calc_position(F437,E438)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    Slice1PortDspLbMemberTableRespMask => { #Structure Type: RegField;
      Name => "Slice1PortDspLbMemberTableRespMask",
      RegMem => "RegField",
      Width => "1",
      Position => "7", # Excel Formula: =calc_position(F438,E439)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
  },
  EmResponseInterruptTest => { #Structure Type: Reg; Skip Register; Skip Register;
    Name => "EmResponseInterruptTest",
    RegMem => "Reg",
    Address => "162",
    Width => "8", # Excel Formula: =calc_reg_width(E432:E439,F439)
    Type => "InterruptTest",
    Comments => "EM Skip Reg",
    Slice0NativeLbMemberTableRespTest => { #Structure Type: RegField;
      Name => "Slice0NativeLbMemberTableRespTest",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F431,E432,TRUE)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    Slice1NativeLbMemberTableRespTest => { #Structure Type: RegField;
      Name => "Slice1NativeLbMemberTableRespTest",
      RegMem => "RegField",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F432,E433)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    Slice0PathLbMemberTableRespTest => { #Structure Type: RegField;
      Name => "Slice0PathLbMemberTableRespTest",
      RegMem => "RegField",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F433,E434)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    Slice1PathLbMemberTableRespTest => { #Structure Type: RegField;
      Name => "Slice1PathLbMemberTableRespTest",
      RegMem => "RegField",
      Width => "1",
      Position => "3", # Excel Formula: =calc_position(F434,E435)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    Slice0PortNppLbMemberTableRespTest => { #Structure Type: RegField;
      Name => "Slice0PortNppLbMemberTableRespTest",
      RegMem => "RegField",
      Width => "1",
      Position => "4", # Excel Formula: =calc_position(F435,E436)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    Slice1PortNppLbMemberTableRespTest => { #Structure Type: RegField;
      Name => "Slice1PortNppLbMemberTableRespTest",
      RegMem => "RegField",
      Width => "1",
      Position => "5", # Excel Formula: =calc_position(F436,E437)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    Slice0PortDspLbMemberTableRespTest => { #Structure Type: RegField;
      Name => "Slice0PortDspLbMemberTableRespTest",
      RegMem => "RegField",
      Width => "1",
      Position => "6", # Excel Formula: =calc_position(F437,E438)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    Slice1PortDspLbMemberTableRespTest => { #Structure Type: RegField;
      Name => "Slice1PortDspLbMemberTableRespTest",
      RegMem => "RegField",
      Width => "1",
      Position => "7", # Excel Formula: =calc_position(F438,E439)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
  },
  native_l2_and_l3_lp_tableBubbleReqCfg => { #Structure Type: Reg; Skip Register;
    Name => "native_l2_and_l3_lp_tableBubbleReqCfg",
    RegMem => "Reg",
    Address => "163", # Excel Formula: =calc_reg_address(C431,A431,G431)
    Width => "16", # Excel Formula: =calc_reg_width(E441:E441,F441)
    Type => "Config",
    Comments => "EM Skip Reg",
    native_l2_and_l3_lp_tableBubbleTimerCfg => { #Structure Type: RegField;
      Name => "native_l2_and_l3_lp_tableBubbleTimerCfg",
      RegMem => "RegField",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F440,E441,TRUE)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "d1",
    },
  },
  path_tunnel_dlp_tableBubbleReqCfg => { #Structure Type: Reg; Skip Register;
    Name => "path_tunnel_dlp_tableBubbleReqCfg",
    RegMem => "Reg",
    Address => "164", # Excel Formula: =calc_reg_address(C440,A440,G440)
    Width => "16", # Excel Formula: =calc_reg_width(E443:E443,F443)
    Type => "Config",
    Comments => "EM Skip Reg",
    path_tunnel_dlp_tableBubbleTimerCfg => { #Structure Type: RegField;
      Name => "path_tunnel_dlp_tableBubbleTimerCfg",
      RegMem => "RegField",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F442,E443,TRUE)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "d1",
    },
  },
};
