--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Mips16.twx Mips16.ncd -o Mips16.twr Mips16.pcf

Design file:              Mips16.ncd
Physical constraint file: Mips16.pcf
Device,package,speed:     xc6vlx75t,ff484,C,-3 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
din<0>      |    0.085(F)|      FAST  |    1.636(F)|      SLOW  |clk_BUFGP         |   0.000|
din<1>      |    0.030(F)|      FAST  |    1.706(F)|      SLOW  |clk_BUFGP         |   0.000|
din<2>      |    0.036(F)|      FAST  |    1.682(F)|      SLOW  |clk_BUFGP         |   0.000|
din<3>      |   -0.008(F)|      FAST  |    1.730(F)|      SLOW  |clk_BUFGP         |   0.000|
din<4>      |   -0.013(F)|      FAST  |    1.770(F)|      SLOW  |clk_BUFGP         |   0.000|
din<5>      |    0.016(F)|      FAST  |    1.726(F)|      SLOW  |clk_BUFGP         |   0.000|
din<6>      |   -0.088(F)|      FAST  |    1.841(F)|      SLOW  |clk_BUFGP         |   0.000|
din<7>      |   -0.112(F)|      FAST  |    1.869(F)|      SLOW  |clk_BUFGP         |   0.000|
din<8>      |   -0.067(F)|      FAST  |    1.818(F)|      SLOW  |clk_BUFGP         |   0.000|
din<9>      |   -0.115(F)|      FAST  |    1.868(F)|      SLOW  |clk_BUFGP         |   0.000|
din<10>     |   -0.017(F)|      FAST  |    1.766(F)|      SLOW  |clk_BUFGP         |   0.000|
din<11>     |    0.031(F)|      FAST  |    1.715(F)|      SLOW  |clk_BUFGP         |   0.000|
din<12>     |   -0.038(F)|      FAST  |    1.774(F)|      SLOW  |clk_BUFGP         |   0.000|
din<13>     |   -0.019(F)|      FAST  |    1.756(F)|      SLOW  |clk_BUFGP         |   0.000|
din<14>     |    0.011(F)|      FAST  |    1.724(F)|      SLOW  |clk_BUFGP         |   0.000|
din<15>     |    0.015(F)|      FAST  |    1.720(F)|      SLOW  |clk_BUFGP         |   0.000|
pc_reset    |    0.685(F)|      SLOW  |    0.366(F)|      SLOW  |clk_BUFGP         |   0.000|
rd_en       |    0.552(R)|      FAST  |    1.301(R)|      SLOW  |clk_BUFGP         |   0.000|
            |    1.578(F)|      SLOW  |   -0.103(F)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    1.263(F)|      SLOW  |    0.906(F)|      SLOW  |clk_BUFGP         |   0.000|
wen         |   -0.038(F)|      FAST  |    1.521(F)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dout<0>     |         6.825(R)|      SLOW  |         3.585(R)|      FAST  |clk_BUFGP         |   0.000|
dout<1>     |         6.674(R)|      SLOW  |         3.492(R)|      FAST  |clk_BUFGP         |   0.000|
dout<2>     |         6.182(R)|      SLOW  |         3.251(R)|      FAST  |clk_BUFGP         |   0.000|
dout<3>     |         6.717(R)|      SLOW  |         3.512(R)|      FAST  |clk_BUFGP         |   0.000|
dout<4>     |         6.077(R)|      SLOW  |         3.185(R)|      FAST  |clk_BUFGP         |   0.000|
dout<5>     |         5.939(R)|      SLOW  |         3.103(R)|      FAST  |clk_BUFGP         |   0.000|
dout<6>     |         6.120(R)|      SLOW  |         3.212(R)|      FAST  |clk_BUFGP         |   0.000|
dout<7>     |         6.905(R)|      SLOW  |         3.678(R)|      FAST  |clk_BUFGP         |   0.000|
dout<8>     |         6.484(R)|      SLOW  |         3.442(R)|      FAST  |clk_BUFGP         |   0.000|
dout<9>     |         6.317(R)|      SLOW  |         3.324(R)|      FAST  |clk_BUFGP         |   0.000|
dout<10>    |         6.647(R)|      SLOW  |         3.575(R)|      FAST  |clk_BUFGP         |   0.000|
dout<11>    |         6.492(R)|      SLOW  |         3.445(R)|      FAST  |clk_BUFGP         |   0.000|
dout<12>    |         6.251(R)|      SLOW  |         3.262(R)|      FAST  |clk_BUFGP         |   0.000|
dout<13>    |         6.500(R)|      SLOW  |         3.449(R)|      FAST  |clk_BUFGP         |   0.000|
dout<14>    |         6.567(R)|      SLOW  |         3.427(R)|      FAST  |clk_BUFGP         |   0.000|
dout<15>    |         6.671(R)|      SLOW  |         3.464(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.912|    2.577|    4.836|    2.148|
---------------+---------+---------+---------+---------+


Analysis completed Sat Apr 25 18:32:36 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 593 MB



