{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652213060296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652213060296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 23:04:20 2022 " "Processing started: Tue May 10 23:04:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652213060296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213060296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213060296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652213060580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652213060580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.sv" "" { Text "E:/FPGAProject/mips/ProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2to1 " "Found entity 1: mult_2to1" {  } { { "mult_2to1.sv" "" { Text "E:/FPGAProject/mips/mult_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4to1 " "Found entity 1: mult_4to1" {  } { { "mult_4to1.sv" "" { Text "E:/FPGAProject/mips/mult_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3to1 " "Found entity 1: mult_3to1" {  } { { "mult_3to1.sv" "" { Text "E:/FPGAProject/mips/mult_3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.sv" "" { Text "E:/FPGAProject/mips/instr_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "E:/FPGAProject/mips/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "E:/FPGAProject/mips/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.sv" "" { Text "E:/FPGAProject/mips/ALUControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "E:/FPGAProject/mips/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_reg " "Found entity 1: instr_reg" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_reg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_reg_tb " "Found entity 1: instr_reg_tb" {  } { { "instr_reg_tb.sv" "" { Text "E:/FPGAProject/mips/instr_reg_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_tb " "Found entity 1: reg_file_tb" {  } { { "reg_file_tb.sv" "" { Text "E:/FPGAProject/mips/reg_file_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_alucontrol_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_alucontrol_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_alucontrol_tb " "Found entity 1: alu_alucontrol_tb" {  } { { "alu_alucontrol_tb.sv" "" { Text "E:/FPGAProject/mips/alu_alucontrol_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit_tb " "Found entity 1: controlUnit_tb" {  } { { "controlUnit_tb.sv" "" { Text "E:/FPGAProject/mips/controlUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips_top " "Found entity 1: mips_top" {  } { { "mips_top.sv" "" { Text "E:/FPGAProject/mips/mips_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips_top_tb " "Found entity 1: mips_top_tb" {  } { { "mips_top_tb.sv" "" { Text "E:/FPGAProject/mips/mips_top_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplyby4.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplyby4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplyBy4 " "Found entity 1: multiplyBy4" {  } { { "multiplyBy4.sv" "" { Text "E:/FPGAProject/mips/multiplyBy4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213067992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213067992 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "latch_save_counter.sv " "Can't analyze file -- file latch_save_counter.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1652213067997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fetch_ controlUnit_tb.sv(30) " "Verilog HDL Implicit Net warning at controlUnit_tb.sv(30): created implicit net for \"fetch_\"" {  } { { "controlUnit_tb.sv" "" { Text "E:/FPGAProject/mips/controlUnit_tb.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652213067997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_top " "Elaborating entity \"mips_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652213068043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:inst_controlUnit " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:inst_controlUnit\"" {  } { { "mips_top.sv" "inst_controlUnit" { Text "E:/FPGAProject/mips/mips_top.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652213068066 ""}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(21) " "SystemVerilog warning at controlUnit.sv(21): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 21 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(22) " "SystemVerilog warning at controlUnit.sv(22): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 22 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(23) " "SystemVerilog warning at controlUnit.sv(23): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 23 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(25) " "SystemVerilog warning at controlUnit.sv(25): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 25 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(26) " "SystemVerilog warning at controlUnit.sv(26): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 26 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(30) " "SystemVerilog warning at controlUnit.sv(30): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 30 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(31) " "SystemVerilog warning at controlUnit.sv(31): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 31 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(32) " "SystemVerilog warning at controlUnit.sv(32): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 32 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(33) " "SystemVerilog warning at controlUnit.sv(33): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 33 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(76) " "SystemVerilog warning at controlUnit.sv(76): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 76 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(77) " "SystemVerilog warning at controlUnit.sv(77): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 77 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(83) " "SystemVerilog warning at controlUnit.sv(83): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 83 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(84) " "SystemVerilog warning at controlUnit.sv(84): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 84 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(85) " "SystemVerilog warning at controlUnit.sv(85): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 85 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(86) " "SystemVerilog warning at controlUnit.sv(86): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 86 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(87) " "SystemVerilog warning at controlUnit.sv(87): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 87 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(88) " "SystemVerilog warning at controlUnit.sv(88): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 88 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652213068070 "|mips_top|controlUnit:inst_controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_reg instr_reg:inst_instr_reg " "Elaborating entity \"instr_reg\" for hierarchy \"instr_reg:inst_instr_reg\"" {  } { { "mips_top.sv" "inst_instr_reg" { Text "E:/FPGAProject/mips/mips_top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652213068071 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[0\]\[0\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[0\]\[0\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068072 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[0\]\[1\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[0\]\[1\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068072 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[0\]\[2\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[0\]\[2\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068072 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[0\]\[3\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[0\]\[3\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068072 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[0\]\[4\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[0\]\[4\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068072 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[0\]\[5\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[0\]\[5\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068072 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[0\]\[6\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[0\]\[6\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068072 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[0\]\[7\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[0\]\[7\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068072 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[1\]\[0\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[1\]\[0\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[1\]\[1\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[1\]\[1\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[1\]\[2\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[1\]\[2\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[1\]\[3\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[1\]\[3\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[1\]\[4\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[1\]\[4\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[1\]\[5\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[1\]\[5\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[1\]\[6\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[1\]\[6\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[1\]\[7\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[1\]\[7\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[2\]\[0\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[2\]\[0\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[2\]\[1\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[2\]\[1\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[2\]\[2\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[2\]\[2\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[2\]\[3\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[2\]\[3\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[2\]\[4\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[2\]\[4\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[2\]\[5\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[2\]\[5\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[2\]\[6\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[2\]\[6\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[2\]\[7\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[2\]\[7\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[3\]\[0\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[3\]\[0\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[3\]\[1\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[3\]\[1\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[3\]\[2\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[3\]\[2\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[3\]\[3\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[3\]\[3\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[3\]\[4\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[3\]\[4\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[3\]\[5\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[3\]\[5\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[3\]\[6\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[3\]\[6\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[3\]\[7\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[3\]\[7\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068073 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:inst_instr_memory " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:inst_instr_memory\"" {  } { { "mips_top.sv" "inst_instr_memory" { Text "E:/FPGAProject/mips/mips_top.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652213068074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:inst_reg_file " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:inst_reg_file\"" {  } { { "mips_top.sv" "inst_reg_file" { Text "E:/FPGAProject/mips/mips_top.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652213068075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst_alu " "Elaborating entity \"alu\" for hierarchy \"alu:inst_alu\"" {  } { { "mips_top.sv" "inst_alu" { Text "E:/FPGAProject/mips/mips_top.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652213068077 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(14) " "Verilog HDL assignment warning at alu.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "E:/FPGAProject/mips/alu.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652213068078 "|mips_top|alu:inst_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(19) " "Verilog HDL assignment warning at alu.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "E:/FPGAProject/mips/alu.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652213068078 "|mips_top|alu:inst_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(24) " "Verilog HDL assignment warning at alu.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "E:/FPGAProject/mips/alu.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652213068078 "|mips_top|alu:inst_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(29) " "Verilog HDL assignment warning at alu.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "E:/FPGAProject/mips/alu.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652213068079 "|mips_top|alu:inst_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(34) " "Verilog HDL assignment warning at alu.sv(34): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "E:/FPGAProject/mips/alu.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652213068079 "|mips_top|alu:inst_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(38) " "Verilog HDL assignment warning at alu.sv(38): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "E:/FPGAProject/mips/alu.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652213068079 "|mips_top|alu:inst_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:inst_ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:inst_ALUControl\"" {  } { { "mips_top.sv" "inst_ALUControl" { Text "E:/FPGAProject/mips/mips_top.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652213068080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst_ProgramCounter " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst_ProgramCounter\"" {  } { { "mips_top.sv" "inst_ProgramCounter" { Text "E:/FPGAProject/mips/mips_top.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652213068081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2to1 mult_2to1:inst_mult_2to1_4 " "Elaborating entity \"mult_2to1\" for hierarchy \"mult_2to1:inst_mult_2to1_4\"" {  } { { "mips_top.sv" "inst_mult_2to1_4" { Text "E:/FPGAProject/mips/mips_top.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652213068082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3to1 mult_3to1:inst_mult_3to1_1 " "Elaborating entity \"mult_3to1\" for hierarchy \"mult_3to1:inst_mult_3to1_1\"" {  } { { "mips_top.sv" "inst_mult_3to1_1" { Text "E:/FPGAProject/mips/mips_top.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652213068085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4to1 mult_4to1:inst_mult_4to1 " "Elaborating entity \"mult_4to1\" for hierarchy \"mult_4to1:inst_mult_4to1\"" {  } { { "mips_top.sv" "inst_mult_4to1" { Text "E:/FPGAProject/mips/mips_top.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652213068088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:inst_sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:inst_sign_extend\"" {  } { { "mips_top.sv" "inst_sign_extend" { Text "E:/FPGAProject/mips/mips_top.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652213068089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplyBy4 multiplyBy4:inst_multiplyBy4 " "Elaborating entity \"multiplyBy4\" for hierarchy \"multiplyBy4:inst_multiplyBy4\"" {  } { { "mips_top.sv" "inst_multiplyBy4" { Text "E:/FPGAProject/mips/mips_top.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652213068090 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:inst_reg_file\|mem_reg_file_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:inst_reg_file\|mem_reg_file_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mips_top.ram0_reg_file_c5668544.hdl.mif " "Parameter INIT_FILE set to db/mips_top.ram0_reg_file_c5668544.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:inst_reg_file\|mem_reg_file_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:inst_reg_file\|mem_reg_file_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mips_top.ram0_reg_file_c5668544.hdl.mif " "Parameter INIT_FILE set to db/mips_top.ram0_reg_file_c5668544.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652213068666 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652213068666 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652213068666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst_reg_file\|altsyncram:mem_reg_file_rtl_0 " "Elaborated megafunction instantiation \"reg_file:inst_reg_file\|altsyncram:mem_reg_file_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652213068709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst_reg_file\|altsyncram:mem_reg_file_rtl_0 " "Instantiated megafunction \"reg_file:inst_reg_file\|altsyncram:mem_reg_file_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652213068709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652213068709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652213068709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652213068709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652213068709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652213068709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652213068709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652213068709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652213068709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652213068709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652213068709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652213068709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652213068709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652213068709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mips_top.ram0_reg_file_c5668544.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mips_top.ram0_reg_file_c5668544.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652213068709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652213068709 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652213068709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "E:/FPGAProject/mips/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652213068752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213068752 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652213068973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652213069508 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652213070372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652213070583 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652213070583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "874 " "Implemented 874 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652213070654 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652213070654 ""} { "Info" "ICUT_CUT_TM_LCELLS" "776 " "Implemented 776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652213070654 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652213070654 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652213070654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652213070675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 23:04:30 2022 " "Processing ended: Tue May 10 23:04:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652213070675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652213070675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652213070675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213070675 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652213071862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652213071863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 23:04:31 2022 " "Processing started: Tue May 10 23:04:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652213071863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652213071863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips -c mips_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips -c mips_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652213071863 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652213071960 ""}
{ "Info" "0" "" "Project  = mips" {  } {  } 0 0 "Project  = mips" 0 0 "Fitter" 0 0 1652213071960 ""}
{ "Info" "0" "" "Revision = mips_top" {  } {  } 0 0 "Revision = mips_top" 0 0 "Fitter" 0 0 1652213071960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652213072023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652213072023 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mips_top EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"mips_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652213072035 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652213072090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652213072090 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652213072277 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652213072279 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652213072395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652213072395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652213072395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652213072395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652213072395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652213072395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652213072395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652213072395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652213072395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652213072395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652213072395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652213072395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652213072395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652213072395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652213072395 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652213072395 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 2406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652213072399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 2408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652213072399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 2410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652213072399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 2412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652213072399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 2414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652213072399 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652213072399 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652213072400 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1652213072452 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652213072836 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1652213073060 ""}
{ "Info" "ISTA_SDC_FOUND" "mips_top.sdc " "Reading SDC File: 'mips_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1652213073060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mips_top.sdc 1 get_ports port " "Ignored filter at mips_top.sdc(1): get_ports could not be matched with a port" {  } { { "E:/FPGAProject/mips/mips_top.sdc" "" { Text "E:/FPGAProject/mips/mips_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1652213073060 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:inst_controlUnit\|state.STATE1 " "Node: controlUnit:inst_controlUnit\|state.STATE1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch instr_reg:inst_instr_reg\|instr_data\[2\]\[0\] controlUnit:inst_controlUnit\|state.STATE1 " "Latch instr_reg:inst_instr_reg\|instr_data\[2\]\[0\] is being clocked by controlUnit:inst_controlUnit\|state.STATE1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652213073060 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652213073060 "|mips_top|controlUnit:inst_controlUnit|state.STATE1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:inst_controlUnit\|state.STATE2 " "Node: controlUnit:inst_controlUnit\|state.STATE2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch instr_reg:inst_instr_reg\|instr_data\[1\]\[6\] controlUnit:inst_controlUnit\|state.STATE2 " "Latch instr_reg:inst_instr_reg\|instr_data\[1\]\[6\] is being clocked by controlUnit:inst_controlUnit\|state.STATE2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652213073060 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652213073060 "|mips_top|controlUnit:inst_controlUnit|state.STATE2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:inst_controlUnit\|state.STATE3 " "Node: controlUnit:inst_controlUnit\|state.STATE3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch instr_reg:inst_instr_reg\|instr_data\[0\]\[7\] controlUnit:inst_controlUnit\|state.STATE3 " "Latch instr_reg:inst_instr_reg\|instr_data\[0\]\[7\] is being clocked by controlUnit:inst_controlUnit\|state.STATE3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652213073060 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652213073060 "|mips_top|controlUnit:inst_controlUnit|state.STATE3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_i_top (Rise) clk_i_top (Rise) setup and hold " "From clk_i_top (Rise) to clk_i_top (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652213073068 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1652213073068 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1652213073070 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652213073070 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652213073070 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.000    clk_i_top " "   7.000    clk_i_top" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652213073070 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1652213073070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i_top~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_i_top~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:inst_controlUnit\|state.STATE2 " "Destination node controlUnit:inst_controlUnit\|state.STATE2" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:inst_controlUnit\|state.STATE3 " "Destination node controlUnit:inst_controlUnit\|state.STATE3" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:inst_controlUnit\|state.REG_FETCH " "Destination node controlUnit:inst_controlUnit\|state.REG_FETCH" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:inst_controlUnit\|state.STATE1 " "Destination node controlUnit:inst_controlUnit\|state.STATE1" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652213073130 ""}  } { { "mips_top.sv" "" { Text "E:/FPGAProject/mips/mips_top.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 2400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652213073130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlUnit:inst_controlUnit\|state.STATE1  " "Automatically promoted node controlUnit:inst_controlUnit\|state.STATE1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[31\]~16 " "Destination node instr_reg:inst_instr_reg\|instr_o\[31\]~16" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[16\]~18 " "Destination node instr_reg:inst_instr_reg\|instr_o\[16\]~18" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[17\]~19 " "Destination node instr_reg:inst_instr_reg\|instr_o\[17\]~19" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[18\]~20 " "Destination node instr_reg:inst_instr_reg\|instr_o\[18\]~20" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[19\]~21 " "Destination node instr_reg:inst_instr_reg\|instr_o\[19\]~21" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[20\]~22 " "Destination node instr_reg:inst_instr_reg\|instr_o\[20\]~22" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[21\]~23 " "Destination node instr_reg:inst_instr_reg\|instr_o\[21\]~23" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[22\]~24 " "Destination node instr_reg:inst_instr_reg\|instr_o\[22\]~24" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[23\]~25 " "Destination node instr_reg:inst_instr_reg\|instr_o\[23\]~25" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:inst_controlUnit\|WideOr10~0 " "Destination node controlUnit:inst_controlUnit\|WideOr10~0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1652213073130 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652213073130 ""}  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652213073130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlUnit:inst_controlUnit\|state.STATE2  " "Automatically promoted node controlUnit:inst_controlUnit\|state.STATE2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[15\]~5 " "Destination node instr_reg:inst_instr_reg\|instr_o\[15\]~5" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[14\]~6 " "Destination node instr_reg:inst_instr_reg\|instr_o\[14\]~6" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[13\]~7 " "Destination node instr_reg:inst_instr_reg\|instr_o\[13\]~7" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[12\]~8 " "Destination node instr_reg:inst_instr_reg\|instr_o\[12\]~8" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[11\]~9 " "Destination node instr_reg:inst_instr_reg\|instr_o\[11\]~9" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[10\]~10 " "Destination node instr_reg:inst_instr_reg\|instr_o\[10\]~10" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[9\]~11 " "Destination node instr_reg:inst_instr_reg\|instr_o\[9\]~11" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[8\]~12 " "Destination node instr_reg:inst_instr_reg\|instr_o\[8\]~12" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:inst_controlUnit\|state~19 " "Destination node controlUnit:inst_controlUnit\|state~19" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[31\]~16 " "Destination node instr_reg:inst_instr_reg\|instr_o\[31\]~16" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1652213073130 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652213073130 ""}  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652213073130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlUnit:inst_controlUnit\|state.STATE3  " "Automatically promoted node controlUnit:inst_controlUnit\|state.STATE3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[5\]~0 " "Destination node instr_reg:inst_instr_reg\|instr_o\[5\]~0" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[4\]~1 " "Destination node instr_reg:inst_instr_reg\|instr_o\[4\]~1" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[2\]~2 " "Destination node instr_reg:inst_instr_reg\|instr_o\[2\]~2" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[1\]~3 " "Destination node instr_reg:inst_instr_reg\|instr_o\[1\]~3" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[3\]~4 " "Destination node instr_reg:inst_instr_reg\|instr_o\[3\]~4" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[7\]~13 " "Destination node instr_reg:inst_instr_reg\|instr_o\[7\]~13" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[6\]~14 " "Destination node instr_reg:inst_instr_reg\|instr_o\[6\]~14" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[0\]~15 " "Destination node instr_reg:inst_instr_reg\|instr_o\[0\]~15" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[31\]~16 " "Destination node instr_reg:inst_instr_reg\|instr_o\[31\]~16" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:inst_controlUnit\|WideOr10~0 " "Destination node controlUnit:inst_controlUnit\|WideOr10~0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1652213073130 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652213073130 ""}  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652213073130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instr_reg:inst_instr_reg\|instr_o\[31\]~16  " "Automatically promoted node instr_reg:inst_instr_reg\|instr_o\[31\]~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[31\]~17 " "Destination node instr_reg:inst_instr_reg\|instr_o\[31\]~17" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[24\]~26 " "Destination node instr_reg:inst_instr_reg\|instr_o\[24\]~26" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[25\]~27 " "Destination node instr_reg:inst_instr_reg\|instr_o\[25\]~27" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[29\]~28 " "Destination node instr_reg:inst_instr_reg\|instr_o\[29\]~28" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[26\]~29 " "Destination node instr_reg:inst_instr_reg\|instr_o\[26\]~29" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[27\]~30 " "Destination node instr_reg:inst_instr_reg\|instr_o\[27\]~30" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[30\]~31 " "Destination node instr_reg:inst_instr_reg\|instr_o\[30\]~31" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instr_reg:inst_instr_reg\|instr_o\[28\]~32 " "Destination node instr_reg:inst_instr_reg\|instr_o\[28\]~32" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652213073130 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652213073130 ""}  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAProject/mips/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652213073130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652213073425 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652213073426 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652213073426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652213073427 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652213073428 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652213073429 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652213073429 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652213073430 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652213073430 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652213073430 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652213073430 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 2.5V 1 32 0 " "Number of I/O pins in group: 33 (unused VREF, 2.5V VCCIO, 1 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1652213073433 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1652213073433 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1652213073433 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652213073434 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652213073434 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652213073434 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652213073434 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652213073434 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652213073434 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652213073434 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652213073434 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1652213073434 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1652213073434 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652213073518 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652213073522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652213074412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652213074573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652213074599 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652213077634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652213077634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652213077934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y22 X21_Y32 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y22 to location X21_Y32" {  } { { "loc" "" { Generic "E:/FPGAProject/mips/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y22 to location X21_Y32"} { { 12 { 0 ""} 11 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652213079506 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652213079506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652213080807 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652213080807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652213080812 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.63 " "Total time spent on timing analysis during the Fitter is 0.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652213080965 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652213080981 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652213081195 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652213081195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652213081467 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652213081841 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGAProject/mips/output_files/mips_top.fit.smsg " "Generated suppressed messages file E:/FPGAProject/mips/output_files/mips_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652213082224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5697 " "Peak virtual memory: 5697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652213082618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 23:04:42 2022 " "Processing ended: Tue May 10 23:04:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652213082618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652213082618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652213082618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652213082618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652213083627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652213083627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 23:04:43 2022 " "Processing started: Tue May 10 23:04:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652213083627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652213083627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips -c mips_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips -c mips_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652213083627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652213083876 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652213084848 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652213084891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652213085061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 23:04:45 2022 " "Processing ended: Tue May 10 23:04:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652213085061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652213085061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652213085061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652213085061 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652213085678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652213086196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652213086196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 23:04:45 2022 " "Processing started: Tue May 10 23:04:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652213086196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652213086196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips -c mips_top " "Command: quartus_sta mips -c mips_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652213086196 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652213086298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652213086472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652213086472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652213086518 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652213086518 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1652213086760 ""}
{ "Info" "ISTA_SDC_FOUND" "mips_top.sdc " "Reading SDC File: 'mips_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1652213086780 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mips_top.sdc 1 get_ports port " "Ignored filter at mips_top.sdc(1): get_ports could not be matched with a port" {  } { { "E:/FPGAProject/mips/mips_top.sdc" "" { Text "E:/FPGAProject/mips/mips_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1652213086782 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:inst_controlUnit\|state.REG_FETCH " "Node: controlUnit:inst_controlUnit\|state.REG_FETCH was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch instr_reg:inst_instr_reg\|instr_data\[3\]\[4\] controlUnit:inst_controlUnit\|state.REG_FETCH " "Latch instr_reg:inst_instr_reg\|instr_data\[3\]\[4\] is being clocked by controlUnit:inst_controlUnit\|state.REG_FETCH" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652213086786 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652213086786 "|mips_top|controlUnit:inst_controlUnit|state.REG_FETCH"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:inst_controlUnit\|state.STATE1 " "Node: controlUnit:inst_controlUnit\|state.STATE1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch instr_reg:inst_instr_reg\|instr_data\[2\]\[0\] controlUnit:inst_controlUnit\|state.STATE1 " "Latch instr_reg:inst_instr_reg\|instr_data\[2\]\[0\] is being clocked by controlUnit:inst_controlUnit\|state.STATE1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652213086787 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652213086787 "|mips_top|controlUnit:inst_controlUnit|state.STATE1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:inst_controlUnit\|state.STATE2 " "Node: controlUnit:inst_controlUnit\|state.STATE2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch instr_reg:inst_instr_reg\|instr_data\[1\]\[3\] controlUnit:inst_controlUnit\|state.STATE2 " "Latch instr_reg:inst_instr_reg\|instr_data\[1\]\[3\] is being clocked by controlUnit:inst_controlUnit\|state.STATE2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652213086787 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652213086787 "|mips_top|controlUnit:inst_controlUnit|state.STATE2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:inst_controlUnit\|state.STATE3 " "Node: controlUnit:inst_controlUnit\|state.STATE3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch instr_reg:inst_instr_reg\|instr_data\[0\]\[7\] controlUnit:inst_controlUnit\|state.STATE3 " "Latch instr_reg:inst_instr_reg\|instr_data\[0\]\[7\] is being clocked by controlUnit:inst_controlUnit\|state.STATE3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652213086787 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652213086787 "|mips_top|controlUnit:inst_controlUnit|state.STATE3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_i_top (Rise) clk_i_top (Rise) setup and hold " "From clk_i_top (Rise) to clk_i_top (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652213086789 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1652213086789 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652213086789 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1652213086795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652213086850 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652213086850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.844 " "Worst-case setup slack is -3.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213086850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213086850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.844            -271.187 clk_i_top  " "   -3.844            -271.187 clk_i_top " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213086850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652213086850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.415 " "Worst-case hold slack is 0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213086866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213086866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 clk_i_top  " "    0.415               0.000 clk_i_top " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213086866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652213086866 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652213086874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652213086876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.000 " "Worst-case minimum pulse width slack is 3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213086884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213086884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.000               0.000 clk_i_top  " "    3.000               0.000 clk_i_top " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213086884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652213086884 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1652213087007 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652213087025 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652213087317 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:inst_controlUnit\|state.REG_FETCH " "Node: controlUnit:inst_controlUnit\|state.REG_FETCH was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch instr_reg:inst_instr_reg\|instr_data\[3\]\[4\] controlUnit:inst_controlUnit\|state.REG_FETCH " "Latch instr_reg:inst_instr_reg\|instr_data\[3\]\[4\] is being clocked by controlUnit:inst_controlUnit\|state.REG_FETCH" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652213087408 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652213087408 "|mips_top|controlUnit:inst_controlUnit|state.REG_FETCH"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:inst_controlUnit\|state.STATE1 " "Node: controlUnit:inst_controlUnit\|state.STATE1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch instr_reg:inst_instr_reg\|instr_data\[2\]\[0\] controlUnit:inst_controlUnit\|state.STATE1 " "Latch instr_reg:inst_instr_reg\|instr_data\[2\]\[0\] is being clocked by controlUnit:inst_controlUnit\|state.STATE1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652213087409 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652213087409 "|mips_top|controlUnit:inst_controlUnit|state.STATE1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:inst_controlUnit\|state.STATE2 " "Node: controlUnit:inst_controlUnit\|state.STATE2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch instr_reg:inst_instr_reg\|instr_data\[1\]\[3\] controlUnit:inst_controlUnit\|state.STATE2 " "Latch instr_reg:inst_instr_reg\|instr_data\[1\]\[3\] is being clocked by controlUnit:inst_controlUnit\|state.STATE2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652213087409 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652213087409 "|mips_top|controlUnit:inst_controlUnit|state.STATE2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:inst_controlUnit\|state.STATE3 " "Node: controlUnit:inst_controlUnit\|state.STATE3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch instr_reg:inst_instr_reg\|instr_data\[0\]\[7\] controlUnit:inst_controlUnit\|state.STATE3 " "Latch instr_reg:inst_instr_reg\|instr_data\[0\]\[7\] is being clocked by controlUnit:inst_controlUnit\|state.STATE3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652213087409 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652213087409 "|mips_top|controlUnit:inst_controlUnit|state.STATE3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_i_top (Rise) clk_i_top (Rise) setup and hold " "From clk_i_top (Rise) to clk_i_top (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652213087409 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1652213087409 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652213087420 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652213087420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.538 " "Worst-case setup slack is -2.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.538            -156.062 clk_i_top  " "   -2.538            -156.062 clk_i_top " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652213087422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 clk_i_top  " "    0.342               0.000 clk_i_top " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652213087428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652213087432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652213087434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.000 " "Worst-case minimum pulse width slack is 3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.000               0.000 clk_i_top  " "    3.000               0.000 clk_i_top " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652213087440 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1652213087538 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:inst_controlUnit\|state.REG_FETCH " "Node: controlUnit:inst_controlUnit\|state.REG_FETCH was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch instr_reg:inst_instr_reg\|instr_data\[3\]\[4\] controlUnit:inst_controlUnit\|state.REG_FETCH " "Latch instr_reg:inst_instr_reg\|instr_data\[3\]\[4\] is being clocked by controlUnit:inst_controlUnit\|state.REG_FETCH" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652213087660 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652213087660 "|mips_top|controlUnit:inst_controlUnit|state.REG_FETCH"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:inst_controlUnit\|state.STATE1 " "Node: controlUnit:inst_controlUnit\|state.STATE1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch instr_reg:inst_instr_reg\|instr_data\[2\]\[0\] controlUnit:inst_controlUnit\|state.STATE1 " "Latch instr_reg:inst_instr_reg\|instr_data\[2\]\[0\] is being clocked by controlUnit:inst_controlUnit\|state.STATE1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652213087660 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652213087660 "|mips_top|controlUnit:inst_controlUnit|state.STATE1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:inst_controlUnit\|state.STATE2 " "Node: controlUnit:inst_controlUnit\|state.STATE2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch instr_reg:inst_instr_reg\|instr_data\[1\]\[3\] controlUnit:inst_controlUnit\|state.STATE2 " "Latch instr_reg:inst_instr_reg\|instr_data\[1\]\[3\] is being clocked by controlUnit:inst_controlUnit\|state.STATE2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652213087660 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652213087660 "|mips_top|controlUnit:inst_controlUnit|state.STATE2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:inst_controlUnit\|state.STATE3 " "Node: controlUnit:inst_controlUnit\|state.STATE3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch instr_reg:inst_instr_reg\|instr_data\[0\]\[7\] controlUnit:inst_controlUnit\|state.STATE3 " "Latch instr_reg:inst_instr_reg\|instr_data\[0\]\[7\] is being clocked by controlUnit:inst_controlUnit\|state.STATE3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652213087660 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652213087660 "|mips_top|controlUnit:inst_controlUnit|state.STATE3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_i_top (Rise) clk_i_top (Rise) setup and hold " "From clk_i_top (Rise) to clk_i_top (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652213087661 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1652213087661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.093 " "Worst-case setup slack is 2.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.093               0.000 clk_i_top  " "    2.093               0.000 clk_i_top " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652213087665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk_i_top  " "    0.178               0.000 clk_i_top " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652213087671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652213087676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652213087680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.878 " "Worst-case minimum pulse width slack is 2.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.878               0.000 clk_i_top  " "    2.878               0.000 clk_i_top " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652213087682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652213087682 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652213088085 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652213088085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652213088143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 23:04:48 2022 " "Processing ended: Tue May 10 23:04:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652213088143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652213088143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652213088143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652213088143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1652213089116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652213089117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 23:04:49 2022 " "Processing started: Tue May 10 23:04:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652213089117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652213089117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mips -c mips_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mips -c mips_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652213089117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1652213089510 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_top_7_1200mv_100c_slow.svo E:/FPGAProject/mips/simulation/modelsim/ simulation " "Generated file mips_top_7_1200mv_100c_slow.svo in folder \"E:/FPGAProject/mips/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652213089713 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_top_7_1200mv_-40c_slow.svo E:/FPGAProject/mips/simulation/modelsim/ simulation " "Generated file mips_top_7_1200mv_-40c_slow.svo in folder \"E:/FPGAProject/mips/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652213089825 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_top_min_1200mv_-40c_fast.svo E:/FPGAProject/mips/simulation/modelsim/ simulation " "Generated file mips_top_min_1200mv_-40c_fast.svo in folder \"E:/FPGAProject/mips/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652213089915 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_top.svo E:/FPGAProject/mips/simulation/modelsim/ simulation " "Generated file mips_top.svo in folder \"E:/FPGAProject/mips/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652213090014 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_top_7_1200mv_100c_v_slow.sdo E:/FPGAProject/mips/simulation/modelsim/ simulation " "Generated file mips_top_7_1200mv_100c_v_slow.sdo in folder \"E:/FPGAProject/mips/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652213090093 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_top_7_1200mv_-40c_v_slow.sdo E:/FPGAProject/mips/simulation/modelsim/ simulation " "Generated file mips_top_7_1200mv_-40c_v_slow.sdo in folder \"E:/FPGAProject/mips/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652213090174 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_top_min_1200mv_-40c_v_fast.sdo E:/FPGAProject/mips/simulation/modelsim/ simulation " "Generated file mips_top_min_1200mv_-40c_v_fast.sdo in folder \"E:/FPGAProject/mips/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652213090253 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_top_v.sdo E:/FPGAProject/mips/simulation/modelsim/ simulation " "Generated file mips_top_v.sdo in folder \"E:/FPGAProject/mips/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652213090333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652213090390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 23:04:50 2022 " "Processing ended: Tue May 10 23:04:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652213090390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652213090390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652213090390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652213090390 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652213091007 ""}
