
---------- Begin Simulation Statistics ----------
final_tick                                85907769500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61452                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684024                       # Number of bytes of host memory used
host_op_rate                                    61573                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1627.29                       # Real time elapsed on the host
host_tick_rate                               52791972                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085908                       # Number of seconds simulated
sim_ticks                                 85907769500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694259                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095353                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101779                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727493                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477561                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65334                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.718155                       # CPI: cycles per instruction
system.cpu.discardedOps                        190583                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42609933                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402162                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001319                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        39269124                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.582020                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        171815539                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132546415                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       267965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        544645                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       474367                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4106                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       951292                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4118                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  85907769500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             108811                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       189836                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78113                       # Transaction distribution
system.membus.trans_dist::ReadExReq            167885                       # Transaction distribution
system.membus.trans_dist::ReadExResp           167884                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        108811                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       821340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 821340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29857984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29857984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            276696                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  276696    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              276696                       # Request fanout histogram
system.membus.respLayer1.occupancy         1501522000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1362135000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85907769500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            249004                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       572031                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          245                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          174030                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           227923                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          227922                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           758                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       248246                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1426457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1428218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     54935232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               54999424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          271941                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12149504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           748868                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005602                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.074850                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 744685     99.44%     99.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4171      0.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             748868                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          858086000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         714253497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1137000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  85907769500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   89                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               200139                       # number of demand (read+write) hits
system.l2.demand_hits::total                   200228                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  89                       # number of overall hits
system.l2.overall_hits::.cpu.data              200139                       # number of overall hits
system.l2.overall_hits::total                  200228                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             276030                       # number of demand (read+write) misses
system.l2.demand_misses::total                 276699                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            276030                       # number of overall misses
system.l2.overall_misses::total                276699                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52874500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24044640000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24097514500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52874500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24044640000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24097514500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           476169                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               476927                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          476169                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              476927                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.882586                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.579689                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.580171                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.882586                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.579689                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.580171                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79035.127055                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87108.792523                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87089.272097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79035.127055                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87108.792523                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87089.272097                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              189836                       # number of writebacks
system.l2.writebacks::total                    189836                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        276027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            276696                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       276027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           276696                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46184500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21284182000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21330366500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46184500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21284182000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21330366500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.882586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.579683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.580164                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.882586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.579683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.580164                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69035.127055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77109.058172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77089.536892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69035.127055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77109.058172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77089.536892                       # average overall mshr miss latency
system.l2.replacements                         271941                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       382195                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           382195                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       382195                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       382195                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          233                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              233                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          233                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          233                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          126                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           126                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             60038                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 60038                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          167885                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              167885                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15067827500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15067827500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        227923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            227923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.736586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.736586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89750.886023                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89750.886023                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       167885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         167885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13388987500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13388987500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.736586                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.736586                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79750.945588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79750.945588                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52874500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52874500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.882586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.882586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79035.127055                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79035.127055                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46184500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46184500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.882586                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.882586                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69035.127055                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69035.127055                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        140101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            140101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8976812500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8976812500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       248246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        248246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.435636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.435636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83007.189422                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83007.189422                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7895194500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7895194500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.435624                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.435624                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73007.661223                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73007.661223                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85907769500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8039.841666                       # Cycle average of tags in use
system.l2.tags.total_refs                      951099                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    280133                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.395169                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     105.944088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        24.095203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7909.802375                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.965552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981426                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3620                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7889965                       # Number of tag accesses
system.l2.tags.data_accesses                  7889965                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85907769500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       17665664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17708480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12149504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12149504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          276026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              276695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       189836                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             189836                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            498395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         205635231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             206133626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       498395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           498395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      141424973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            141424973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      141424973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           498395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        205635231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            347558599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    189836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    275387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011030154250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11275                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11275                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              749173                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             178759                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      276696                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     189836                       # Number of write requests accepted
system.mem_ctrls.readBursts                    276696                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   189836                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    640                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11918                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4744251500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1380280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9920301500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17185.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35935.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   154916                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98331                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                276696                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               189836                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  206029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       212607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    140.233351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.232618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.282743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       156977     73.83%     73.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30609     14.40%     88.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4377      2.06%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2172      1.02%     91.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9707      4.57%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1182      0.56%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          600      0.28%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          471      0.22%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6512      3.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       212607                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.483016                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.846851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.343220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11151     98.90%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           68      0.60%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            7      0.06%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            6      0.05%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           26      0.23%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11275                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.834590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.801870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.062551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6814     60.43%     60.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              121      1.07%     61.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3756     33.31%     94.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              562      4.98%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.17%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11275                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17667584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   40960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12147840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17708544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12149504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       205.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       141.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    206.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    141.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85907749000                       # Total gap between requests
system.mem_ctrls.avgGap                     184141.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     17624768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12147840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 498394.967640266812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 205159185.281838804483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 141405603.599101722240                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       276027                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       189836                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18783000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9901518500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2010266095000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28076.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35871.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10589488.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    54.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            757853880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            402789915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           982099860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          493530120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6781323120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25197828120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11769360000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46384785015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.937019                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30336155750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2868580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  52703033750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            760245780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            404053650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           988932840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          497278080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6781323120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25632893730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11402988960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46467716160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.902370                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29382694750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2868580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  53656494750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     85907769500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85907769500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662474                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662474                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662474                       # number of overall hits
system.cpu.icache.overall_hits::total         9662474                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          758                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            758                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          758                       # number of overall misses
system.cpu.icache.overall_misses::total           758                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55721500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55721500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55721500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55721500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663232                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663232                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663232                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663232                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73511.213720                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73511.213720                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73511.213720                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73511.213720                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.icache.writebacks::total               245                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          758                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          758                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54963500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54963500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54963500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54963500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72511.213720                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72511.213720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72511.213720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72511.213720                       # average overall mshr miss latency
system.cpu.icache.replacements                    245                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662474                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662474                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          758                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           758                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55721500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55721500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663232                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663232                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73511.213720                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73511.213720                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54963500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54963500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72511.213720                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72511.213720                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85907769500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           421.036414                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663232                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12748.327177                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   421.036414                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.411168                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.411168                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9663990                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9663990                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85907769500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85907769500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85907769500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51546465                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51546465                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51546972                       # number of overall hits
system.cpu.dcache.overall_hits::total        51546972                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       526814                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         526814                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       534726                       # number of overall misses
system.cpu.dcache.overall_misses::total        534726                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28380061000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28380061000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28380061000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28380061000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52073279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52073279                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52081698                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52081698                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010117                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010117                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010267                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010267                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53871.121496                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53871.121496                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53074.024828                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53074.024828                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       195700                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3226                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.663360                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       382195                       # number of writebacks
system.cpu.dcache.writebacks::total            382195                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58551                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58551                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58551                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58551                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       468263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       468263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       476169                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       476169                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26259779000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26259779000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26861997999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26861997999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008992                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008992                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009143                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009143                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56079.124338                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56079.124338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56412.740012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56412.740012                       # average overall mshr miss latency
system.cpu.dcache.replacements                 474120                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40882828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40882828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       240350                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        240350                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10459647000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10459647000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41123178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41123178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43518.398169                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43518.398169                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       240340                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       240340                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10218546000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10218546000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005844                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005844                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42517.042523                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42517.042523                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10663637                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10663637                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       286464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       286464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17920414000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17920414000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026161                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026161                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62557.298648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62557.298648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58541                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58541                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       227923                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       227923                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16041233000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16041233000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020815                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020815                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70380.053790                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70380.053790                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    602218999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    602218999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76172.400582                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76172.400582                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85907769500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2013.625781                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52023216                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            476168                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.253910                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2013.625781                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1389                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         417130360                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        417130360                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85907769500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85907769500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
