
---------- Begin Simulation Statistics ----------
host_inst_rate                                 222939                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380376                       # Number of bytes of host memory used
host_seconds                                    89.71                       # Real time elapsed on the host
host_tick_rate                              254298482                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022813                       # Number of seconds simulated
sim_ticks                                 22813335000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4695182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 32007.101906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 27804.332271                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4268536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    13655702000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.090869                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               426646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            291081                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3769266500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028873                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135564                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 63093.714235                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 64280.324215                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2086826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   12669974943                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.087781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              200812                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           128610                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4641167969                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72202                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 32743.565406                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.003464                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           94295                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3087554500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6982820                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 41956.078244                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 40480.321463                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6355362                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     26325676943                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.089857                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                627458                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             419691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   8410434469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207766                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996638                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.557768                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6982820                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 41956.078244                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 40480.321463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6355362                       # number of overall hits
system.cpu.dcache.overall_miss_latency    26325676943                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.089857                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               627458                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            419691                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   8410434469                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029754                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207766                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167872                       # number of replacements
system.cpu.dcache.sampled_refs                 168896                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.557768                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6418633                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525079644000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72164                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13359603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 67035.593220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 65823.913043                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13359308                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       19775500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  295                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15139500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        67100                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               57832.502165                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       335500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13359603                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 67035.593220                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 65823.913043                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13359308                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        19775500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   295                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 64                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15139500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.207078                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            106.023921                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13359603                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 67035.593220                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 65823.913043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13359308                       # number of overall hits
system.cpu.icache.overall_miss_latency       19775500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  295                       # number of overall misses
system.cpu.icache.overall_mshr_hits                64                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15139500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                106.023921                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13359308                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 42385.216050                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1189456318                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 28063                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70380.876657                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 58748.721581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1574                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2235085500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.952777                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      31757                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    2815                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1700305500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.868321                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 28942                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135796                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       70654.593687                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  58682.572979                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          98288                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             2650112500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.276208                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        37508                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      3421                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        2000195500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.251002                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   34085                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59183.787091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 43292.132953                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2300532988                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38871                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1682808500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38871                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72164                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72164                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.447128                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169127                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        70529.098390                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   58712.948419                       # average overall mshr miss latency
system.l2.demand_hits                           99862                       # number of demand (read+write) hits
system.l2.demand_miss_latency              4885198000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.409544                       # miss rate for demand accesses
system.l2.demand_misses                         69265                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       6236                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         3700501000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.372661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    63027                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.154135                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.328273                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   2525.355578                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5378.426448                       # Average occupied blocks per context
system.l2.overall_accesses                     169127                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       70529.098390                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  53682.701921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          99862                       # number of overall hits
system.l2.overall_miss_latency             4885198000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.409544                       # miss rate for overall accesses
system.l2.overall_misses                        69265                       # number of overall misses
system.l2.overall_mshr_hits                      6236                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        4889957318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.538589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   91090                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.493782                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         13857                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        13964                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        79438                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            28356                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        37118                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          79497                       # number of replacements
system.l2.sampled_refs                          89254                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7903.782026                       # Cycle average of tags in use
system.l2.total_refs                           129162                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            43090                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31442580                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1814065                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1896297                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        50946                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1903049                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1918626                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7570                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       223249                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12600396                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.796644                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.827750                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9678563     76.81%     76.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       737441      5.85%     82.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       570544      4.53%     87.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       484132      3.84%     91.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       392275      3.11%     94.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        84657      0.67%     94.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78023      0.62%     95.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       351512      2.79%     98.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       223249      1.77%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12600396                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50839                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7377625                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.418409                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.418409                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1079083                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          112                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7609                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     23054459                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7538469                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3925885                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1312462                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        56958                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4876845                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4687730                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189115                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3677051                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3490494                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186557                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199794                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197236                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2558                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1918626                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3355063                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8054685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        43230                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             28722619                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        818086                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.135266                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3355212                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1821635                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.024989                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     13912858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.064466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.202042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9213263     66.22%     66.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         581357      4.18%     70.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          48464      0.35%     70.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37541      0.27%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         519674      3.74%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43491      0.31%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         582842      4.19%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         951300      6.84%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1934926     13.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     13912858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                271231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1030459                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73219                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.129760                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6165625                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336659                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7701406                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14638036                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812884                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6260349                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.032004                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14840657                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62278                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        405381                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5054714                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       107131                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1857370                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17554342                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4828966                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       300743                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     16024619                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          764                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1312462                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         9963                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1157777                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1596                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64799                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2110821                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       560983                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64799                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4704                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57574                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.705015                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.705015                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8175051     50.08%     50.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4017      0.02%     50.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     50.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       866915      5.31%     55.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3374      0.02%     55.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     55.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1020046      6.25%     61.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          664      0.00%     61.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4904180     30.04%     91.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1351036      8.28%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16325364                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        55884                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003423                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          758      1.36%      1.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          485      0.87%      2.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      2.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      2.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42729     76.46%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            7      0.01%     78.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        11152     19.96%     98.65% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          753      1.35%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     13912858                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.173401                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.827762                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      8445156     60.70%     60.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1616570     11.62%     72.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       720649      5.18%     77.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1180747      8.49%     85.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       906362      6.51%     92.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       258074      1.85%     94.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       695407      5.00%     99.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        82149      0.59%     99.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7744      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     13912858                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.150963                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17481123                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16325364                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7406871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         9766                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3535960                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3355093                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3355063                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       985757                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       999156                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5054714                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1857370                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14184089                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       816653                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21391                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7632502                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       242786                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         4263                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     32021298                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     22563840                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     15655656                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3887596                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1312462                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       263644                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8616193                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       440268                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  5582                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
