{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671467853070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671467853070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 19 11:37:33 2022 " "Processing started: Mon Dec 19 11:37:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671467853070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1671467853070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1671467853070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1671467853172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1671467853172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CPU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671467858296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671467858296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671467858297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671467858297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file Regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Found entity 1: Regfile" {  } { { "Regfile.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/Regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671467858298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671467858298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671467858299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671467858299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU.v 1 1 " "Found 1 design units, including 1 entities, in source file CU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671467858300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671467858300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671467858301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671467858301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CPU_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671467858302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671467858302 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst CPU.v(36) " "Verilog HDL Implicit Net warning at CPU.v(36): created implicit net for \"rst\"" {  } { { "CPU.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CPU.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1671467858303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1671467858329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU.v(45) " "Verilog HDL assignment warning at CPU.v(45): truncated value with size 32 to match size of target (4)" {  } { { "CPU.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CPU.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1671467858330 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 CPU.v(72) " "Verilog HDL Always Construct warning at CPU.v(72): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CPU.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1671467858330 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2 CPU.v(72) " "Verilog HDL Always Construct warning at CPU.v(72): variable \"rs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CPU.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1671467858330 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BrEq CPU.v(50) " "Verilog HDL Always Construct warning at CPU.v(50): inferring latch(es) for variable \"BrEq\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CPU.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1671467858331 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU.v(84) " "Verilog HDL assignment warning at CPU.v(84): truncated value with size 32 to match size of target (4)" {  } { { "CPU.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CPU.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1671467858331 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrEq CPU.v(50) " "Inferred latch for \"BrEq\" at CPU.v(50)" {  } { { "CPU.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CPU.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671467858332 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:cu " "Elaborating entity \"CU\" for hierarchy \"CU:cu\"" {  } { { "CPU.v" "cu" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CPU.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671467858340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CU.v(10) " "Verilog HDL assignment warning at CU.v(10): truncated value with size 32 to match size of target (4)" {  } { { "CU.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CU.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1671467858340 "|CPU|CU:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CU.v(15) " "Verilog HDL assignment warning at CU.v(15): truncated value with size 32 to match size of target (4)" {  } { { "CU.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CU.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1671467858340 "|CPU|CU:cu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "CU.v(39) " "Verilog HDL Case Statement warning at CU.v(39): case item expression never matches the case expression" {  } { { "CU.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CU.v" 39 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1671467858340 "|CPU|CU:cu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "CU.v(45) " "Verilog HDL Case Statement warning at CU.v(45): case item expression never matches the case expression" {  } { { "CU.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CU.v" 45 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1671467858340 "|CPU|CU:cu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "CU.v(51) " "Verilog HDL Case Statement warning at CU.v(51): case item expression never matches the case expression" {  } { { "CU.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CU.v" 51 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1671467858340 "|CPU|CU:cu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "CU.v(57) " "Verilog HDL Case Statement warning at CU.v(57): case item expression never matches the case expression" {  } { { "CU.v" "" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CU.v" 57 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1671467858340 "|CPU|CU:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom\"" {  } { { "CPU.v" "rom" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CPU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671467858341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile Regfile:regFile " "Elaborating entity \"Regfile\" for hierarchy \"Regfile:regFile\"" {  } { { "CPU.v" "regFile" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CPU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671467858343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram\"" {  } { { "CPU.v" "ram" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CPU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671467858349 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "chip " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"chip\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1671467858456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "CPU.v" "alu" { Text "/media/jto/SDXC/Fall2022/CompArc/CPU/CPU.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671467858460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671467860193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 19 11:37:40 2022 " "Processing ended: Mon Dec 19 11:37:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671467860193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671467860193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671467860193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1671467860193 ""}
