# VITI
Source files (in Verilog)

For Xilinx Spartan 6 Architecture (and previous generation FPGAs): https://github.com/5238801/VITI/tree/main/Spartan6
For Xilinx Virtex 6 Architecture (and 7 Series FPGAs): https://github.com/5238801/VITI/tree/main/Virtex6
For Xilinx UltraSCALE+ Architecture (and UltraSCALE FPGAs): https://github.com/5238801/VITI/tree/main/UltraSCALE%2B
