{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 14:49:58 2011 " "Info: Processing started: Wed Oct 12 14:49:58 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_level -c top_level --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level -c top_level --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_controller:inst\|add_1\[2\] " "Warning: Node \"LCD_controller:inst\|add_1\[2\]\" is a latch" {  } { { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_controller:inst\|add_1\[1\] " "Warning: Node \"LCD_controller:inst\|add_1\[1\]\" is a latch" {  } { { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_controller:inst\|add_1\[0\] " "Warning: Node \"LCD_controller:inst\|add_1\[0\]\" is a latch" {  } { { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock_50Mhz " "Info: Assuming node \"Clock_50Mhz\" is an undefined clock" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LCD_controller:inst\|clock_400Hz " "Info: Detected ripple clock \"LCD_controller:inst\|clock_400Hz\" as buffer" {  } { { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 34 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_controller:inst\|clock_400Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pattern_gen:inst1\|clock_500Khz " "Info: Detected ripple clock \"pattern_gen:inst1\|clock_500Khz\" as buffer" {  } { { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pattern_gen:inst1\|clock_500Khz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock_50Mhz register pattern_gen:inst1\|address_temp\[0\] register pattern_gen:inst1\|state.start_inc_gen 171.26 MHz 5.839 ns Internal " "Info: Clock \"Clock_50Mhz\" has Internal fmax of 171.26 MHz between source register \"pattern_gen:inst1\|address_temp\[0\]\" and destination register \"pattern_gen:inst1\|state.start_inc_gen\" (period= 5.839 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.618 ns + Longest register register " "Info: + Longest register to register delay is 5.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pattern_gen:inst1\|address_temp\[0\] 1 REG LCFF_X29_Y9_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N7; Fanout = 3; REG Node = 'pattern_gen:inst1\|address_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pattern_gen:inst1|address_temp[0] } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.504 ns) 0.837 ns pattern_gen:inst1\|Add1~1 2 COMB LCCOMB_X29_Y9_N14 2 " "Info: 2: + IC(0.333 ns) + CELL(0.504 ns) = 0.837 ns; Loc. = LCCOMB_X29_Y9_N14; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pattern_gen:inst1|address_temp[0] pattern_gen:inst1|Add1~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.908 ns pattern_gen:inst1\|Add1~3 3 COMB LCCOMB_X29_Y9_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.908 ns; Loc. = LCCOMB_X29_Y9_N16; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~1 pattern_gen:inst1|Add1~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.979 ns pattern_gen:inst1\|Add1~5 4 COMB LCCOMB_X29_Y9_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.979 ns; Loc. = LCCOMB_X29_Y9_N18; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~3 pattern_gen:inst1|Add1~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.050 ns pattern_gen:inst1\|Add1~7 5 COMB LCCOMB_X29_Y9_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.050 ns; Loc. = LCCOMB_X29_Y9_N20; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~5 pattern_gen:inst1|Add1~7 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.121 ns pattern_gen:inst1\|Add1~9 6 COMB LCCOMB_X29_Y9_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.121 ns; Loc. = LCCOMB_X29_Y9_N22; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~7 pattern_gen:inst1|Add1~9 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.192 ns pattern_gen:inst1\|Add1~11 7 COMB LCCOMB_X29_Y9_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.192 ns; Loc. = LCCOMB_X29_Y9_N24; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~9 pattern_gen:inst1|Add1~11 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.263 ns pattern_gen:inst1\|Add1~13 8 COMB LCCOMB_X29_Y9_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.263 ns; Loc. = LCCOMB_X29_Y9_N26; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~11 pattern_gen:inst1|Add1~13 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.334 ns pattern_gen:inst1\|Add1~15 9 COMB LCCOMB_X29_Y9_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.334 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~13 pattern_gen:inst1|Add1~15 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.480 ns pattern_gen:inst1\|Add1~17 10 COMB LCCOMB_X29_Y9_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 1.480 ns; Loc. = LCCOMB_X29_Y9_N30; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { pattern_gen:inst1|Add1~15 pattern_gen:inst1|Add1~17 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.551 ns pattern_gen:inst1\|Add1~19 11 COMB LCCOMB_X29_Y8_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.551 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~17 pattern_gen:inst1|Add1~19 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.622 ns pattern_gen:inst1\|Add1~21 12 COMB LCCOMB_X29_Y8_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.622 ns; Loc. = LCCOMB_X29_Y8_N2; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~19 pattern_gen:inst1|Add1~21 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.693 ns pattern_gen:inst1\|Add1~23 13 COMB LCCOMB_X29_Y8_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.693 ns; Loc. = LCCOMB_X29_Y8_N4; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~21 pattern_gen:inst1|Add1~23 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.764 ns pattern_gen:inst1\|Add1~25 14 COMB LCCOMB_X29_Y8_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.764 ns; Loc. = LCCOMB_X29_Y8_N6; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~23 pattern_gen:inst1|Add1~25 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.835 ns pattern_gen:inst1\|Add1~27 15 COMB LCCOMB_X29_Y8_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.835 ns; Loc. = LCCOMB_X29_Y8_N8; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~25 pattern_gen:inst1|Add1~27 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.906 ns pattern_gen:inst1\|Add1~29 16 COMB LCCOMB_X29_Y8_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.906 ns; Loc. = LCCOMB_X29_Y8_N10; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~27 pattern_gen:inst1|Add1~29 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.316 ns pattern_gen:inst1\|Add1~30 17 COMB LCCOMB_X29_Y8_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 2.316 ns; Loc. = LCCOMB_X29_Y8_N12; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pattern_gen:inst1|Add1~29 pattern_gen:inst1|Add1~30 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.410 ns) 2.998 ns pattern_gen:inst1\|Equal0~1 18 COMB LCCOMB_X29_Y8_N20 1 " "Info: 18: + IC(0.272 ns) + CELL(0.410 ns) = 2.998 ns; Loc. = LCCOMB_X29_Y8_N20; Fanout = 1; COMB Node = 'pattern_gen:inst1\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { pattern_gen:inst1|Add1~30 pattern_gen:inst1|Equal0~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.393 ns) 4.424 ns pattern_gen:inst1\|Equal0~5 19 COMB LCCOMB_X29_Y9_N4 3 " "Info: 19: + IC(1.033 ns) + CELL(0.393 ns) = 4.424 ns; Loc. = LCCOMB_X29_Y9_N4; Fanout = 3; COMB Node = 'pattern_gen:inst1\|Equal0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { pattern_gen:inst1|Equal0~1 pattern_gen:inst1|Equal0~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.150 ns) 5.534 ns pattern_gen:inst1\|Selector86~0 20 COMB LCCOMB_X22_Y9_N22 1 " "Info: 20: + IC(0.960 ns) + CELL(0.150 ns) = 5.534 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 1; COMB Node = 'pattern_gen:inst1\|Selector86~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { pattern_gen:inst1|Equal0~5 pattern_gen:inst1|Selector86~0 } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.618 ns pattern_gen:inst1\|state.start_inc_gen 21 REG LCFF_X22_Y9_N23 36 " "Info: 21: + IC(0.000 ns) + CELL(0.084 ns) = 5.618 ns; Loc. = LCFF_X22_Y9_N23; Fanout = 36; REG Node = 'pattern_gen:inst1\|state.start_inc_gen'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pattern_gen:inst1|Selector86~0 pattern_gen:inst1|state.start_inc_gen } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.020 ns ( 53.76 % ) " "Info: Total cell delay = 3.020 ns ( 53.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.598 ns ( 46.24 % ) " "Info: Total interconnect delay = 2.598 ns ( 46.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.618 ns" { pattern_gen:inst1|address_temp[0] pattern_gen:inst1|Add1~1 pattern_gen:inst1|Add1~3 pattern_gen:inst1|Add1~5 pattern_gen:inst1|Add1~7 pattern_gen:inst1|Add1~9 pattern_gen:inst1|Add1~11 pattern_gen:inst1|Add1~13 pattern_gen:inst1|Add1~15 pattern_gen:inst1|Add1~17 pattern_gen:inst1|Add1~19 pattern_gen:inst1|Add1~21 pattern_gen:inst1|Add1~23 pattern_gen:inst1|Add1~25 pattern_gen:inst1|Add1~27 pattern_gen:inst1|Add1~29 pattern_gen:inst1|Add1~30 pattern_gen:inst1|Equal0~1 pattern_gen:inst1|Equal0~5 pattern_gen:inst1|Selector86~0 pattern_gen:inst1|state.start_inc_gen } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.618 ns" { pattern_gen:inst1|address_temp[0] {} pattern_gen:inst1|Add1~1 {} pattern_gen:inst1|Add1~3 {} pattern_gen:inst1|Add1~5 {} pattern_gen:inst1|Add1~7 {} pattern_gen:inst1|Add1~9 {} pattern_gen:inst1|Add1~11 {} pattern_gen:inst1|Add1~13 {} pattern_gen:inst1|Add1~15 {} pattern_gen:inst1|Add1~17 {} pattern_gen:inst1|Add1~19 {} pattern_gen:inst1|Add1~21 {} pattern_gen:inst1|Add1~23 {} pattern_gen:inst1|Add1~25 {} pattern_gen:inst1|Add1~27 {} pattern_gen:inst1|Add1~29 {} pattern_gen:inst1|Add1~30 {} pattern_gen:inst1|Equal0~1 {} pattern_gen:inst1|Equal0~5 {} pattern_gen:inst1|Selector86~0 {} pattern_gen:inst1|state.start_inc_gen {} } { 0.000ns 0.333ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.272ns 1.033ns 0.960ns 0.000ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.410ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50Mhz destination 6.609 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock_50Mhz\" to destination register is 6.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50Mhz } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.787 ns) 3.515 ns pattern_gen:inst1\|clock_500Khz 2 REG LCFF_X28_Y7_N21 2 " "Info: 2: + IC(1.729 ns) + CELL(0.787 ns) = 3.515 ns; Loc. = LCFF_X28_Y7_N21; Fanout = 2; REG Node = 'pattern_gen:inst1\|clock_500Khz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.000 ns) 5.080 ns pattern_gen:inst1\|clock_500Khz~clkctrl 3 COMB CLKCTRL_G15 57 " "Info: 3: + IC(1.565 ns) + CELL(0.000 ns) = 5.080 ns; Loc. = CLKCTRL_G15; Fanout = 57; COMB Node = 'pattern_gen:inst1\|clock_500Khz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 6.609 ns pattern_gen:inst1\|state.start_inc_gen 4 REG LCFF_X22_Y9_N23 36 " "Info: 4: + IC(0.992 ns) + CELL(0.537 ns) = 6.609 ns; Loc. = LCFF_X22_Y9_N23; Fanout = 36; REG Node = 'pattern_gen:inst1\|state.start_inc_gen'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|state.start_inc_gen } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.15 % ) " "Info: Total cell delay = 2.323 ns ( 35.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.286 ns ( 64.85 % ) " "Info: Total interconnect delay = 4.286 ns ( 64.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.609 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|state.start_inc_gen } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.609 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} pattern_gen:inst1|clock_500Khz {} pattern_gen:inst1|clock_500Khz~clkctrl {} pattern_gen:inst1|state.start_inc_gen {} } { 0.000ns 0.000ns 1.729ns 1.565ns 0.992ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50Mhz source 6.616 ns - Longest register " "Info: - Longest clock path from clock \"Clock_50Mhz\" to source register is 6.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50Mhz } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.787 ns) 3.515 ns pattern_gen:inst1\|clock_500Khz 2 REG LCFF_X28_Y7_N21 2 " "Info: 2: + IC(1.729 ns) + CELL(0.787 ns) = 3.515 ns; Loc. = LCFF_X28_Y7_N21; Fanout = 2; REG Node = 'pattern_gen:inst1\|clock_500Khz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.000 ns) 5.080 ns pattern_gen:inst1\|clock_500Khz~clkctrl 3 COMB CLKCTRL_G15 57 " "Info: 3: + IC(1.565 ns) + CELL(0.000 ns) = 5.080 ns; Loc. = CLKCTRL_G15; Fanout = 57; COMB Node = 'pattern_gen:inst1\|clock_500Khz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 6.616 ns pattern_gen:inst1\|address_temp\[0\] 4 REG LCFF_X29_Y9_N7 3 " "Info: 4: + IC(0.999 ns) + CELL(0.537 ns) = 6.616 ns; Loc. = LCFF_X29_Y9_N7; Fanout = 3; REG Node = 'pattern_gen:inst1\|address_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|address_temp[0] } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.11 % ) " "Info: Total cell delay = 2.323 ns ( 35.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.293 ns ( 64.89 % ) " "Info: Total interconnect delay = 4.293 ns ( 64.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.616 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|address_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.616 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} pattern_gen:inst1|clock_500Khz {} pattern_gen:inst1|clock_500Khz~clkctrl {} pattern_gen:inst1|address_temp[0] {} } { 0.000ns 0.000ns 1.729ns 1.565ns 0.999ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.609 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|state.start_inc_gen } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.609 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} pattern_gen:inst1|clock_500Khz {} pattern_gen:inst1|clock_500Khz~clkctrl {} pattern_gen:inst1|state.start_inc_gen {} } { 0.000ns 0.000ns 1.729ns 1.565ns 0.992ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.616 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|address_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.616 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} pattern_gen:inst1|clock_500Khz {} pattern_gen:inst1|clock_500Khz~clkctrl {} pattern_gen:inst1|address_temp[0] {} } { 0.000ns 0.000ns 1.729ns 1.565ns 0.999ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.618 ns" { pattern_gen:inst1|address_temp[0] pattern_gen:inst1|Add1~1 pattern_gen:inst1|Add1~3 pattern_gen:inst1|Add1~5 pattern_gen:inst1|Add1~7 pattern_gen:inst1|Add1~9 pattern_gen:inst1|Add1~11 pattern_gen:inst1|Add1~13 pattern_gen:inst1|Add1~15 pattern_gen:inst1|Add1~17 pattern_gen:inst1|Add1~19 pattern_gen:inst1|Add1~21 pattern_gen:inst1|Add1~23 pattern_gen:inst1|Add1~25 pattern_gen:inst1|Add1~27 pattern_gen:inst1|Add1~29 pattern_gen:inst1|Add1~30 pattern_gen:inst1|Equal0~1 pattern_gen:inst1|Equal0~5 pattern_gen:inst1|Selector86~0 pattern_gen:inst1|state.start_inc_gen } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.618 ns" { pattern_gen:inst1|address_temp[0] {} pattern_gen:inst1|Add1~1 {} pattern_gen:inst1|Add1~3 {} pattern_gen:inst1|Add1~5 {} pattern_gen:inst1|Add1~7 {} pattern_gen:inst1|Add1~9 {} pattern_gen:inst1|Add1~11 {} pattern_gen:inst1|Add1~13 {} pattern_gen:inst1|Add1~15 {} pattern_gen:inst1|Add1~17 {} pattern_gen:inst1|Add1~19 {} pattern_gen:inst1|Add1~21 {} pattern_gen:inst1|Add1~23 {} pattern_gen:inst1|Add1~25 {} pattern_gen:inst1|Add1~27 {} pattern_gen:inst1|Add1~29 {} pattern_gen:inst1|Add1~30 {} pattern_gen:inst1|Equal0~1 {} pattern_gen:inst1|Equal0~5 {} pattern_gen:inst1|Selector86~0 {} pattern_gen:inst1|state.start_inc_gen {} } { 0.000ns 0.333ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.272ns 1.033ns 0.960ns 0.000ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.410ns 0.393ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.609 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|state.start_inc_gen } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.609 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} pattern_gen:inst1|clock_500Khz {} pattern_gen:inst1|clock_500Khz~clkctrl {} pattern_gen:inst1|state.start_inc_gen {} } { 0.000ns 0.000ns 1.729ns 1.565ns 0.992ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.616 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|address_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.616 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} pattern_gen:inst1|clock_500Khz {} pattern_gen:inst1|clock_500Khz~clkctrl {} pattern_gen:inst1|address_temp[0] {} } { 0.000ns 0.000ns 1.729ns 1.565ns 0.999ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clock_50Mhz 91 " "Warning: Circuit may not operate. Detected 91 non-operational path(s) clocked by clock \"Clock_50Mhz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "sram_control:inst2\|data_in_temp\[0\] LCD_controller:inst\|data_bus_value\[0\] Clock_50Mhz 2.494 ns " "Info: Found hold time violation between source  pin or register \"sram_control:inst2\|data_in_temp\[0\]\" and destination pin or register \"LCD_controller:inst\|data_bus_value\[0\]\" for clock \"Clock_50Mhz\" (Hold time is 2.494 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.962 ns + Largest " "Info: + Largest clock skew is 3.962 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50Mhz destination 6.640 ns + Longest register " "Info: + Longest clock path from clock \"Clock_50Mhz\" to destination register is 6.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50Mhz } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.787 ns) 3.515 ns LCD_controller:inst\|clock_400Hz 2 REG LCFF_X28_Y7_N3 2 " "Info: 2: + IC(1.729 ns) + CELL(0.787 ns) = 3.515 ns; Loc. = LCFF_X28_Y7_N3; Fanout = 2; REG Node = 'LCD_controller:inst\|clock_400Hz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { Clock_50Mhz LCD_controller:inst|clock_400Hz } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.000 ns) 5.093 ns LCD_controller:inst\|clock_400Hz~clkctrl 3 COMB CLKCTRL_G12 95 " "Info: 3: + IC(1.578 ns) + CELL(0.000 ns) = 5.093 ns; Loc. = CLKCTRL_G12; Fanout = 95; COMB Node = 'LCD_controller:inst\|clock_400Hz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { LCD_controller:inst|clock_400Hz LCD_controller:inst|clock_400Hz~clkctrl } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 6.640 ns LCD_controller:inst\|data_bus_value\[0\] 4 REG LCFF_X28_Y8_N27 2 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 6.640 ns; Loc. = LCFF_X28_Y8_N27; Fanout = 2; REG Node = 'LCD_controller:inst\|data_bus_value\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { LCD_controller:inst|clock_400Hz~clkctrl LCD_controller:inst|data_bus_value[0] } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.98 % ) " "Info: Total cell delay = 2.323 ns ( 34.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.317 ns ( 65.02 % ) " "Info: Total interconnect delay = 4.317 ns ( 65.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { Clock_50Mhz LCD_controller:inst|clock_400Hz LCD_controller:inst|clock_400Hz~clkctrl LCD_controller:inst|data_bus_value[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.640 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} LCD_controller:inst|clock_400Hz {} LCD_controller:inst|clock_400Hz~clkctrl {} LCD_controller:inst|data_bus_value[0] {} } { 0.000ns 0.000ns 1.729ns 1.578ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50Mhz source 2.678 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock_50Mhz\" to source register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50Mhz } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock_50Mhz~clkctrl 2 COMB CLKCTRL_G2 73 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'Clock_50Mhz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock_50Mhz Clock_50Mhz~clkctrl } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns sram_control:inst2\|data_in_temp\[0\] 3 REG LCFF_X27_Y8_N11 3 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X27_Y8_N11; Fanout = 3; REG Node = 'sram_control:inst2\|data_in_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { Clock_50Mhz~clkctrl sram_control:inst2|data_in_temp[0] } "NODE_NAME" } } { "../SRAM_Control/sram_control.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/SRAM_Control/sram_control.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { Clock_50Mhz Clock_50Mhz~clkctrl sram_control:inst2|data_in_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} Clock_50Mhz~clkctrl {} sram_control:inst2|data_in_temp[0] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { Clock_50Mhz LCD_controller:inst|clock_400Hz LCD_controller:inst|clock_400Hz~clkctrl LCD_controller:inst|data_bus_value[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.640 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} LCD_controller:inst|clock_400Hz {} LCD_controller:inst|clock_400Hz~clkctrl {} LCD_controller:inst|data_bus_value[0] {} } { 0.000ns 0.000ns 1.729ns 1.578ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { Clock_50Mhz Clock_50Mhz~clkctrl sram_control:inst2|data_in_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} Clock_50Mhz~clkctrl {} sram_control:inst2|data_in_temp[0] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../SRAM_Control/sram_control.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/SRAM_Control/sram_control.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.484 ns - Shortest register register " "Info: - Shortest register to register delay is 1.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_control:inst2\|data_in_temp\[0\] 1 REG LCFF_X27_Y8_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y8_N11; Fanout = 3; REG Node = 'sram_control:inst2\|data_in_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_control:inst2|data_in_temp[0] } "NODE_NAME" } } { "../SRAM_Control/sram_control.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/SRAM_Control/sram_control.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns LCD_controller:inst\|Selector9~10 2 COMB LCCOMB_X27_Y8_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 1; COMB Node = 'LCD_controller:inst\|Selector9~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { sram_control:inst2|data_in_temp[0] LCD_controller:inst|Selector9~10 } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.149 ns) 0.902 ns LCD_controller:inst\|Selector9~11 3 COMB LCCOMB_X28_Y8_N8 1 " "Info: 3: + IC(0.430 ns) + CELL(0.149 ns) = 0.902 ns; Loc. = LCCOMB_X28_Y8_N8; Fanout = 1; COMB Node = 'LCD_controller:inst\|Selector9~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { LCD_controller:inst|Selector9~10 LCD_controller:inst|Selector9~11 } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.242 ns) 1.400 ns LCD_controller:inst\|Selector9~19 4 COMB LCCOMB_X28_Y8_N26 1 " "Info: 4: + IC(0.256 ns) + CELL(0.242 ns) = 1.400 ns; Loc. = LCCOMB_X28_Y8_N26; Fanout = 1; COMB Node = 'LCD_controller:inst\|Selector9~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { LCD_controller:inst|Selector9~11 LCD_controller:inst|Selector9~19 } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.484 ns LCD_controller:inst\|data_bus_value\[0\] 5 REG LCFF_X28_Y8_N27 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.484 ns; Loc. = LCFF_X28_Y8_N27; Fanout = 2; REG Node = 'LCD_controller:inst\|data_bus_value\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_controller:inst|Selector9~19 LCD_controller:inst|data_bus_value[0] } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.798 ns ( 53.77 % ) " "Info: Total cell delay = 0.798 ns ( 53.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.686 ns ( 46.23 % ) " "Info: Total interconnect delay = 0.686 ns ( 46.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { sram_control:inst2|data_in_temp[0] LCD_controller:inst|Selector9~10 LCD_controller:inst|Selector9~11 LCD_controller:inst|Selector9~19 LCD_controller:inst|data_bus_value[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.484 ns" { sram_control:inst2|data_in_temp[0] {} LCD_controller:inst|Selector9~10 {} LCD_controller:inst|Selector9~11 {} LCD_controller:inst|Selector9~19 {} LCD_controller:inst|data_bus_value[0] {} } { 0.000ns 0.000ns 0.430ns 0.256ns 0.000ns } { 0.000ns 0.323ns 0.149ns 0.242ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { Clock_50Mhz LCD_controller:inst|clock_400Hz LCD_controller:inst|clock_400Hz~clkctrl LCD_controller:inst|data_bus_value[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.640 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} LCD_controller:inst|clock_400Hz {} LCD_controller:inst|clock_400Hz~clkctrl {} LCD_controller:inst|data_bus_value[0] {} } { 0.000ns 0.000ns 1.729ns 1.578ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { Clock_50Mhz Clock_50Mhz~clkctrl sram_control:inst2|data_in_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} Clock_50Mhz~clkctrl {} sram_control:inst2|data_in_temp[0] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { sram_control:inst2|data_in_temp[0] LCD_controller:inst|Selector9~10 LCD_controller:inst|Selector9~11 LCD_controller:inst|Selector9~19 LCD_controller:inst|data_bus_value[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.484 ns" { sram_control:inst2|data_in_temp[0] {} LCD_controller:inst|Selector9~10 {} LCD_controller:inst|Selector9~11 {} LCD_controller:inst|Selector9~19 {} LCD_controller:inst|data_bus_value[0] {} } { 0.000ns 0.000ns 0.430ns 0.256ns 0.000ns } { 0.000ns 0.323ns 0.149ns 0.242ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_controller:inst\|clock_count_400Hz\[2\] Reset Clock_50Mhz 5.986 ns register " "Info: tsu for register \"LCD_controller:inst\|clock_count_400Hz\[2\]\" (data pin = \"Reset\", clock pin = \"Clock_50Mhz\") is 5.986 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.696 ns + Longest pin register " "Info: + Longest pin to register delay is 8.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Reset 1 PIN PIN_W26 22 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 22; PIN Node = 'Reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 24 -160 8 40 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.190 ns) + CELL(0.438 ns) 7.490 ns LCD_controller:inst\|clock_count_400Hz\[2\]~66 2 COMB LCCOMB_X25_Y7_N22 20 " "Info: 2: + IC(6.190 ns) + CELL(0.438 ns) = 7.490 ns; Loc. = LCCOMB_X25_Y7_N22; Fanout = 20; COMB Node = 'LCD_controller:inst\|clock_count_400Hz\[2\]~66'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.628 ns" { Reset LCD_controller:inst|clock_count_400Hz[2]~66 } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.510 ns) 8.696 ns LCD_controller:inst\|clock_count_400Hz\[2\] 3 REG LCFF_X25_Y8_N17 3 " "Info: 3: + IC(0.696 ns) + CELL(0.510 ns) = 8.696 ns; Loc. = LCFF_X25_Y8_N17; Fanout = 3; REG Node = 'LCD_controller:inst\|clock_count_400Hz\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { LCD_controller:inst|clock_count_400Hz[2]~66 LCD_controller:inst|clock_count_400Hz[2] } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 20.81 % ) " "Info: Total cell delay = 1.810 ns ( 20.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.886 ns ( 79.19 % ) " "Info: Total interconnect delay = 6.886 ns ( 79.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.696 ns" { Reset LCD_controller:inst|clock_count_400Hz[2]~66 LCD_controller:inst|clock_count_400Hz[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.696 ns" { Reset {} Reset~combout {} LCD_controller:inst|clock_count_400Hz[2]~66 {} LCD_controller:inst|clock_count_400Hz[2] {} } { 0.000ns 0.000ns 6.190ns 0.696ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50Mhz destination 2.674 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock_50Mhz\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50Mhz } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock_50Mhz~clkctrl 2 COMB CLKCTRL_G2 73 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'Clock_50Mhz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock_50Mhz Clock_50Mhz~clkctrl } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns LCD_controller:inst\|clock_count_400Hz\[2\] 3 REG LCFF_X25_Y8_N17 3 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X25_Y8_N17; Fanout = 3; REG Node = 'LCD_controller:inst\|clock_count_400Hz\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { Clock_50Mhz~clkctrl LCD_controller:inst|clock_count_400Hz[2] } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { Clock_50Mhz Clock_50Mhz~clkctrl LCD_controller:inst|clock_count_400Hz[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} Clock_50Mhz~clkctrl {} LCD_controller:inst|clock_count_400Hz[2] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.696 ns" { Reset LCD_controller:inst|clock_count_400Hz[2]~66 LCD_controller:inst|clock_count_400Hz[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.696 ns" { Reset {} Reset~combout {} LCD_controller:inst|clock_count_400Hz[2]~66 {} LCD_controller:inst|clock_count_400Hz[2] {} } { 0.000ns 0.000ns 6.190ns 0.696ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { Clock_50Mhz Clock_50Mhz~clkctrl LCD_controller:inst|clock_count_400Hz[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} Clock_50Mhz~clkctrl {} LCD_controller:inst|clock_count_400Hz[2] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock_50Mhz SRAM_ADDRESS\[0\] pattern_gen:inst1\|write_data 14.306 ns register " "Info: tco from clock \"Clock_50Mhz\" to destination pin \"SRAM_ADDRESS\[0\]\" through register \"pattern_gen:inst1\|write_data\" is 14.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50Mhz source 6.616 ns + Longest register " "Info: + Longest clock path from clock \"Clock_50Mhz\" to source register is 6.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50Mhz } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.787 ns) 3.515 ns pattern_gen:inst1\|clock_500Khz 2 REG LCFF_X28_Y7_N21 2 " "Info: 2: + IC(1.729 ns) + CELL(0.787 ns) = 3.515 ns; Loc. = LCFF_X28_Y7_N21; Fanout = 2; REG Node = 'pattern_gen:inst1\|clock_500Khz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.000 ns) 5.080 ns pattern_gen:inst1\|clock_500Khz~clkctrl 3 COMB CLKCTRL_G15 57 " "Info: 3: + IC(1.565 ns) + CELL(0.000 ns) = 5.080 ns; Loc. = CLKCTRL_G15; Fanout = 57; COMB Node = 'pattern_gen:inst1\|clock_500Khz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 6.616 ns pattern_gen:inst1\|write_data 4 REG LCFF_X27_Y9_N9 47 " "Info: 4: + IC(0.999 ns) + CELL(0.537 ns) = 6.616 ns; Loc. = LCFF_X27_Y9_N9; Fanout = 47; REG Node = 'pattern_gen:inst1\|write_data'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|write_data } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.11 % ) " "Info: Total cell delay = 2.323 ns ( 35.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.293 ns ( 64.89 % ) " "Info: Total interconnect delay = 4.293 ns ( 64.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.616 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|write_data } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.616 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} pattern_gen:inst1|clock_500Khz {} pattern_gen:inst1|clock_500Khz~clkctrl {} pattern_gen:inst1|write_data {} } { 0.000ns 0.000ns 1.729ns 1.565ns 0.999ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.440 ns + Longest register pin " "Info: + Longest register to pin delay is 7.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pattern_gen:inst1\|write_data 1 REG LCFF_X27_Y9_N9 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y9_N9; Fanout = 47; REG Node = 'pattern_gen:inst1\|write_data'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pattern_gen:inst1|write_data } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.271 ns) 1.358 ns sram_control:inst2\|address_out\[0\]~17 2 COMB LCCOMB_X28_Y12_N14 7 " "Info: 2: + IC(1.087 ns) + CELL(0.271 ns) = 1.358 ns; Loc. = LCCOMB_X28_Y12_N14; Fanout = 7; COMB Node = 'sram_control:inst2\|address_out\[0\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { pattern_gen:inst1|write_data sram_control:inst2|address_out[0]~17 } "NODE_NAME" } } { "../SRAM_Control/sram_control.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/SRAM_Control/sram_control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.264 ns) + CELL(2.818 ns) 7.440 ns SRAM_ADDRESS\[0\] 3 PIN PIN_AE4 0 " "Info: 3: + IC(3.264 ns) + CELL(2.818 ns) = 7.440 ns; Loc. = PIN_AE4; Fanout = 0; PIN Node = 'SRAM_ADDRESS\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { sram_control:inst2|address_out[0]~17 SRAM_ADDRESS[0] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 296 720 896 312 "SRAM_ADDRESS\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.089 ns ( 41.52 % ) " "Info: Total cell delay = 3.089 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.351 ns ( 58.48 % ) " "Info: Total interconnect delay = 4.351 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.440 ns" { pattern_gen:inst1|write_data sram_control:inst2|address_out[0]~17 SRAM_ADDRESS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.440 ns" { pattern_gen:inst1|write_data {} sram_control:inst2|address_out[0]~17 {} SRAM_ADDRESS[0] {} } { 0.000ns 1.087ns 3.264ns } { 0.000ns 0.271ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.616 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|write_data } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.616 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} pattern_gen:inst1|clock_500Khz {} pattern_gen:inst1|clock_500Khz~clkctrl {} pattern_gen:inst1|write_data {} } { 0.000ns 0.000ns 1.729ns 1.565ns 0.999ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.440 ns" { pattern_gen:inst1|write_data sram_control:inst2|address_out[0]~17 SRAM_ADDRESS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.440 ns" { pattern_gen:inst1|write_data {} sram_control:inst2|address_out[0]~17 {} SRAM_ADDRESS[0] {} } { 0.000ns 1.087ns 3.264ns } { 0.000ns 0.271ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Switches\[14\] SRAM_ADDRESS\[14\] 12.545 ns Longest " "Info: Longest tpd from source pin \"Switches\[14\]\" to destination pin \"SRAM_ADDRESS\[14\]\" is 12.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Switches\[14\] 1 PIN PIN_U3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 3; PIN Node = 'Switches\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switches[14] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 312 72 240 328 "Switches\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.629 ns) + CELL(0.438 ns) 6.909 ns sram_control:inst2\|address_out\[14\]~3 2 COMB LCCOMB_X28_Y8_N24 8 " "Info: 2: + IC(5.629 ns) + CELL(0.438 ns) = 6.909 ns; Loc. = LCCOMB_X28_Y8_N24; Fanout = 8; COMB Node = 'sram_control:inst2\|address_out\[14\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.067 ns" { Switches[14] sram_control:inst2|address_out[14]~3 } "NODE_NAME" } } { "../SRAM_Control/sram_control.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/SRAM_Control/sram_control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.868 ns) + CELL(2.768 ns) 12.545 ns SRAM_ADDRESS\[14\] 3 PIN PIN_W10 0 " "Info: 3: + IC(2.868 ns) + CELL(2.768 ns) = 12.545 ns; Loc. = PIN_W10; Fanout = 0; PIN Node = 'SRAM_ADDRESS\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.636 ns" { sram_control:inst2|address_out[14]~3 SRAM_ADDRESS[14] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 296 720 896 312 "SRAM_ADDRESS\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.048 ns ( 32.27 % ) " "Info: Total cell delay = 4.048 ns ( 32.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.497 ns ( 67.73 % ) " "Info: Total interconnect delay = 8.497 ns ( 67.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.545 ns" { Switches[14] sram_control:inst2|address_out[14]~3 SRAM_ADDRESS[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.545 ns" { Switches[14] {} Switches[14]~combout {} sram_control:inst2|address_out[14]~3 {} SRAM_ADDRESS[14] {} } { 0.000ns 0.000ns 5.629ns 2.868ns } { 0.000ns 0.842ns 0.438ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LCD_controller:inst\|data_bus_value\[3\] Switches\[6\] Clock_50Mhz 3.011 ns register " "Info: th for register \"LCD_controller:inst\|data_bus_value\[3\]\" (data pin = \"Switches\[6\]\", clock pin = \"Clock_50Mhz\") is 3.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50Mhz destination 6.630 ns + Longest register " "Info: + Longest clock path from clock \"Clock_50Mhz\" to destination register is 6.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50Mhz } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.787 ns) 3.515 ns LCD_controller:inst\|clock_400Hz 2 REG LCFF_X28_Y7_N3 2 " "Info: 2: + IC(1.729 ns) + CELL(0.787 ns) = 3.515 ns; Loc. = LCFF_X28_Y7_N3; Fanout = 2; REG Node = 'LCD_controller:inst\|clock_400Hz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { Clock_50Mhz LCD_controller:inst|clock_400Hz } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.000 ns) 5.093 ns LCD_controller:inst\|clock_400Hz~clkctrl 3 COMB CLKCTRL_G12 95 " "Info: 3: + IC(1.578 ns) + CELL(0.000 ns) = 5.093 ns; Loc. = CLKCTRL_G12; Fanout = 95; COMB Node = 'LCD_controller:inst\|clock_400Hz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { LCD_controller:inst|clock_400Hz LCD_controller:inst|clock_400Hz~clkctrl } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 6.630 ns LCD_controller:inst\|data_bus_value\[3\] 4 REG LCFF_X28_Y9_N5 2 " "Info: 4: + IC(1.000 ns) + CELL(0.537 ns) = 6.630 ns; Loc. = LCFF_X28_Y9_N5; Fanout = 2; REG Node = 'LCD_controller:inst\|data_bus_value\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { LCD_controller:inst|clock_400Hz~clkctrl LCD_controller:inst|data_bus_value[3] } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.04 % ) " "Info: Total cell delay = 2.323 ns ( 35.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.307 ns ( 64.96 % ) " "Info: Total interconnect delay = 4.307 ns ( 64.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { Clock_50Mhz LCD_controller:inst|clock_400Hz LCD_controller:inst|clock_400Hz~clkctrl LCD_controller:inst|data_bus_value[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.630 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} LCD_controller:inst|clock_400Hz {} LCD_controller:inst|clock_400Hz~clkctrl {} LCD_controller:inst|data_bus_value[3] {} } { 0.000ns 0.000ns 1.729ns 1.578ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.885 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Switches\[6\] 1 PIN PIN_AC13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 4; PIN Node = 'Switches\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switches[6] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 312 72 240 328 "Switches\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.371 ns) 2.719 ns LCD_controller:inst\|Selector6~10 2 COMB LCCOMB_X28_Y9_N30 1 " "Info: 2: + IC(1.359 ns) + CELL(0.371 ns) = 2.719 ns; Loc. = LCCOMB_X28_Y9_N30; Fanout = 1; COMB Node = 'LCD_controller:inst\|Selector6~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { Switches[6] LCD_controller:inst|Selector6~10 } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 3.121 ns LCD_controller:inst\|Selector6~12 3 COMB LCCOMB_X28_Y9_N18 1 " "Info: 3: + IC(0.252 ns) + CELL(0.150 ns) = 3.121 ns; Loc. = LCCOMB_X28_Y9_N18; Fanout = 1; COMB Node = 'LCD_controller:inst\|Selector6~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { LCD_controller:inst|Selector6~10 LCD_controller:inst|Selector6~12 } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.420 ns) 3.801 ns LCD_controller:inst\|Selector6~13 4 COMB LCCOMB_X28_Y9_N4 1 " "Info: 4: + IC(0.260 ns) + CELL(0.420 ns) = 3.801 ns; Loc. = LCCOMB_X28_Y9_N4; Fanout = 1; COMB Node = 'LCD_controller:inst\|Selector6~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { LCD_controller:inst|Selector6~12 LCD_controller:inst|Selector6~13 } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.885 ns LCD_controller:inst\|data_bus_value\[3\] 5 REG LCFF_X28_Y9_N5 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.885 ns; Loc. = LCFF_X28_Y9_N5; Fanout = 2; REG Node = 'LCD_controller:inst\|data_bus_value\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_controller:inst|Selector6~13 LCD_controller:inst|data_bus_value[3] } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.014 ns ( 51.84 % ) " "Info: Total cell delay = 2.014 ns ( 51.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.871 ns ( 48.16 % ) " "Info: Total interconnect delay = 1.871 ns ( 48.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.885 ns" { Switches[6] LCD_controller:inst|Selector6~10 LCD_controller:inst|Selector6~12 LCD_controller:inst|Selector6~13 LCD_controller:inst|data_bus_value[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.885 ns" { Switches[6] {} Switches[6]~combout {} LCD_controller:inst|Selector6~10 {} LCD_controller:inst|Selector6~12 {} LCD_controller:inst|Selector6~13 {} LCD_controller:inst|data_bus_value[3] {} } { 0.000ns 0.000ns 1.359ns 0.252ns 0.260ns 0.000ns } { 0.000ns 0.989ns 0.371ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { Clock_50Mhz LCD_controller:inst|clock_400Hz LCD_controller:inst|clock_400Hz~clkctrl LCD_controller:inst|data_bus_value[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.630 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} LCD_controller:inst|clock_400Hz {} LCD_controller:inst|clock_400Hz~clkctrl {} LCD_controller:inst|data_bus_value[3] {} } { 0.000ns 0.000ns 1.729ns 1.578ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.885 ns" { Switches[6] LCD_controller:inst|Selector6~10 LCD_controller:inst|Selector6~12 LCD_controller:inst|Selector6~13 LCD_controller:inst|data_bus_value[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.885 ns" { Switches[6] {} Switches[6]~combout {} LCD_controller:inst|Selector6~10 {} LCD_controller:inst|Selector6~12 {} LCD_controller:inst|Selector6~13 {} LCD_controller:inst|data_bus_value[3] {} } { 0.000ns 0.000ns 1.359ns 0.252ns 0.260ns 0.000ns } { 0.000ns 0.989ns 0.371ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 14:49:59 2011 " "Info: Processing ended: Wed Oct 12 14:49:59 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
