<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4128" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4128{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4128{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4128{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4128{left:69px;bottom:1083px;letter-spacing:0.18px;}
#t5_4128{left:359px;bottom:933px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_4128{left:69px;bottom:845px;letter-spacing:0.13px;}
#t7_4128{left:69px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_4128{left:69px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_4128{left:560px;bottom:810px;}
#ta_4128{left:69px;bottom:779px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#tb_4128{left:69px;bottom:762px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#tc_4128{left:69px;bottom:745px;letter-spacing:-0.31px;word-spacing:-0.26px;}
#td_4128{left:69px;bottom:706px;letter-spacing:0.13px;}
#te_4128{left:69px;bottom:675px;letter-spacing:-0.12px;}
#tf_4128{left:90px;bottom:657px;letter-spacing:-0.14px;}
#tg_4128{left:69px;bottom:639px;letter-spacing:-0.12px;}
#th_4128{left:90px;bottom:620px;letter-spacing:-0.14px;}
#ti_4128{left:117px;bottom:602px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_4128{left:117px;bottom:584px;letter-spacing:-0.12px;}
#tk_4128{left:117px;bottom:565px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tl_4128{left:117px;bottom:547px;letter-spacing:-0.11px;}
#tm_4128{left:220px;bottom:554px;}
#tn_4128{left:230px;bottom:547px;letter-spacing:-0.13px;}
#to_4128{left:117px;bottom:529px;letter-spacing:-0.12px;}
#tp_4128{left:145px;bottom:510px;letter-spacing:-0.13px;}
#tq_4128{left:145px;bottom:492px;letter-spacing:-0.11px;}
#tr_4128{left:172px;bottom:474px;letter-spacing:-0.12px;word-spacing:0.47px;}
#ts_4128{left:172px;bottom:455px;letter-spacing:-0.11px;}
#tt_4128{left:172px;bottom:437px;letter-spacing:-0.11px;}
#tu_4128{left:481px;bottom:444px;}
#tv_4128{left:200px;bottom:419px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_4128{left:200px;bottom:400px;letter-spacing:-0.15px;}
#tx_4128{left:227px;bottom:382px;letter-spacing:-0.11px;word-spacing:0.41px;}
#ty_4128{left:227px;bottom:364px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tz_4128{left:299px;bottom:364px;}
#t10_4128{left:310px;bottom:364px;letter-spacing:-0.12px;}
#t11_4128{left:255px;bottom:345px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_4128{left:255px;bottom:327px;letter-spacing:-0.15px;}
#t13_4128{left:282px;bottom:309px;letter-spacing:-0.13px;word-spacing:1.13px;}
#t14_4128{left:282px;bottom:290px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_4128{left:282px;bottom:272px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t16_4128{left:282px;bottom:254px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_4128{left:76px;bottom:1050px;letter-spacing:-0.14px;}
#t18_4128{left:76px;bottom:1034px;letter-spacing:-0.12px;}
#t19_4128{left:305px;bottom:1050px;letter-spacing:-0.15px;}
#t1a_4128{left:371px;bottom:1050px;letter-spacing:-0.13px;}
#t1b_4128{left:76px;bottom:1011px;letter-spacing:-0.12px;}
#t1c_4128{left:76px;bottom:990px;letter-spacing:-0.17px;word-spacing:0.01px;}
#t1d_4128{left:305px;bottom:1011px;}
#t1e_4128{left:371px;bottom:1011px;letter-spacing:-0.12px;}
#t1f_4128{left:92px;bottom:912px;letter-spacing:-0.13px;}
#t1g_4128{left:204px;bottom:912px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1h_4128{left:375px;bottom:912px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1i_4128{left:550px;bottom:912px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1j_4128{left:730px;bottom:912px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1k_4128{left:105px;bottom:888px;}
#t1l_4128{left:194px;bottom:888px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_4128{left:396px;bottom:888px;letter-spacing:-0.11px;}
#t1n_4128{left:571px;bottom:888px;letter-spacing:-0.11px;}
#t1o_4128{left:752px;bottom:888px;letter-spacing:-0.11px;}
#t1p_4128{left:69px;bottom:209px;letter-spacing:-0.14px;}
#t1q_4128{left:91px;bottom:209px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1r_4128{left:676px;bottom:216px;}
#t1s_4128{left:691px;bottom:209px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1t_4128{left:91px;bottom:192px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_4128{left:69px;bottom:171px;letter-spacing:-0.13px;}
#t1v_4128{left:91px;bottom:171px;letter-spacing:-0.12px;word-spacing:-0.19px;}
#t1w_4128{left:91px;bottom:154px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1x_4128{left:91px;bottom:137px;letter-spacing:-0.12px;}
#t1y_4128{left:69px;bottom:116px;letter-spacing:-0.16px;}
#t1z_4128{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_4128{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4128{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4128{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4128{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4128{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_4128{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_4128{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_4128{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_4128{font-size:14px;font-family:Symbol_b5z;color:#000;}
.sa_4128{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4128" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4128Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4128" style="-webkit-user-select: none;"><object width="935" height="1210" data="4128/4128.svg" type="image/svg+xml" id="pdf4128" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4128" class="t s1_4128">31-28 </span><span id="t2_4128" class="t s1_4128">Vol. 3C </span>
<span id="t3_4128" class="t s2_4128">VMX INSTRUCTION REFERENCE </span>
<span id="t4_4128" class="t s3_4128">VMXON—Enter VMX Operation </span>
<span id="t5_4128" class="t s4_4128">Instruction Operand Encoding </span>
<span id="t6_4128" class="t s4_4128">Description </span>
<span id="t7_4128" class="t s5_4128">Puts the logical processor in VMX operation with no current VMCS, blocks INIT signals, disables A20M, and clears </span>
<span id="t8_4128" class="t s5_4128">any address-range monitoring established by the MONITOR instruction. </span>
<span id="t9_4128" class="t s6_4128">1 </span>
<span id="ta_4128" class="t s5_4128">The operand of this instruction is a 4KB-aligned physical address (the VMXON pointer) that references the VMXON </span>
<span id="tb_4128" class="t s5_4128">region, which the logical processor may use to support VMX operation. This operand is always 64 bits and is always </span>
<span id="tc_4128" class="t s5_4128">in memory. </span>
<span id="td_4128" class="t s4_4128">Operation </span>
<span id="te_4128" class="t s7_4128">IF (register operand) or (CR0.PE = 0) or (CR4.VMXE = 0) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0) </span>
<span id="tf_4128" class="t s7_4128">THEN #UD; </span>
<span id="tg_4128" class="t s7_4128">ELSIF not in VMX operation </span>
<span id="th_4128" class="t s7_4128">THEN </span>
<span id="ti_4128" class="t s7_4128">IF (CPL &gt; 0) or (in A20M mode) or </span>
<span id="tj_4128" class="t s7_4128">(the values of CR0 and CR4 are not supported in VMX operation; see Section 24.8) or </span>
<span id="tk_4128" class="t s7_4128">(bit 0 (lock bit) of IA32_FEATURE_CONTROL MSR is clear) or </span>
<span id="tl_4128" class="t s7_4128">(in SMX operation </span>
<span id="tm_4128" class="t s8_4128">2 </span>
<span id="tn_4128" class="t s7_4128">and bit 1 of IA32_FEATURE_CONTROL MSR is clear) or </span>
<span id="to_4128" class="t s7_4128">(outside SMX operation and bit 2 of IA32_FEATURE_CONTROL MSR is clear) </span>
<span id="tp_4128" class="t s7_4128">THEN #GP(0); </span>
<span id="tq_4128" class="t s7_4128">ELSE </span>
<span id="tr_4128" class="t s7_4128">addr := contents of 64-bit in-memory source operand; </span>
<span id="ts_4128" class="t s7_4128">IF addr is not 4KB-aligned or </span>
<span id="tt_4128" class="t s7_4128">addr sets any bits beyond the physical-address width </span>
<span id="tu_4128" class="t s8_4128">3 </span>
<span id="tv_4128" class="t s7_4128">THEN VMfailInvalid; </span>
<span id="tw_4128" class="t s7_4128">ELSE </span>
<span id="tx_4128" class="t s7_4128">rev := 32 bits located at physical address addr; </span>
<span id="ty_4128" class="t s7_4128">IF rev[30:0] </span><span id="tz_4128" class="t s9_4128">≠ </span><span id="t10_4128" class="t s7_4128">VMCS revision identifier supported by processor OR rev[31] = 1 </span>
<span id="t11_4128" class="t s7_4128">THEN VMfailInvalid; </span>
<span id="t12_4128" class="t s7_4128">ELSE </span>
<span id="t13_4128" class="t s7_4128">current-VMCS pointer := FFFFFFFF_FFFFFFFFH; </span>
<span id="t14_4128" class="t s7_4128">enter VMX operation; </span>
<span id="t15_4128" class="t s7_4128">block INIT signals; </span>
<span id="t16_4128" class="t s7_4128">block and disable A20M; </span>
<span id="t17_4128" class="t sa_4128">Opcode/ </span>
<span id="t18_4128" class="t sa_4128">Instruction </span>
<span id="t19_4128" class="t sa_4128">Op/En </span><span id="t1a_4128" class="t sa_4128">Description </span>
<span id="t1b_4128" class="t s7_4128">F3 0F C7 /6 </span>
<span id="t1c_4128" class="t s7_4128">VMXON m64 </span>
<span id="t1d_4128" class="t s7_4128">M </span><span id="t1e_4128" class="t s7_4128">Enter VMX root operation. </span>
<span id="t1f_4128" class="t s7_4128">Op/En </span><span id="t1g_4128" class="t s7_4128">Operand 1 </span><span id="t1h_4128" class="t s7_4128">Operand 2 </span><span id="t1i_4128" class="t s7_4128">Operand 3 </span><span id="t1j_4128" class="t s7_4128">Operand 4 </span>
<span id="t1k_4128" class="t s7_4128">M </span><span id="t1l_4128" class="t s7_4128">ModRM:r/m (r) </span><span id="t1m_4128" class="t s7_4128">NA </span><span id="t1n_4128" class="t s7_4128">NA </span><span id="t1o_4128" class="t s7_4128">NA </span>
<span id="t1p_4128" class="t s7_4128">1. </span><span id="t1q_4128" class="t s7_4128">See the information on MONITOR/MWAIT in Chapter 9, “Multiple-Processor Management,” of the Intel </span>
<span id="t1r_4128" class="t s6_4128">® </span>
<span id="t1s_4128" class="t s7_4128">64 and IA-32 Architectures </span>
<span id="t1t_4128" class="t s7_4128">Software Developer’s Manual, Volume 3A. </span>
<span id="t1u_4128" class="t s7_4128">2. </span><span id="t1v_4128" class="t s7_4128">A logical processor is in SMX operation if GETSEC[SEXIT] has not been executed since the last execution of GETSEC[SENTER]. A logi- </span>
<span id="t1w_4128" class="t s7_4128">cal processor is outside SMX operation if GETSEC[SENTER] has not been executed or if GETSEC[SEXIT] was executed after the last </span>
<span id="t1x_4128" class="t s7_4128">execution of GETSEC[SENTER]. See Chapter 6, “Safer Mode Extensions Reference.” </span>
<span id="t1y_4128" class="t s7_4128">3. </span><span id="t1z_4128" class="t s7_4128">If IA32_VMX_BASIC[48] is read as 1, VMfailInvalid occurs if addr sets any bits in the range 63:32; see Appendix A.1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
