verilog work "basichomework4.v"
