

================================================================
== Vivado HLS Report for 'image_filter_Block_Mat_exit121721_proc1'
================================================================
* Date:           Fri Sep 11 21:51:00 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|      2.92|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      1|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      26|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      26|     25|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_46  |    or    |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  12|          2|   12|         24|
    |ap_return_1  |  12|          2|   12|         24|
    +-------------+----+-----------+-----+-----------+
    |Total        |  24|          4|   24|         48|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  12|   0|   12|          0|
    |ap_return_1_preg  |  12|   0|   12|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  26|   0|   26|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | image_filter_Block_Mat.exit121721_proc1 | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | image_filter_Block_Mat.exit121721_proc1 | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | image_filter_Block_Mat.exit121721_proc1 | return value |
|ap_done                        | out |    1| ap_ctrl_hs | image_filter_Block_Mat.exit121721_proc1 | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | image_filter_Block_Mat.exit121721_proc1 | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | image_filter_Block_Mat.exit121721_proc1 | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | image_filter_Block_Mat.exit121721_proc1 | return value |
|ap_return_0                    | out |   12| ap_ctrl_hs | image_filter_Block_Mat.exit121721_proc1 | return value |
|ap_return_1                    | out |   12| ap_ctrl_hs | image_filter_Block_Mat.exit121721_proc1 | return value |
|p_src_rows_V_2_reload_dout     |  in |   12|   ap_fifo  |          p_src_rows_V_2_reload          |    pointer   |
|p_src_rows_V_2_reload_empty_n  |  in |    1|   ap_fifo  |          p_src_rows_V_2_reload          |    pointer   |
|p_src_rows_V_2_reload_read     | out |    1|   ap_fifo  |          p_src_rows_V_2_reload          |    pointer   |
|p_src_cols_V_2_reload_dout     |  in |   12|   ap_fifo  |          p_src_cols_V_2_reload          |    pointer   |
|p_src_cols_V_2_reload_empty_n  |  in |    1|   ap_fifo  |          p_src_cols_V_2_reload          |    pointer   |
|p_src_cols_V_2_reload_read     | out |    1|   ap_fifo  |          p_src_cols_V_2_reload          |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+

