library ieee
use ieee.std_logic_1164.all;

entity hw7_1 is
	port (n_cp, n_rd : in std_logic;
			q          : out std_logic_vector(15 downto 0));
	end hw7_1;

architecture arch of hw7_1 is
	begin
	process (n_cp, n_rd)
	begin
		if (n_rd = 0 or q = 11) then
			q <= 0;
		elsif (n_cp'event and n_cp = '1') then
			q <= q+1;
		end if;
	end process;
end arch;