TimeQuest Timing Analyzer report for projeto3sd
Mon Nov 12 03:00:01 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clkFPGA'
 12. Slow Model Setup: 'SCK'
 13. Slow Model Setup: 'clkARDUINO'
 14. Slow Model Setup: 'LER'
 15. Slow Model Hold: 'LER'
 16. Slow Model Hold: 'SCK'
 17. Slow Model Hold: 'clkFPGA'
 18. Slow Model Hold: 'clkARDUINO'
 19. Slow Model Recovery: 'clkFPGA'
 20. Slow Model Recovery: 'clkARDUINO'
 21. Slow Model Removal: 'clkARDUINO'
 22. Slow Model Removal: 'clkFPGA'
 23. Slow Model Minimum Pulse Width: 'clkFPGA'
 24. Slow Model Minimum Pulse Width: 'SCK'
 25. Slow Model Minimum Pulse Width: 'clkARDUINO'
 26. Slow Model Minimum Pulse Width: 'LER'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Fast Model Setup Summary
 34. Fast Model Hold Summary
 35. Fast Model Recovery Summary
 36. Fast Model Removal Summary
 37. Fast Model Minimum Pulse Width Summary
 38. Fast Model Setup: 'clkFPGA'
 39. Fast Model Setup: 'SCK'
 40. Fast Model Setup: 'clkARDUINO'
 41. Fast Model Setup: 'LER'
 42. Fast Model Hold: 'LER'
 43. Fast Model Hold: 'SCK'
 44. Fast Model Hold: 'clkFPGA'
 45. Fast Model Hold: 'clkARDUINO'
 46. Fast Model Recovery: 'clkFPGA'
 47. Fast Model Recovery: 'clkARDUINO'
 48. Fast Model Removal: 'clkARDUINO'
 49. Fast Model Removal: 'clkFPGA'
 50. Fast Model Minimum Pulse Width: 'clkFPGA'
 51. Fast Model Minimum Pulse Width: 'SCK'
 52. Fast Model Minimum Pulse Width: 'clkARDUINO'
 53. Fast Model Minimum Pulse Width: 'LER'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Propagation Delay
 59. Minimum Propagation Delay
 60. Multicorner Timing Analysis Summary
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Progagation Delay
 66. Minimum Progagation Delay
 67. Setup Transfers
 68. Hold Transfers
 69. Recovery Transfers
 70. Removal Transfers
 71. Report TCCS
 72. Report RSKM
 73. Unconstrained Paths
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; projeto3sd                                         ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; clkARDUINO ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkARDUINO } ;
; clkFPGA    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkFPGA }    ;
; LER        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { LER }        ;
; SCK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SCK }        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 153.14 MHz ; 153.14 MHz      ; SCK        ;      ;
; 251.45 MHz ; 251.45 MHz      ; clkFPGA    ;      ;
; 310.95 MHz ; 310.95 MHz      ; clkARDUINO ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow Model Setup Summary            ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clkFPGA    ; -6.287 ; -196.033      ;
; SCK        ; -2.765 ; -22.186       ;
; clkARDUINO ; -2.216 ; -15.512       ;
; LER        ; -0.025 ; -0.025        ;
+------------+--------+---------------+


+-------------------------------------+
; Slow Model Hold Summary             ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; LER        ; -1.541 ; -15.418       ;
; SCK        ; 0.391  ; 0.000         ;
; clkFPGA    ; 0.746  ; 0.000         ;
; clkARDUINO ; 0.852  ; 0.000         ;
+------------+--------+---------------+


+-------------------------------------+
; Slow Model Recovery Summary         ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clkFPGA    ; -5.562 ; -85.282       ;
; clkARDUINO ; -2.313 ; -16.191       ;
+------------+--------+---------------+


+------------------------------------+
; Slow Model Removal Summary         ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clkARDUINO ; 2.376 ; 0.000         ;
; clkFPGA    ; 2.577 ; 0.000         ;
+------------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clkFPGA    ; -1.380 ; -68.380          ;
; SCK        ; -1.380 ; -20.380          ;
; clkARDUINO ; -1.380 ; -8.380           ;
; LER        ; -1.222 ; -1.222           ;
+------------+--------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clkFPGA'                                                                                                                     ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -6.287 ; lpm_ff:UMIDADE|dffs[2]~21     ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -2.613     ; 4.210      ;
; -6.270 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -2.611     ; 4.195      ;
; -6.216 ; lpm_ff:UMIDADE|dffs[2]~21     ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -2.613     ; 4.139      ;
; -6.199 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -2.611     ; 4.124      ;
; -6.196 ; lpm_ff:UMIDADE|dffs[3]~17     ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -2.613     ; 4.119      ;
; -6.172 ; contador:inst3|saida[2]       ; lpm_ff:inst13|dffs[12]           ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.956      ;
; -6.172 ; lpm_ff:UMIDADE|dffs[1]~25     ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -2.889     ; 3.819      ;
; -6.125 ; lpm_ff:UMIDADE|dffs[3]~17     ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -2.613     ; 4.048      ;
; -6.108 ; lpm_ff:UMIDADE|dffs[4]~13     ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -2.614     ; 4.030      ;
; -6.101 ; contador:inst3|saida[2]       ; lpm_ff:inst13|dffs[11]           ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.885      ;
; -6.101 ; lpm_ff:UMIDADE|dffs[1]~25     ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -2.889     ; 3.748      ;
; -6.098 ; lpm_ff:TEMPERATURA|dffs[5]~9  ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -2.402     ; 4.232      ;
; -6.082 ; contador:inst3|saida[0]       ; lpm_ff:inst13|dffs[12]           ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.866      ;
; -6.037 ; lpm_ff:UMIDADE|dffs[4]~13     ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -2.614     ; 3.959      ;
; -6.031 ; lpm_ff:TEMPERATURA|dffs[1]~25 ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -2.404     ; 4.163      ;
; -6.027 ; lpm_ff:TEMPERATURA|dffs[5]~9  ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -2.402     ; 4.161      ;
; -6.011 ; contador:inst3|saida[0]       ; lpm_ff:inst13|dffs[11]           ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.795      ;
; -5.993 ; lpm_ff:TEMPERATURA|dffs[0]~29 ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -2.400     ; 4.129      ;
; -5.964 ; lpm_ff:UMIDADE|dffs[6]~5      ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -2.594     ; 3.906      ;
; -5.960 ; lpm_ff:TEMPERATURA|dffs[2]~21 ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -2.476     ; 4.020      ;
; -5.960 ; lpm_ff:TEMPERATURA|dffs[1]~25 ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -2.404     ; 4.092      ;
; -5.947 ; contador:inst3|saida[1]       ; lpm_ff:inst13|dffs[12]           ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.731      ;
; -5.930 ; lpm_ff:UMIDADE|dffs[5]~9      ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -2.697     ; 3.769      ;
; -5.922 ; lpm_ff:TEMPERATURA|dffs[0]~29 ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -2.400     ; 4.058      ;
; -5.893 ; lpm_ff:UMIDADE|dffs[6]~5      ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -2.594     ; 3.835      ;
; -5.889 ; lpm_ff:TEMPERATURA|dffs[2]~21 ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -2.476     ; 3.949      ;
; -5.876 ; contador:inst3|saida[1]       ; lpm_ff:inst13|dffs[11]           ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.660      ;
; -5.859 ; lpm_ff:UMIDADE|dffs[5]~9      ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -2.697     ; 3.698      ;
; -5.850 ; lpm_ff:UMIDADE|dffs[2]~21     ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -2.613     ; 3.773      ;
; -5.843 ; lpm_ff:UMIDADE|dffs[7]~1      ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -2.702     ; 3.677      ;
; -5.833 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -2.611     ; 3.758      ;
; -5.818 ; lpm_ff:TEMPERATURA|dffs[3]~17 ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -2.403     ; 3.951      ;
; -5.779 ; lpm_ff:UMIDADE|dffs[2]~21     ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -2.613     ; 3.702      ;
; -5.772 ; lpm_ff:UMIDADE|dffs[7]~1      ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -2.702     ; 3.606      ;
; -5.762 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -2.611     ; 3.687      ;
; -5.759 ; lpm_ff:UMIDADE|dffs[3]~17     ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -2.613     ; 3.682      ;
; -5.747 ; lpm_ff:TEMPERATURA|dffs[3]~17 ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -2.403     ; 3.880      ;
; -5.735 ; contador:inst3|saida[2]       ; lpm_ff:inst13|dffs[10]           ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.519      ;
; -5.735 ; lpm_ff:UMIDADE|dffs[1]~25     ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -2.889     ; 3.382      ;
; -5.708 ; lpm_ff:UMIDADE|dffs[2]~21     ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -2.613     ; 3.631      ;
; -5.691 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -2.611     ; 3.616      ;
; -5.688 ; lpm_ff:UMIDADE|dffs[3]~17     ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -2.613     ; 3.611      ;
; -5.668 ; lpm_ff:TEMPERATURA|dffs[6]~5  ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -2.325     ; 3.879      ;
; -5.664 ; contador:inst3|saida[2]       ; lpm_ff:inst13|dffs[9]            ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.448      ;
; -5.664 ; lpm_ff:UMIDADE|dffs[1]~25     ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -2.889     ; 3.311      ;
; -5.645 ; contador:inst3|saida[0]       ; lpm_ff:inst13|dffs[10]           ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.429      ;
; -5.639 ; lpm_ff:UMIDADE|dffs[4]~13     ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -2.614     ; 3.561      ;
; -5.627 ; lpm_ff:TEMPERATURA|dffs[4]~13 ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -2.474     ; 3.689      ;
; -5.627 ; lpm_ff:TEMPERATURA|dffs[5]~9  ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -2.402     ; 3.761      ;
; -5.617 ; lpm_ff:UMIDADE|dffs[3]~17     ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -2.613     ; 3.540      ;
; -5.612 ; lpm_ff:TEMPERATURA|dffs[7]~1  ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -2.404     ; 3.744      ;
; -5.597 ; lpm_ff:TEMPERATURA|dffs[6]~5  ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -2.325     ; 3.808      ;
; -5.594 ; lpm_ff:TEMPERATURA|dffs[1]~25 ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -2.404     ; 3.726      ;
; -5.593 ; contador:inst3|saida[2]       ; lpm_ff:inst13|dffs[8]            ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.377      ;
; -5.593 ; lpm_ff:UMIDADE|dffs[1]~25     ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -2.889     ; 3.240      ;
; -5.574 ; contador:inst3|saida[0]       ; lpm_ff:inst13|dffs[9]            ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.358      ;
; -5.568 ; lpm_ff:UMIDADE|dffs[4]~13     ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -2.614     ; 3.490      ;
; -5.556 ; lpm_ff:TEMPERATURA|dffs[4]~13 ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -2.474     ; 3.618      ;
; -5.556 ; lpm_ff:TEMPERATURA|dffs[0]~29 ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -2.400     ; 3.692      ;
; -5.541 ; lpm_ff:TEMPERATURA|dffs[7]~1  ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -2.404     ; 3.673      ;
; -5.523 ; lpm_ff:TEMPERATURA|dffs[2]~21 ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -2.476     ; 3.583      ;
; -5.523 ; lpm_ff:TEMPERATURA|dffs[1]~25 ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -2.404     ; 3.655      ;
; -5.510 ; contador:inst3|saida[1]       ; lpm_ff:inst13|dffs[10]           ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.294      ;
; -5.504 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[7]            ; LER          ; clkFPGA     ; 0.500        ; -2.611     ; 3.429      ;
; -5.503 ; contador:inst3|saida[0]       ; lpm_ff:inst13|dffs[8]            ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.287      ;
; -5.493 ; lpm_ff:UMIDADE|dffs[2]~21     ; lpm_ff:inst13|dffs[7]            ; LER          ; clkFPGA     ; 0.500        ; -2.613     ; 3.416      ;
; -5.485 ; lpm_ff:TEMPERATURA|dffs[0]~29 ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -2.400     ; 3.621      ;
; -5.459 ; lpm_ff:UMIDADE|dffs[5]~9      ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -2.697     ; 3.298      ;
; -5.452 ; lpm_ff:TEMPERATURA|dffs[2]~21 ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -2.476     ; 3.512      ;
; -5.452 ; lpm_ff:TEMPERATURA|dffs[1]~25 ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -2.404     ; 3.584      ;
; -5.439 ; contador:inst3|saida[1]       ; lpm_ff:inst13|dffs[9]            ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.223      ;
; -5.433 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[6]            ; LER          ; clkFPGA     ; 0.500        ; -2.611     ; 3.358      ;
; -5.414 ; lpm_ff:UMIDADE|dffs[6]~5      ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -2.594     ; 3.356      ;
; -5.414 ; lpm_ff:TEMPERATURA|dffs[0]~29 ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -2.400     ; 3.550      ;
; -5.406 ; lpm_ff:UMIDADE|dffs[1]~25     ; lpm_ff:inst13|dffs[7]            ; LER          ; clkFPGA     ; 0.500        ; -2.889     ; 3.053      ;
; -5.381 ; lpm_ff:TEMPERATURA|dffs[3]~17 ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -2.403     ; 3.514      ;
; -5.381 ; lpm_ff:TEMPERATURA|dffs[2]~21 ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -2.476     ; 3.441      ;
; -5.368 ; contador:inst3|saida[1]       ; lpm_ff:inst13|dffs[8]            ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.152      ;
; -5.349 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[5]            ; LER          ; clkFPGA     ; 0.500        ; -2.611     ; 3.274      ;
; -5.335 ; lpm_ff:UMIDADE|dffs[1]~25     ; lpm_ff:inst13|dffs[6]            ; LER          ; clkFPGA     ; 0.500        ; -2.889     ; 2.982      ;
; -5.317 ; contador:inst3|saida[2]       ; lpm_ff:inst13|dffs[7]            ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.101      ;
; -5.310 ; lpm_ff:TEMPERATURA|dffs[3]~17 ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -2.403     ; 3.443      ;
; -5.293 ; lpm_ff:UMIDADE|dffs[7]~1      ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -2.702     ; 3.127      ;
; -5.265 ; lpm_ff:TEMPERATURA|dffs[1]~25 ; lpm_ff:inst13|dffs[7]            ; LER          ; clkFPGA     ; 0.500        ; -2.404     ; 3.397      ;
; -5.252 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:UMIDADE|dffs[0]~_emulated ; LER          ; clkFPGA     ; 0.500        ; -2.610     ; 3.178      ;
; -5.246 ; contador:inst3|saida[2]       ; lpm_ff:inst13|dffs[6]            ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.030      ;
; -5.244 ; lpm_ff:TEMPERATURA|dffs[5]~9  ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -2.402     ; 3.378      ;
; -5.241 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[4]            ; LER          ; clkFPGA     ; 0.500        ; -2.611     ; 3.166      ;
; -5.239 ; lpm_ff:TEMPERATURA|dffs[3]~17 ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -2.403     ; 3.372      ;
; -5.231 ; lpm_ff:UMIDADE|dffs[3]~17     ; lpm_ff:inst13|dffs[7]            ; LER          ; clkFPGA     ; 0.500        ; -2.613     ; 3.154      ;
; -5.227 ; contador:inst3|saida[0]       ; lpm_ff:inst13|dffs[7]            ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 5.011      ;
; -5.227 ; lpm_ff:TEMPERATURA|dffs[0]~29 ; lpm_ff:inst13|dffs[7]            ; LER          ; clkFPGA     ; 0.500        ; -2.400     ; 3.363      ;
; -5.217 ; lpm_ff:UMIDADE|dffs[4]~13     ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -2.614     ; 3.139      ;
; -5.194 ; lpm_ff:TEMPERATURA|dffs[1]~25 ; lpm_ff:inst13|dffs[6]            ; LER          ; clkFPGA     ; 0.500        ; -2.404     ; 3.326      ;
; -5.166 ; lpm_ff:TEMPERATURA|dffs[2]~21 ; lpm_ff:inst13|dffs[7]            ; LER          ; clkFPGA     ; 0.500        ; -2.476     ; 3.226      ;
; -5.158 ; lpm_ff:TEMPERATURA|dffs[4]~13 ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -2.474     ; 3.220      ;
; -5.156 ; contador:inst3|saida[0]       ; lpm_ff:inst13|dffs[6]            ; SCK          ; clkFPGA     ; 1.000        ; -1.252     ; 4.940      ;
; -5.156 ; lpm_ff:TEMPERATURA|dffs[0]~29 ; lpm_ff:inst13|dffs[6]            ; LER          ; clkFPGA     ; 0.500        ; -2.400     ; 3.292      ;
; -5.135 ; lpm_ff:UMIDADE|dffs[2]~21     ; lpm_ff:inst13|dffs[6]            ; LER          ; clkFPGA     ; 0.500        ; -2.613     ; 3.058      ;
; -5.118 ; lpm_ff:TEMPERATURA|dffs[6]~5  ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -2.325     ; 3.329      ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SCK'                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.765 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 2.047      ;
; -2.765 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 2.047      ;
; -2.765 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 2.047      ;
; -2.764 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 2.046      ;
; -2.764 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 2.046      ;
; -2.761 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 2.043      ;
; -2.675 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 1.957      ;
; -2.675 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 1.957      ;
; -2.675 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 1.957      ;
; -2.674 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 1.956      ;
; -2.674 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 1.956      ;
; -2.671 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 1.953      ;
; -2.631 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK          ; SCK         ; 0.500        ; -1.255     ; 1.912      ;
; -2.628 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; 0.500        ; -1.255     ; 1.909      ;
; -2.541 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK          ; SCK         ; 0.500        ; -1.255     ; 1.822      ;
; -2.540 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 1.822      ;
; -2.540 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 1.822      ;
; -2.540 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 1.822      ;
; -2.539 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 1.821      ;
; -2.539 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 1.821      ;
; -2.538 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; 0.500        ; -1.255     ; 1.819      ;
; -2.536 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; 0.500        ; -1.254     ; 1.818      ;
; -2.406 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK          ; SCK         ; 0.500        ; -1.255     ; 1.687      ;
; -2.403 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; 0.500        ; -1.255     ; 1.684      ;
; -0.733 ; lpm_ff:inst13|dffs[5]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clkFPGA      ; SCK         ; 0.500        ; -0.003     ; 1.266      ;
; -0.594 ; lpm_ff:inst13|dffs[7]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clkFPGA      ; SCK         ; 0.500        ; -0.003     ; 1.127      ;
; -0.444 ; lpm_ff:inst13|dffs[11]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clkFPGA      ; SCK         ; 0.500        ; -0.002     ; 0.978      ;
; -0.421 ; lpm_ff:inst13|dffs[10]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clkFPGA      ; SCK         ; 0.500        ; -0.002     ; 0.955      ;
; -0.267 ; lpm_ff:inst13|dffs[12]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clkFPGA      ; SCK         ; 0.500        ; -0.002     ; 0.801      ;
; -0.265 ; lpm_ff:inst13|dffs[6]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clkFPGA      ; SCK         ; 0.500        ; -0.002     ; 0.799      ;
; -0.264 ; lpm_ff:inst13|dffs[8]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clkFPGA      ; SCK         ; 0.500        ; -0.002     ; 0.798      ;
; -0.264 ; lpm_ff:inst13|dffs[9]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clkFPGA      ; SCK         ; 0.500        ; -0.002     ; 0.798      ;
; -0.253 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[2]                                        ; SCK          ; SCK         ; 1.000        ; 0.000      ; 1.289      ;
; -0.248 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; 1.000        ; -0.001     ; 1.283      ;
; -0.221 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; 1.000        ; 0.001      ; 1.258      ;
; -0.216 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; 1.000        ; 0.001      ; 1.253      ;
; -0.090 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 1.126      ;
; -0.055 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 1.091      ;
; -0.026 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 1.062      ;
; -0.026 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 1.062      ;
; -0.025 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 1.061      ;
; 0.053  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[1]                                        ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.983      ;
; 0.073  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.963      ;
; 0.076  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.960      ;
; 0.078  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.958      ;
; 0.093  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.943      ;
; 0.093  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.943      ;
; 0.094  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.942      ;
; 0.247  ; contador:inst3|saida[1]                                        ; contador:inst3|saida[2]                                        ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.789      ;
; 0.379  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0]                                        ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; contador:inst3|saida[2]                                        ; contador:inst3|saida[2]                                        ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; contador:inst3|saida[1]                                        ; contador:inst3|saida[1]                                        ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.657      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clkARDUINO'                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.216 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.252      ;
; -2.216 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.252      ;
; -2.216 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.252      ;
; -2.216 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.252      ;
; -2.216 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.252      ;
; -2.216 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.252      ;
; -2.216 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.252      ;
; -2.177 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.213      ;
; -2.177 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.213      ;
; -2.177 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.213      ;
; -2.177 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.213      ;
; -2.177 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.213      ;
; -2.177 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.213      ;
; -2.177 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.213      ;
; -2.066 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.102      ;
; -2.066 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.102      ;
; -2.066 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.102      ;
; -2.066 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.102      ;
; -2.066 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.102      ;
; -2.066 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.102      ;
; -2.066 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.102      ;
; -2.028 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.064      ;
; -2.028 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.064      ;
; -2.028 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.064      ;
; -2.028 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.064      ;
; -2.028 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.064      ;
; -2.028 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.064      ;
; -2.028 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.064      ;
; -1.960 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.996      ;
; -1.960 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.996      ;
; -1.960 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.996      ;
; -1.960 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.996      ;
; -1.960 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.996      ;
; -1.960 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.996      ;
; -1.960 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.996      ;
; -1.953 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.989      ;
; -1.953 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.989      ;
; -1.953 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.989      ;
; -1.953 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.989      ;
; -1.953 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.989      ;
; -1.953 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.989      ;
; -1.953 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.989      ;
; -1.853 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.889      ;
; -1.853 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.889      ;
; -1.853 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.889      ;
; -1.853 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.889      ;
; -1.853 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.889      ;
; -1.853 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.889      ;
; -1.853 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.889      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'LER'                                                                                                                                                       ;
+--------+----------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -0.025 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_ff:TEMPERATURA|dffs[5]~9  ; SCK          ; LER         ; 0.500        ; 2.403      ; 1.043      ;
; 0.070  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_ff:TEMPERATURA|dffs[7]~1  ; SCK          ; LER         ; 0.500        ; 2.405      ; 0.986      ;
; 0.075  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_ff:TEMPERATURA|dffs[0]~29 ; SCK          ; LER         ; 0.500        ; 2.401      ; 1.044      ;
; 0.568  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_ff:TEMPERATURA|dffs[4]~13 ; SCK          ; LER         ; 0.500        ; 2.475      ; 1.458      ;
; 0.610  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_ff:TEMPERATURA|dffs[3]~17 ; SCK          ; LER         ; 0.500        ; 2.404      ; 1.043      ;
; 0.765  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_ff:TEMPERATURA|dffs[6]~5  ; SCK          ; LER         ; 0.500        ; 2.326      ; 1.235      ;
; 0.833  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_ff:UMIDADE|dffs[5]~9      ; SCK          ; LER         ; 0.500        ; 2.698      ; 1.416      ;
; 0.847  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_ff:UMIDADE|dffs[2]~21     ; SCK          ; LER         ; 0.500        ; 2.614      ; 1.000      ;
; 1.052  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_ff:TEMPERATURA|dffs[1]~25 ; SCK          ; LER         ; 0.500        ; 2.405      ; 0.994      ;
; 1.158  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_ff:UMIDADE|dffs[1]~25     ; SCK          ; LER         ; 0.500        ; 2.890      ; 1.132      ;
; 1.174  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_ff:UMIDADE|dffs[6]~5      ; SCK          ; LER         ; 0.500        ; 2.595      ; 1.236      ;
; 1.218  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_ff:UMIDADE|dffs[4]~13     ; SCK          ; LER         ; 0.500        ; 2.615      ; 0.848      ;
; 1.245  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_ff:UMIDADE|dffs[0]~29     ; SCK          ; LER         ; 0.500        ; 2.612      ; 1.042      ;
; 1.269  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_ff:UMIDADE|dffs[3]~17     ; SCK          ; LER         ; 0.500        ; 2.614      ; 0.573      ;
; 1.295  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_ff:TEMPERATURA|dffs[2]~21 ; SCK          ; LER         ; 0.500        ; 2.477      ; 0.999      ;
; 1.361  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_ff:UMIDADE|dffs[7]~1      ; SCK          ; LER         ; 0.500        ; 2.703      ; 1.170      ;
+--------+----------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'LER'                                                                                                                                                        ;
+--------+----------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -1.541 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_ff:UMIDADE|dffs[3]~17     ; SCK          ; LER         ; -0.500       ; 2.614      ; 0.573      ;
; -1.267 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_ff:UMIDADE|dffs[4]~13     ; SCK          ; LER         ; -0.500       ; 2.615      ; 0.848      ;
; -1.258 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_ff:UMIDADE|dffs[1]~25     ; SCK          ; LER         ; -0.500       ; 2.890      ; 1.132      ;
; -1.114 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_ff:UMIDADE|dffs[2]~21     ; SCK          ; LER         ; -0.500       ; 2.614      ; 1.000      ;
; -1.070 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_ff:UMIDADE|dffs[0]~29     ; SCK          ; LER         ; -0.500       ; 2.612      ; 1.042      ;
; -1.033 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_ff:UMIDADE|dffs[7]~1      ; SCK          ; LER         ; -0.500       ; 2.703      ; 1.170      ;
; -0.978 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_ff:TEMPERATURA|dffs[2]~21 ; SCK          ; LER         ; -0.500       ; 2.477      ; 0.999      ;
; -0.919 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_ff:TEMPERATURA|dffs[7]~1  ; SCK          ; LER         ; -0.500       ; 2.405      ; 0.986      ;
; -0.911 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_ff:TEMPERATURA|dffs[1]~25 ; SCK          ; LER         ; -0.500       ; 2.405      ; 0.994      ;
; -0.861 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_ff:TEMPERATURA|dffs[3]~17 ; SCK          ; LER         ; -0.500       ; 2.404      ; 1.043      ;
; -0.860 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_ff:TEMPERATURA|dffs[5]~9  ; SCK          ; LER         ; -0.500       ; 2.403      ; 1.043      ;
; -0.859 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_ff:UMIDADE|dffs[6]~5      ; SCK          ; LER         ; -0.500       ; 2.595      ; 1.236      ;
; -0.857 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_ff:TEMPERATURA|dffs[0]~29 ; SCK          ; LER         ; -0.500       ; 2.401      ; 1.044      ;
; -0.782 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_ff:UMIDADE|dffs[5]~9      ; SCK          ; LER         ; -0.500       ; 2.698      ; 1.416      ;
; -0.591 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_ff:TEMPERATURA|dffs[6]~5  ; SCK          ; LER         ; -0.500       ; 2.326      ; 1.235      ;
; -0.517 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_ff:TEMPERATURA|dffs[4]~13 ; SCK          ; LER         ; -0.500       ; 2.475      ; 1.458      ;
+--------+----------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SCK'                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0]                                        ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; contador:inst3|saida[1]                                        ; contador:inst3|saida[1]                                        ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; contador:inst3|saida[2]                                        ; contador:inst3|saida[2]                                        ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.523 ; contador:inst3|saida[1]                                        ; contador:inst3|saida[2]                                        ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.789      ;
; 0.676 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.942      ;
; 0.677 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.943      ;
; 0.677 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.943      ;
; 0.692 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.958      ;
; 0.694 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.960      ;
; 0.697 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.963      ;
; 0.717 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[1]                                        ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.983      ;
; 0.795 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 1.062      ;
; 0.796 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 1.062      ;
; 0.825 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 1.091      ;
; 0.860 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 1.126      ;
; 0.986 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; 0.000        ; 0.001      ; 1.253      ;
; 0.991 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; 0.000        ; 0.001      ; 1.258      ;
; 1.018 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; 0.000        ; -0.001     ; 1.283      ;
; 1.023 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[2]                                        ; SCK          ; SCK         ; 0.000        ; 0.000      ; 1.289      ;
; 1.034 ; lpm_ff:inst13|dffs[8]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clkFPGA      ; SCK         ; -0.500       ; -0.002     ; 0.798      ;
; 1.034 ; lpm_ff:inst13|dffs[9]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clkFPGA      ; SCK         ; -0.500       ; -0.002     ; 0.798      ;
; 1.035 ; lpm_ff:inst13|dffs[6]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clkFPGA      ; SCK         ; -0.500       ; -0.002     ; 0.799      ;
; 1.037 ; lpm_ff:inst13|dffs[12]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clkFPGA      ; SCK         ; -0.500       ; -0.002     ; 0.801      ;
; 1.191 ; lpm_ff:inst13|dffs[10]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clkFPGA      ; SCK         ; -0.500       ; -0.002     ; 0.955      ;
; 1.214 ; lpm_ff:inst13|dffs[11]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clkFPGA      ; SCK         ; -0.500       ; -0.002     ; 0.978      ;
; 1.364 ; lpm_ff:inst13|dffs[7]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clkFPGA      ; SCK         ; -0.500       ; -0.003     ; 1.127      ;
; 1.503 ; lpm_ff:inst13|dffs[5]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clkFPGA      ; SCK         ; -0.500       ; -0.003     ; 1.266      ;
; 3.173 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; -0.500       ; -1.255     ; 1.684      ;
; 3.176 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK          ; SCK         ; -0.500       ; -1.255     ; 1.687      ;
; 3.306 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 1.818      ;
; 3.308 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; -0.500       ; -1.255     ; 1.819      ;
; 3.309 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 1.821      ;
; 3.309 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 1.821      ;
; 3.310 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 1.822      ;
; 3.310 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 1.822      ;
; 3.310 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 1.822      ;
; 3.311 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK          ; SCK         ; -0.500       ; -1.255     ; 1.822      ;
; 3.398 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; -0.500       ; -1.255     ; 1.909      ;
; 3.401 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK          ; SCK         ; -0.500       ; -1.255     ; 1.912      ;
; 3.441 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 1.953      ;
; 3.444 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 1.956      ;
; 3.444 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 1.956      ;
; 3.445 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 1.957      ;
; 3.445 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 1.957      ;
; 3.445 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 1.957      ;
; 3.531 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 2.043      ;
; 3.534 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 2.046      ;
; 3.534 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 2.046      ;
; 3.535 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 2.047      ;
; 3.535 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 2.047      ;
; 3.535 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; -0.500       ; -1.254     ; 2.047      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clkFPGA'                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.746 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; lpm_ff:UMIDADE|dffs[6]~_emulated                                                        ; SCK          ; clkFPGA     ; 0.000        ; 0.003      ; 1.015      ;
; 0.774 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[4]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; -0.002     ; 1.038      ;
; 0.795 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.061      ;
; 0.803 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.069      ;
; 0.806 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.077      ;
; 0.813 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.080      ;
; 0.816 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.082      ;
; 0.817 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.083      ;
; 0.838 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.104      ;
; 0.842 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.109      ;
; 0.845 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.111      ;
; 0.849 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.115      ;
; 0.853 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.119      ;
; 0.898 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[4]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; -0.002     ; 1.162      ;
; 1.011 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[3]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; 0.003      ; 1.280      ;
; 1.039 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; lpm_ff:UMIDADE|dffs[4]~_emulated                                                        ; SCK          ; clkFPGA     ; 0.000        ; 0.003      ; 1.308      ;
; 1.048 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[4]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; -0.002     ; 1.312      ;
; 1.085 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[4]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; -0.002     ; 1.349      ;
; 1.091 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[2]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; 0.009      ; 1.366      ;
; 1.093 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[1]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; 0.009      ; 1.368      ;
; 1.178 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.444      ;
; 1.186 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.452      ;
; 1.189 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.455      ;
; 1.192 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.458      ;
; 1.193 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.459      ;
; 1.193 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.459      ;
; 1.193 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.459      ;
; 1.194 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.460      ;
; 1.196 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.462      ;
; 1.199 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.465      ;
; 1.200 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.466      ;
; 1.224 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.490      ;
; 1.228 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.494      ;
; 1.228 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.494      ;
; 1.229 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.495      ;
; 1.231 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.497      ;
; 1.231 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.497      ;
; 1.235 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.501      ;
; 1.235 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.501      ;
; 1.239 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.505      ;
; 1.243 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[12]                                                                  ; clkARDUINO   ; clkFPGA     ; 0.000        ; -0.002     ; 1.507      ;
; 1.249 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.515      ;
; 1.257 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.523      ;
; 1.260 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst12|dffs[11]                                                                  ; clkARDUINO   ; clkFPGA     ; 0.000        ; -0.002     ; 1.524      ;
; 1.260 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.526      ;
; 1.263 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.529      ;
; 1.264 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.530      ;
; 1.264 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.530      ;
; 1.265 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.531      ;
; 1.267 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.533      ;
; 1.270 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.536      ;
; 1.271 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.537      ;
; 1.271 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; lpm_ff:TEMPERATURA|dffs[4]~_emulated                                                    ; SCK          ; clkFPGA     ; 0.000        ; 0.007      ; 1.544      ;
; 1.288 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.554      ;
; 1.289 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.555      ;
; 1.295 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.561      ;
; 1.299 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.565      ;
; 1.299 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.565      ;
; 1.302 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.568      ;
; 1.302 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.568      ;
; 1.306 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.572      ;
; 1.307 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[5]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; -0.002     ; 1.571      ;
; 1.308 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[10]                                                                  ; clkARDUINO   ; clkFPGA     ; 0.000        ; -0.002     ; 1.572      ;
; 1.309 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[6]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; -0.002     ; 1.573      ;
; 1.310 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.576      ;
; 1.311 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[3]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; 0.003      ; 1.580      ;
; 1.320 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.586      ;
; 1.328 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.594      ;
; 1.331 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.597      ;
; 1.334 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.600      ;
; 1.335 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.601      ;
; 1.335 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.601      ;
; 1.336 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.602      ;
; 1.338 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.604      ;
; 1.341 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.607      ;
; 1.342 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.608      ;
; 1.356 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst12|dffs[12]                                                                  ; clkARDUINO   ; clkFPGA     ; 0.000        ; -0.002     ; 1.620      ;
; 1.359 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.625      ;
; 1.360 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.626      ;
; 1.366 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.632      ;
; 1.373 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.639      ;
; 1.373 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 1.639      ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clkARDUINO'                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.852 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.118      ;
; 0.856 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.122      ;
; 0.858 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.124      ;
; 0.864 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.130      ;
; 0.886 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.152      ;
; 0.889 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.155      ;
; 0.893 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.159      ;
; 1.239 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.505      ;
; 1.247 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.513      ;
; 1.272 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.538      ;
; 1.275 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.541      ;
; 1.279 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.545      ;
; 1.310 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.576      ;
; 1.318 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.584      ;
; 1.327 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.593      ;
; 1.343 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.609      ;
; 1.350 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.616      ;
; 1.381 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.647      ;
; 1.389 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.655      ;
; 1.421 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.687      ;
; 1.434 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.700      ;
; 1.460 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.726      ;
; 1.492 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.758      ;
; 1.502 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.768      ;
; 1.531 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.797      ;
; 1.540 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.806      ;
; 1.651 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.917      ;
; 1.690 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.956      ;
; 2.257 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.523      ;
; 2.389 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.655      ;
; 2.389 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.655      ;
; 2.450 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.716      ;
; 2.450 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.716      ;
; 2.450 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.716      ;
; 2.450 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.716      ;
; 2.450 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.716      ;
; 2.450 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.716      ;
; 2.520 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.786      ;
; 2.520 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.786      ;
; 2.520 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.786      ;
; 2.520 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.786      ;
; 2.520 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.786      ;
; 2.658 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.924      ;
; 2.658 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.924      ;
; 2.658 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.924      ;
; 2.676 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.942      ;
; 2.676 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.942      ;
; 2.676 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.942      ;
; 2.676 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.942      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clkFPGA'                                                                                                                ;
+--------+-------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.562 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.250     ; 5.348      ;
; -5.562 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.250     ; 5.348      ;
; -5.532 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.246     ; 5.322      ;
; -5.472 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.250     ; 5.258      ;
; -5.472 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.250     ; 5.258      ;
; -5.442 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.246     ; 5.232      ;
; -5.372 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 5.157      ;
; -5.372 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 5.157      ;
; -5.337 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.250     ; 5.123      ;
; -5.337 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.250     ; 5.123      ;
; -5.310 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.246     ; 5.100      ;
; -5.310 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.246     ; 5.100      ;
; -5.308 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 5.093      ;
; -5.308 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 5.093      ;
; -5.308 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 5.093      ;
; -5.308 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 5.093      ;
; -5.307 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.246     ; 5.097      ;
; -5.282 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 5.067      ;
; -5.282 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 5.067      ;
; -5.220 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.246     ; 5.010      ;
; -5.220 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.246     ; 5.010      ;
; -5.218 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 5.003      ;
; -5.218 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 5.003      ;
; -5.218 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 5.003      ;
; -5.218 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 5.003      ;
; -5.206 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.991      ;
; -5.206 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.991      ;
; -5.206 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.991      ;
; -5.206 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.991      ;
; -5.206 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.247     ; 4.995      ;
; -5.147 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.932      ;
; -5.147 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.932      ;
; -5.116 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.901      ;
; -5.116 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.901      ;
; -5.116 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.901      ;
; -5.116 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.901      ;
; -5.116 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.247     ; 4.905      ;
; -5.085 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.246     ; 4.875      ;
; -5.085 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.246     ; 4.875      ;
; -5.083 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.868      ;
; -5.083 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.868      ;
; -5.083 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.868      ;
; -5.083 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.868      ;
; -4.981 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.766      ;
; -4.981 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.766      ;
; -4.981 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.766      ;
; -4.981 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.251     ; 4.766      ;
; -4.981 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -1.247     ; 4.770      ;
; -2.663 ; LER                     ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; LER          ; clkFPGA     ; 0.500        ; 2.677      ; 5.876      ;
; -2.663 ; LER                     ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; LER          ; clkFPGA     ; 0.500        ; 2.677      ; 5.876      ;
; -2.633 ; LER                     ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; LER          ; clkFPGA     ; 0.500        ; 2.681      ; 5.850      ;
; -2.473 ; LER                     ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; LER          ; clkFPGA     ; 0.500        ; 2.676      ; 5.685      ;
; -2.473 ; LER                     ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; LER          ; clkFPGA     ; 0.500        ; 2.676      ; 5.685      ;
; -2.411 ; LER                     ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; LER          ; clkFPGA     ; 0.500        ; 2.681      ; 5.628      ;
; -2.411 ; LER                     ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; LER          ; clkFPGA     ; 0.500        ; 2.681      ; 5.628      ;
; -2.409 ; LER                     ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; LER          ; clkFPGA     ; 0.500        ; 2.676      ; 5.621      ;
; -2.409 ; LER                     ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; LER          ; clkFPGA     ; 0.500        ; 2.676      ; 5.621      ;
; -2.409 ; LER                     ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; LER          ; clkFPGA     ; 0.500        ; 2.676      ; 5.621      ;
; -2.409 ; LER                     ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; LER          ; clkFPGA     ; 0.500        ; 2.676      ; 5.621      ;
; -2.307 ; LER                     ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; LER          ; clkFPGA     ; 0.500        ; 2.676      ; 5.519      ;
; -2.307 ; LER                     ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; LER          ; clkFPGA     ; 0.500        ; 2.676      ; 5.519      ;
; -2.307 ; LER                     ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; LER          ; clkFPGA     ; 0.500        ; 2.676      ; 5.519      ;
; -2.307 ; LER                     ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; LER          ; clkFPGA     ; 0.500        ; 2.676      ; 5.519      ;
; -2.307 ; LER                     ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; LER          ; clkFPGA     ; 0.500        ; 2.680      ; 5.523      ;
; -2.163 ; LER                     ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; LER          ; clkFPGA     ; 1.000        ; 2.677      ; 5.876      ;
; -2.163 ; LER                     ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; LER          ; clkFPGA     ; 1.000        ; 2.677      ; 5.876      ;
; -2.133 ; LER                     ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; LER          ; clkFPGA     ; 1.000        ; 2.681      ; 5.850      ;
; -1.973 ; LER                     ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; LER          ; clkFPGA     ; 1.000        ; 2.676      ; 5.685      ;
; -1.973 ; LER                     ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; LER          ; clkFPGA     ; 1.000        ; 2.676      ; 5.685      ;
; -1.911 ; LER                     ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; LER          ; clkFPGA     ; 1.000        ; 2.681      ; 5.628      ;
; -1.911 ; LER                     ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; LER          ; clkFPGA     ; 1.000        ; 2.681      ; 5.628      ;
; -1.909 ; LER                     ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; LER          ; clkFPGA     ; 1.000        ; 2.676      ; 5.621      ;
; -1.909 ; LER                     ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; LER          ; clkFPGA     ; 1.000        ; 2.676      ; 5.621      ;
; -1.909 ; LER                     ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; LER          ; clkFPGA     ; 1.000        ; 2.676      ; 5.621      ;
; -1.909 ; LER                     ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; LER          ; clkFPGA     ; 1.000        ; 2.676      ; 5.621      ;
; -1.807 ; LER                     ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; LER          ; clkFPGA     ; 1.000        ; 2.676      ; 5.519      ;
; -1.807 ; LER                     ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; LER          ; clkFPGA     ; 1.000        ; 2.676      ; 5.519      ;
; -1.807 ; LER                     ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; LER          ; clkFPGA     ; 1.000        ; 2.676      ; 5.519      ;
; -1.807 ; LER                     ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; LER          ; clkFPGA     ; 1.000        ; 2.676      ; 5.519      ;
; -1.807 ; LER                     ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; LER          ; clkFPGA     ; 1.000        ; 2.680      ; 5.523      ;
+--------+-------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clkARDUINO'                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.313 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.349      ;
; -2.313 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.349      ;
; -2.313 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.349      ;
; -2.313 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.349      ;
; -2.313 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.349      ;
; -2.313 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.349      ;
; -2.313 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.349      ;
; -2.274 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.310      ;
; -2.274 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.310      ;
; -2.274 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.310      ;
; -2.274 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.310      ;
; -2.274 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.310      ;
; -2.274 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.310      ;
; -2.274 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.310      ;
; -2.163 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.199      ;
; -2.163 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.199      ;
; -2.163 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.199      ;
; -2.163 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.199      ;
; -2.163 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.199      ;
; -2.163 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.199      ;
; -2.163 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.199      ;
; -2.125 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.161      ;
; -2.125 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.161      ;
; -2.125 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.161      ;
; -2.125 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.161      ;
; -2.125 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.161      ;
; -2.125 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.161      ;
; -2.125 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.161      ;
; -2.057 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.093      ;
; -2.057 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.093      ;
; -2.057 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.093      ;
; -2.057 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.093      ;
; -2.057 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.093      ;
; -2.057 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.093      ;
; -2.057 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.093      ;
; -2.050 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.086      ;
; -2.050 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.086      ;
; -2.050 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.086      ;
; -2.050 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.086      ;
; -2.050 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.086      ;
; -2.050 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.086      ;
; -2.050 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.086      ;
; -1.950 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.986      ;
; -1.950 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.986      ;
; -1.950 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.986      ;
; -1.950 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.986      ;
; -1.950 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.986      ;
; -1.950 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.986      ;
; -1.950 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.986      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clkARDUINO'                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.376 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.642      ;
; 2.376 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.642      ;
; 2.376 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.642      ;
; 2.376 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.642      ;
; 2.376 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.642      ;
; 2.376 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.642      ;
; 2.376 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.642      ;
; 2.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.774      ;
; 2.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.774      ;
; 2.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.774      ;
; 2.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.774      ;
; 2.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.774      ;
; 2.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.774      ;
; 2.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.774      ;
; 2.566 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.832      ;
; 2.566 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.832      ;
; 2.566 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.832      ;
; 2.566 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.832      ;
; 2.566 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.832      ;
; 2.566 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.832      ;
; 2.566 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.832      ;
; 2.636 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.902      ;
; 2.636 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.902      ;
; 2.636 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.902      ;
; 2.636 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.902      ;
; 2.636 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.902      ;
; 2.636 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.902      ;
; 2.636 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.902      ;
; 2.662 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.928      ;
; 2.662 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.928      ;
; 2.662 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.928      ;
; 2.662 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.928      ;
; 2.662 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.928      ;
; 2.662 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.928      ;
; 2.662 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.928      ;
; 2.774 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 3.040      ;
; 2.774 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 3.040      ;
; 2.774 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 3.040      ;
; 2.774 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 3.040      ;
; 2.774 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 3.040      ;
; 2.774 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 3.040      ;
; 2.774 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 3.040      ;
; 2.792 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 3.058      ;
; 2.792 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 3.058      ;
; 2.792 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 3.058      ;
; 2.792 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 3.058      ;
; 2.792 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 3.058      ;
; 2.792 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 3.058      ;
; 2.792 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 3.058      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clkFPGA'                                                                                                                ;
+-------+-------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.577 ; LER                     ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; LER          ; clkFPGA     ; 0.000        ; 2.676      ; 5.519      ;
; 2.577 ; LER                     ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; LER          ; clkFPGA     ; 0.000        ; 2.676      ; 5.519      ;
; 2.577 ; LER                     ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; LER          ; clkFPGA     ; 0.000        ; 2.676      ; 5.519      ;
; 2.577 ; LER                     ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; LER          ; clkFPGA     ; 0.000        ; 2.676      ; 5.519      ;
; 2.577 ; LER                     ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; LER          ; clkFPGA     ; 0.000        ; 2.680      ; 5.523      ;
; 2.679 ; LER                     ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; LER          ; clkFPGA     ; 0.000        ; 2.676      ; 5.621      ;
; 2.679 ; LER                     ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; LER          ; clkFPGA     ; 0.000        ; 2.676      ; 5.621      ;
; 2.679 ; LER                     ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; LER          ; clkFPGA     ; 0.000        ; 2.676      ; 5.621      ;
; 2.679 ; LER                     ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; LER          ; clkFPGA     ; 0.000        ; 2.676      ; 5.621      ;
; 2.681 ; LER                     ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; LER          ; clkFPGA     ; 0.000        ; 2.681      ; 5.628      ;
; 2.681 ; LER                     ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; LER          ; clkFPGA     ; 0.000        ; 2.681      ; 5.628      ;
; 2.743 ; LER                     ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; LER          ; clkFPGA     ; 0.000        ; 2.676      ; 5.685      ;
; 2.743 ; LER                     ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; LER          ; clkFPGA     ; 0.000        ; 2.676      ; 5.685      ;
; 2.903 ; LER                     ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; LER          ; clkFPGA     ; 0.000        ; 2.681      ; 5.850      ;
; 2.933 ; LER                     ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; LER          ; clkFPGA     ; 0.000        ; 2.677      ; 5.876      ;
; 2.933 ; LER                     ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; LER          ; clkFPGA     ; 0.000        ; 2.677      ; 5.876      ;
; 3.077 ; LER                     ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; LER          ; clkFPGA     ; -0.500       ; 2.676      ; 5.519      ;
; 3.077 ; LER                     ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; LER          ; clkFPGA     ; -0.500       ; 2.676      ; 5.519      ;
; 3.077 ; LER                     ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; LER          ; clkFPGA     ; -0.500       ; 2.676      ; 5.519      ;
; 3.077 ; LER                     ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; LER          ; clkFPGA     ; -0.500       ; 2.676      ; 5.519      ;
; 3.077 ; LER                     ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; LER          ; clkFPGA     ; -0.500       ; 2.680      ; 5.523      ;
; 3.179 ; LER                     ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; LER          ; clkFPGA     ; -0.500       ; 2.676      ; 5.621      ;
; 3.179 ; LER                     ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; LER          ; clkFPGA     ; -0.500       ; 2.676      ; 5.621      ;
; 3.179 ; LER                     ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; LER          ; clkFPGA     ; -0.500       ; 2.676      ; 5.621      ;
; 3.179 ; LER                     ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; LER          ; clkFPGA     ; -0.500       ; 2.676      ; 5.621      ;
; 3.181 ; LER                     ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; LER          ; clkFPGA     ; -0.500       ; 2.681      ; 5.628      ;
; 3.181 ; LER                     ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; LER          ; clkFPGA     ; -0.500       ; 2.681      ; 5.628      ;
; 3.243 ; LER                     ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; LER          ; clkFPGA     ; -0.500       ; 2.676      ; 5.685      ;
; 3.243 ; LER                     ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; LER          ; clkFPGA     ; -0.500       ; 2.676      ; 5.685      ;
; 3.403 ; LER                     ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; LER          ; clkFPGA     ; -0.500       ; 2.681      ; 5.850      ;
; 3.433 ; LER                     ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; LER          ; clkFPGA     ; -0.500       ; 2.677      ; 5.876      ;
; 3.433 ; LER                     ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; LER          ; clkFPGA     ; -0.500       ; 2.677      ; 5.876      ;
; 5.751 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.766      ;
; 5.751 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.766      ;
; 5.751 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.766      ;
; 5.751 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.766      ;
; 5.751 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.247     ; 4.770      ;
; 5.853 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.868      ;
; 5.853 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.868      ;
; 5.853 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.868      ;
; 5.853 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.868      ;
; 5.855 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.246     ; 4.875      ;
; 5.855 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.246     ; 4.875      ;
; 5.886 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.901      ;
; 5.886 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.901      ;
; 5.886 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.901      ;
; 5.886 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.901      ;
; 5.886 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.247     ; 4.905      ;
; 5.917 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.932      ;
; 5.917 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.932      ;
; 5.976 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.991      ;
; 5.976 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.991      ;
; 5.976 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.991      ;
; 5.976 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 4.991      ;
; 5.976 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.247     ; 4.995      ;
; 5.988 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 5.003      ;
; 5.988 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 5.003      ;
; 5.988 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 5.003      ;
; 5.988 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 5.003      ;
; 5.990 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.246     ; 5.010      ;
; 5.990 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.246     ; 5.010      ;
; 6.052 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 5.067      ;
; 6.052 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 5.067      ;
; 6.077 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.246     ; 5.097      ;
; 6.078 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 5.093      ;
; 6.078 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 5.093      ;
; 6.078 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 5.093      ;
; 6.078 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 5.093      ;
; 6.080 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.246     ; 5.100      ;
; 6.080 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.246     ; 5.100      ;
; 6.107 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.250     ; 5.123      ;
; 6.107 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.250     ; 5.123      ;
; 6.142 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 5.157      ;
; 6.142 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -1.251     ; 5.157      ;
; 6.212 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.246     ; 5.232      ;
; 6.242 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.250     ; 5.258      ;
; 6.242 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.250     ; 5.258      ;
; 6.302 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.246     ; 5.322      ;
; 6.332 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.250     ; 5.348      ;
; 6.332 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -1.250     ; 5.348      ;
+-------+-------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clkFPGA'                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clkFPGA ; Rise       ; clkFPGA                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[0]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[0]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[1]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[1]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[2]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[2]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[3]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[3]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[4]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[4]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[5]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[5]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[6]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[6]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[7]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[7]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[0]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[0]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[1]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[1]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[2]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[2]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[3]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[3]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[4]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[4]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[5]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[5]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[6]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[6]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[7]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[7]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[10]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[10]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[11]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[11]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[12]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[12]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[1]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[1]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[2]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[2]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[3]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[3]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[4]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[4]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[5]                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SCK'                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; SCK   ; Rise       ; SCK                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; contador:inst3|saida[0]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; contador:inst3|saida[0]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; contador:inst3|saida[1]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; contador:inst3|saida[1]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; contador:inst3|saida[2]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; contador:inst3|saida[2]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; SCK|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; SCK|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; SCK~clkctrl|inclk[0]                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; SCK~clkctrl|inclk[0]                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; SCK~clkctrl|outclk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; SCK~clkctrl|outclk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[7]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[7]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|saida[0]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|saida[0]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|saida[1]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|saida[1]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|saida[2]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|saida[2]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                        ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clkARDUINO'                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clkARDUINO ; Rise       ; clkARDUINO                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; clkARDUINO|combout                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; clkARDUINO|combout                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; clkARDUINO~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; clkARDUINO~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; clkARDUINO~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; clkARDUINO~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                            ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'LER'                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; LER   ; Rise       ; LER                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; LER|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; LER|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; TEMPERATURA|dffs[0]~29|datad  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; TEMPERATURA|dffs[0]~29|datad  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; TEMPERATURA|dffs[1]~25|datad  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; TEMPERATURA|dffs[1]~25|datad  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; TEMPERATURA|dffs[2]~21|datac  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; TEMPERATURA|dffs[2]~21|datac  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; TEMPERATURA|dffs[3]~17|datad  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; TEMPERATURA|dffs[3]~17|datad  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; TEMPERATURA|dffs[4]~13|datac  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; TEMPERATURA|dffs[4]~13|datac  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; TEMPERATURA|dffs[5]~9|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; TEMPERATURA|dffs[5]~9|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; TEMPERATURA|dffs[6]~5|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; TEMPERATURA|dffs[6]~5|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; TEMPERATURA|dffs[7]~1|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; TEMPERATURA|dffs[7]~1|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; UMIDADE|dffs[0]~29|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; UMIDADE|dffs[0]~29|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; UMIDADE|dffs[1]~25|dataa      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; UMIDADE|dffs[1]~25|dataa      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; UMIDADE|dffs[2]~21|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; UMIDADE|dffs[2]~21|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; UMIDADE|dffs[3]~17|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; UMIDADE|dffs[3]~17|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; UMIDADE|dffs[4]~13|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; UMIDADE|dffs[4]~13|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; UMIDADE|dffs[5]~9|datac       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; UMIDADE|dffs[5]~9|datac       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; UMIDADE|dffs[6]~5|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; UMIDADE|dffs[6]~5|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; UMIDADE|dffs[7]~1|datac       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; UMIDADE|dffs[7]~1|datac       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; inst15~0clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; inst15~0clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; inst15~0clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; inst15~0clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; inst15~0|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; inst15~0|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; inst15~0|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; inst15~0|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; inst17~0clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; inst17~0clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; inst17~0clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; inst17~0clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; inst17~0|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; inst17~0|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; inst17~0|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; inst17~0|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[0]~29 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[0]~29 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[1]~25 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[1]~25 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[2]~21 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[2]~21 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[3]~17 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[3]~17 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[4]~13 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[4]~13 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[5]~9  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[5]~9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[6]~5  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[6]~5  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[7]~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[7]~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[0]~29     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[0]~29     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[1]~25     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[1]~25     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[2]~21     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[2]~21     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[3]~17     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[3]~17     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[4]~13     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[4]~13     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[5]~9      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[5]~9      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[6]~5      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[6]~5      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[7]~1      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[7]~1      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MOSI      ; SCK        ; 3.470 ; 3.470 ; Rise       ; SCK             ;
; ESCREVER  ; SCK        ; 4.053 ; 4.053 ; Fall       ; SCK             ;
; chave     ; clkARDUINO ; 1.151 ; 1.151 ; Rise       ; clkARDUINO      ;
; LER       ; clkFPGA    ; 3.773 ; 3.773 ; Rise       ; clkFPGA         ;
; selData   ; clkFPGA    ; 7.858 ; 7.858 ; Rise       ; clkFPGA         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MOSI      ; SCK        ; -3.240 ; -3.240 ; Rise       ; SCK             ;
; ESCREVER  ; SCK        ; -3.420 ; -3.420 ; Fall       ; SCK             ;
; chave     ; clkARDUINO ; -0.921 ; -0.921 ; Rise       ; clkARDUINO      ;
; LER       ; clkFPGA    ; -1.581 ; -1.581 ; Rise       ; clkFPGA         ;
; selData   ; clkFPGA    ; -5.639 ; -5.639 ; Rise       ; clkFPGA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ovf       ; SCK        ; 8.336  ; 8.336  ; Rise       ; SCK             ;
; MISO      ; SCK        ; 7.214  ; 7.214  ; Fall       ; SCK             ;
; LED_ATIV  ; clkARDUINO ; 8.680  ; 8.680  ; Rise       ; clkARDUINO      ;
; PWM1      ; clkFPGA    ; 11.033 ; 11.033 ; Rise       ; clkFPGA         ;
; PWM2      ; clkFPGA    ; 9.633  ; 9.633  ; Rise       ; clkFPGA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ovf       ; SCK        ; 8.111 ; 8.111 ; Rise       ; SCK             ;
; MISO      ; SCK        ; 7.214 ; 7.214 ; Fall       ; SCK             ;
; LED_ATIV  ; clkARDUINO ; 7.973 ; 7.973 ; Rise       ; clkARDUINO      ;
; PWM1      ; clkFPGA    ; 8.172 ; 8.172 ; Rise       ; clkFPGA         ;
; PWM2      ; clkFPGA    ; 8.048 ; 8.048 ; Rise       ; clkFPGA         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SS         ; MISO        ;       ; 6.111 ; 6.111 ;       ;
; chave      ; LED_ATIV    ; 6.615 ;       ;       ; 6.615 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SS         ; MISO        ;       ; 6.111 ; 6.111 ;       ;
; chave      ; LED_ATIV    ; 6.615 ;       ;       ; 6.615 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------+
; Fast Model Setup Summary            ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clkFPGA    ; -2.495 ; -62.444       ;
; SCK        ; -0.907 ; -7.143        ;
; clkARDUINO ; -0.533 ; -3.731        ;
; LER        ; 0.267  ; 0.000         ;
+------------+--------+---------------+


+-------------------------------------+
; Fast Model Hold Summary             ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; LER        ; -0.377 ; -2.441        ;
; SCK        ; 0.215  ; 0.000         ;
; clkFPGA    ; 0.342  ; 0.000         ;
; clkARDUINO ; 0.381  ; 0.000         ;
+------------+--------+---------------+


+-------------------------------------+
; Fast Model Recovery Summary         ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clkFPGA    ; -2.344 ; -35.838       ;
; clkARDUINO ; -0.604 ; -4.228        ;
+------------+--------+---------------+


+------------------------------------+
; Fast Model Removal Summary         ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clkARDUINO ; 1.168 ; 0.000         ;
; clkFPGA    ; 1.250 ; 0.000         ;
+------------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clkFPGA    ; -1.380 ; -68.380          ;
; SCK        ; -1.380 ; -20.380          ;
; clkARDUINO ; -1.380 ; -8.380           ;
; LER        ; -1.222 ; -1.222           ;
+------------+--------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clkFPGA'                                                                                                                     ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.495 ; lpm_ff:UMIDADE|dffs[2]~21     ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -1.203     ; 1.824      ;
; -2.484 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -1.201     ; 1.815      ;
; -2.460 ; lpm_ff:UMIDADE|dffs[2]~21     ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -1.203     ; 1.789      ;
; -2.450 ; lpm_ff:UMIDADE|dffs[1]~25     ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -1.332     ; 1.650      ;
; -2.449 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -1.201     ; 1.780      ;
; -2.438 ; lpm_ff:UMIDADE|dffs[3]~17     ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -1.203     ; 1.767      ;
; -2.415 ; lpm_ff:UMIDADE|dffs[1]~25     ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -1.332     ; 1.615      ;
; -2.403 ; lpm_ff:UMIDADE|dffs[3]~17     ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -1.203     ; 1.732      ;
; -2.392 ; lpm_ff:UMIDADE|dffs[4]~13     ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -1.204     ; 1.720      ;
; -2.380 ; lpm_ff:TEMPERATURA|dffs[5]~9  ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -1.111     ; 1.801      ;
; -2.375 ; lpm_ff:TEMPERATURA|dffs[0]~29 ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -1.109     ; 1.798      ;
; -2.373 ; lpm_ff:TEMPERATURA|dffs[1]~25 ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -1.113     ; 1.792      ;
; -2.357 ; lpm_ff:UMIDADE|dffs[4]~13     ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -1.204     ; 1.685      ;
; -2.345 ; lpm_ff:TEMPERATURA|dffs[5]~9  ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -1.111     ; 1.766      ;
; -2.340 ; lpm_ff:TEMPERATURA|dffs[0]~29 ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -1.109     ; 1.763      ;
; -2.338 ; lpm_ff:TEMPERATURA|dffs[1]~25 ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -1.113     ; 1.757      ;
; -2.333 ; lpm_ff:TEMPERATURA|dffs[2]~21 ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -1.130     ; 1.735      ;
; -2.298 ; lpm_ff:UMIDADE|dffs[6]~5      ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -1.190     ; 1.640      ;
; -2.298 ; lpm_ff:TEMPERATURA|dffs[2]~21 ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -1.130     ; 1.700      ;
; -2.291 ; lpm_ff:UMIDADE|dffs[5]~9      ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -1.229     ; 1.594      ;
; -2.276 ; lpm_ff:UMIDADE|dffs[2]~21     ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -1.203     ; 1.605      ;
; -2.275 ; lpm_ff:UMIDADE|dffs[7]~1      ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -1.229     ; 1.578      ;
; -2.275 ; lpm_ff:TEMPERATURA|dffs[3]~17 ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -1.112     ; 1.695      ;
; -2.265 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -1.201     ; 1.596      ;
; -2.263 ; lpm_ff:UMIDADE|dffs[6]~5      ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -1.190     ; 1.605      ;
; -2.256 ; lpm_ff:UMIDADE|dffs[5]~9      ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -1.229     ; 1.559      ;
; -2.241 ; lpm_ff:UMIDADE|dffs[2]~21     ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -1.203     ; 1.570      ;
; -2.240 ; lpm_ff:UMIDADE|dffs[7]~1      ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -1.229     ; 1.543      ;
; -2.240 ; lpm_ff:TEMPERATURA|dffs[3]~17 ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -1.112     ; 1.660      ;
; -2.231 ; lpm_ff:UMIDADE|dffs[1]~25     ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -1.332     ; 1.431      ;
; -2.230 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -1.201     ; 1.561      ;
; -2.219 ; lpm_ff:UMIDADE|dffs[3]~17     ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -1.203     ; 1.548      ;
; -2.206 ; lpm_ff:UMIDADE|dffs[2]~21     ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -1.203     ; 1.535      ;
; -2.201 ; lpm_ff:TEMPERATURA|dffs[7]~1  ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -1.113     ; 1.620      ;
; -2.196 ; lpm_ff:UMIDADE|dffs[1]~25     ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -1.332     ; 1.396      ;
; -2.195 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -1.201     ; 1.526      ;
; -2.184 ; lpm_ff:UMIDADE|dffs[3]~17     ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -1.203     ; 1.513      ;
; -2.171 ; lpm_ff:TEMPERATURA|dffs[6]~5  ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -1.070     ; 1.633      ;
; -2.166 ; lpm_ff:TEMPERATURA|dffs[7]~1  ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -1.113     ; 1.585      ;
; -2.164 ; lpm_ff:UMIDADE|dffs[4]~13     ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -1.204     ; 1.492      ;
; -2.161 ; lpm_ff:UMIDADE|dffs[1]~25     ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -1.332     ; 1.361      ;
; -2.156 ; lpm_ff:TEMPERATURA|dffs[0]~29 ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -1.109     ; 1.579      ;
; -2.155 ; lpm_ff:TEMPERATURA|dffs[4]~13 ; lpm_ff:inst13|dffs[12]           ; LER          ; clkFPGA     ; 0.500        ; -1.132     ; 1.555      ;
; -2.154 ; lpm_ff:TEMPERATURA|dffs[1]~25 ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -1.113     ; 1.573      ;
; -2.152 ; lpm_ff:TEMPERATURA|dffs[5]~9  ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -1.111     ; 1.573      ;
; -2.149 ; lpm_ff:UMIDADE|dffs[3]~17     ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -1.203     ; 1.478      ;
; -2.136 ; lpm_ff:TEMPERATURA|dffs[6]~5  ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -1.070     ; 1.598      ;
; -2.127 ; lpm_ff:UMIDADE|dffs[4]~13     ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -1.204     ; 1.455      ;
; -2.121 ; lpm_ff:TEMPERATURA|dffs[0]~29 ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -1.109     ; 1.544      ;
; -2.120 ; lpm_ff:TEMPERATURA|dffs[4]~13 ; lpm_ff:inst13|dffs[11]           ; LER          ; clkFPGA     ; 0.500        ; -1.132     ; 1.520      ;
; -2.119 ; lpm_ff:TEMPERATURA|dffs[1]~25 ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -1.113     ; 1.538      ;
; -2.114 ; lpm_ff:TEMPERATURA|dffs[2]~21 ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -1.130     ; 1.516      ;
; -2.103 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:UMIDADE|dffs[0]~_emulated ; LER          ; clkFPGA     ; 0.500        ; -1.200     ; 1.435      ;
; -2.102 ; contador:inst3|saida[2]       ; lpm_ff:inst13|dffs[12]           ; SCK          ; clkFPGA     ; 1.000        ; -0.481     ; 2.653      ;
; -2.099 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[7]            ; LER          ; clkFPGA     ; 0.500        ; -1.201     ; 1.430      ;
; -2.098 ; lpm_ff:UMIDADE|dffs[2]~21     ; lpm_ff:inst13|dffs[7]            ; LER          ; clkFPGA     ; 0.500        ; -1.203     ; 1.427      ;
; -2.086 ; lpm_ff:TEMPERATURA|dffs[0]~29 ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -1.109     ; 1.509      ;
; -2.084 ; lpm_ff:TEMPERATURA|dffs[1]~25 ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -1.113     ; 1.503      ;
; -2.079 ; lpm_ff:TEMPERATURA|dffs[2]~21 ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -1.130     ; 1.481      ;
; -2.070 ; lpm_ff:UMIDADE|dffs[6]~5      ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -1.190     ; 1.412      ;
; -2.067 ; contador:inst3|saida[2]       ; lpm_ff:inst13|dffs[11]           ; SCK          ; clkFPGA     ; 1.000        ; -0.481     ; 2.618      ;
; -2.064 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[6]            ; LER          ; clkFPGA     ; 0.500        ; -1.201     ; 1.395      ;
; -2.063 ; lpm_ff:UMIDADE|dffs[5]~9      ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -1.229     ; 1.366      ;
; -2.056 ; lpm_ff:TEMPERATURA|dffs[3]~17 ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -1.112     ; 1.476      ;
; -2.056 ; lpm_ff:UMIDADE|dffs[1]~25     ; lpm_ff:inst13|dffs[7]            ; LER          ; clkFPGA     ; 0.500        ; -1.332     ; 1.256      ;
; -2.047 ; lpm_ff:UMIDADE|dffs[7]~1      ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -1.229     ; 1.350      ;
; -2.044 ; lpm_ff:TEMPERATURA|dffs[2]~21 ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -1.130     ; 1.446      ;
; -2.035 ; contador:inst3|saida[0]       ; lpm_ff:inst13|dffs[12]           ; SCK          ; clkFPGA     ; 1.000        ; -0.481     ; 2.586      ;
; -2.029 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[5]            ; LER          ; clkFPGA     ; 0.500        ; -1.201     ; 1.360      ;
; -2.021 ; lpm_ff:TEMPERATURA|dffs[3]~17 ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -1.112     ; 1.441      ;
; -2.021 ; lpm_ff:UMIDADE|dffs[1]~25     ; lpm_ff:inst13|dffs[6]            ; LER          ; clkFPGA     ; 0.500        ; -1.332     ; 1.221      ;
; -2.012 ; lpm_ff:TEMPERATURA|dffs[5]~9  ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -1.111     ; 1.433      ;
; -2.009 ; lpm_ff:UMIDADE|dffs[3]~17     ; lpm_ff:inst13|dffs[7]            ; LER          ; clkFPGA     ; 0.500        ; -1.203     ; 1.338      ;
; -2.000 ; contador:inst3|saida[0]       ; lpm_ff:inst13|dffs[11]           ; SCK          ; clkFPGA     ; 1.000        ; -0.481     ; 2.551      ;
; -2.000 ; lpm_ff:UMIDADE|dffs[4]~13     ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -1.204     ; 1.328      ;
; -1.995 ; lpm_ff:TEMPERATURA|dffs[0]~29 ; lpm_ff:inst13|dffs[7]            ; LER          ; clkFPGA     ; 0.500        ; -1.109     ; 1.418      ;
; -1.994 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[4]            ; LER          ; clkFPGA     ; 0.500        ; -1.201     ; 1.325      ;
; -1.993 ; lpm_ff:UMIDADE|dffs[3]~17     ; lpm_ff:UMIDADE|dffs[3]~_emulated ; LER          ; clkFPGA     ; 0.500        ; -1.202     ; 1.323      ;
; -1.986 ; lpm_ff:TEMPERATURA|dffs[3]~17 ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -1.112     ; 1.406      ;
; -1.982 ; contador:inst3|saida[1]       ; lpm_ff:inst13|dffs[12]           ; SCK          ; clkFPGA     ; 1.000        ; -0.481     ; 2.533      ;
; -1.979 ; lpm_ff:TEMPERATURA|dffs[1]~25 ; lpm_ff:inst13|dffs[7]            ; LER          ; clkFPGA     ; 0.500        ; -1.113     ; 1.398      ;
; -1.973 ; lpm_ff:TEMPERATURA|dffs[7]~1  ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -1.113     ; 1.392      ;
; -1.961 ; lpm_ff:UMIDADE|dffs[2]~21     ; lpm_ff:inst13|dffs[6]            ; LER          ; clkFPGA     ; 0.500        ; -1.203     ; 1.290      ;
; -1.960 ; lpm_ff:TEMPERATURA|dffs[0]~29 ; lpm_ff:inst13|dffs[6]            ; LER          ; clkFPGA     ; 0.500        ; -1.109     ; 1.383      ;
; -1.947 ; contador:inst3|saida[1]       ; lpm_ff:inst13|dffs[11]           ; SCK          ; clkFPGA     ; 1.000        ; -0.481     ; 2.498      ;
; -1.944 ; lpm_ff:TEMPERATURA|dffs[1]~25 ; lpm_ff:inst13|dffs[6]            ; LER          ; clkFPGA     ; 0.500        ; -1.113     ; 1.363      ;
; -1.943 ; lpm_ff:TEMPERATURA|dffs[6]~5  ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -1.070     ; 1.405      ;
; -1.936 ; lpm_ff:TEMPERATURA|dffs[2]~21 ; lpm_ff:inst13|dffs[7]            ; LER          ; clkFPGA     ; 0.500        ; -1.130     ; 1.338      ;
; -1.927 ; lpm_ff:TEMPERATURA|dffs[4]~13 ; lpm_ff:inst13|dffs[10]           ; LER          ; clkFPGA     ; 0.500        ; -1.132     ; 1.327      ;
; -1.925 ; lpm_ff:TEMPERATURA|dffs[0]~29 ; lpm_ff:inst13|dffs[5]            ; LER          ; clkFPGA     ; 0.500        ; -1.109     ; 1.348      ;
; -1.922 ; lpm_ff:UMIDADE|dffs[5]~9      ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -1.229     ; 1.225      ;
; -1.890 ; lpm_ff:TEMPERATURA|dffs[4]~13 ; lpm_ff:inst13|dffs[9]            ; LER          ; clkFPGA     ; 0.500        ; -1.132     ; 1.290      ;
; -1.890 ; lpm_ff:TEMPERATURA|dffs[0]~29 ; lpm_ff:inst13|dffs[4]            ; LER          ; clkFPGA     ; 0.500        ; -1.109     ; 1.313      ;
; -1.883 ; contador:inst3|saida[2]       ; lpm_ff:inst13|dffs[10]           ; SCK          ; clkFPGA     ; 1.000        ; -0.481     ; 2.434      ;
; -1.883 ; lpm_ff:UMIDADE|dffs[1]~25     ; lpm_ff:inst13|dffs[5]            ; LER          ; clkFPGA     ; 0.500        ; -1.332     ; 1.083      ;
; -1.874 ; lpm_ff:TEMPERATURA|dffs[5]~9  ; lpm_ff:inst13|dffs[8]            ; LER          ; clkFPGA     ; 0.500        ; -1.111     ; 1.295      ;
; -1.871 ; lpm_ff:UMIDADE|dffs[1]~25     ; lpm_ff:UMIDADE|dffs[1]~_emulated ; LER          ; clkFPGA     ; 0.500        ; -1.331     ; 1.072      ;
; -1.860 ; lpm_ff:UMIDADE|dffs[4]~13     ; lpm_ff:inst13|dffs[7]            ; LER          ; clkFPGA     ; 0.500        ; -1.204     ; 1.188      ;
; -1.854 ; lpm_ff:UMIDADE|dffs[0]~29     ; lpm_ff:inst13|dffs[3]            ; LER          ; clkFPGA     ; 0.500        ; -1.201     ; 1.185      ;
; -1.848 ; contador:inst3|saida[2]       ; lpm_ff:inst13|dffs[9]            ; SCK          ; clkFPGA     ; 1.000        ; -0.481     ; 2.399      ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SCK'                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.907 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.957      ;
; -0.907 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.957      ;
; -0.906 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.956      ;
; -0.906 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.956      ;
; -0.906 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.956      ;
; -0.906 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.956      ;
; -0.854 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK          ; SCK         ; 0.500        ; -0.483     ; 0.903      ;
; -0.851 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; 0.500        ; -0.483     ; 0.900      ;
; -0.840 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.890      ;
; -0.840 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.890      ;
; -0.839 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.889      ;
; -0.839 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.889      ;
; -0.839 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.889      ;
; -0.839 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.889      ;
; -0.787 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.837      ;
; -0.787 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.837      ;
; -0.787 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK          ; SCK         ; 0.500        ; -0.483     ; 0.836      ;
; -0.786 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.836      ;
; -0.786 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.836      ;
; -0.786 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.836      ;
; -0.786 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; 0.500        ; -0.482     ; 0.836      ;
; -0.784 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; 0.500        ; -0.483     ; 0.833      ;
; -0.734 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK          ; SCK         ; 0.500        ; -0.483     ; 0.783      ;
; -0.731 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; 0.500        ; -0.483     ; 0.780      ;
; -0.085 ; lpm_ff:inst13|dffs[5]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clkFPGA      ; SCK         ; 0.500        ; -0.002     ; 0.615      ;
; -0.006 ; lpm_ff:inst13|dffs[7]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clkFPGA      ; SCK         ; 0.500        ; -0.002     ; 0.536      ;
; 0.054  ; lpm_ff:inst13|dffs[10]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clkFPGA      ; SCK         ; 0.500        ; -0.001     ; 0.477      ;
; 0.054  ; lpm_ff:inst13|dffs[11]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clkFPGA      ; SCK         ; 0.500        ; -0.001     ; 0.477      ;
; 0.134  ; lpm_ff:inst13|dffs[6]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clkFPGA      ; SCK         ; 0.500        ; -0.001     ; 0.397      ;
; 0.134  ; lpm_ff:inst13|dffs[8]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clkFPGA      ; SCK         ; 0.500        ; -0.001     ; 0.397      ;
; 0.134  ; lpm_ff:inst13|dffs[9]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clkFPGA      ; SCK         ; 0.500        ; -0.001     ; 0.397      ;
; 0.135  ; lpm_ff:inst13|dffs[12]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clkFPGA      ; SCK         ; 0.500        ; -0.001     ; 0.396      ;
; 0.425  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[2]                                        ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.607      ;
; 0.426  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; 1.000        ; -0.001     ; 0.605      ;
; 0.431  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; 1.000        ; 0.001      ; 0.602      ;
; 0.435  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; 1.000        ; 0.001      ; 0.598      ;
; 0.465  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.567      ;
; 0.513  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.519      ;
; 0.520  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.512      ;
; 0.520  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.512      ;
; 0.521  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.511      ;
; 0.533  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.499      ;
; 0.535  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.497      ;
; 0.536  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.496      ;
; 0.546  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.486      ;
; 0.547  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.485      ;
; 0.548  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.484      ;
; 0.553  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[1]                                        ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.479      ;
; 0.638  ; contador:inst3|saida[1]                                        ; contador:inst3|saida[2]                                        ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.394      ;
; 0.665  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0]                                        ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; contador:inst3|saida[2]                                        ; contador:inst3|saida[2]                                        ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; contador:inst3|saida[1]                                        ; contador:inst3|saida[1]                                        ; SCK          ; SCK         ; 1.000        ; 0.000      ; 0.367      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clkARDUINO'                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.533 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.565      ;
; -0.533 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.565      ;
; -0.533 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.565      ;
; -0.533 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.565      ;
; -0.533 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.565      ;
; -0.533 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.565      ;
; -0.533 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.565      ;
; -0.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.540      ;
; -0.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.540      ;
; -0.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.540      ;
; -0.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.540      ;
; -0.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.540      ;
; -0.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.540      ;
; -0.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.540      ;
; -0.459 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.491      ;
; -0.459 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.491      ;
; -0.459 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.491      ;
; -0.459 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.491      ;
; -0.459 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.491      ;
; -0.459 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.491      ;
; -0.459 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.491      ;
; -0.437 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.469      ;
; -0.437 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.469      ;
; -0.437 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.469      ;
; -0.437 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.469      ;
; -0.437 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.469      ;
; -0.437 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.469      ;
; -0.437 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.469      ;
; -0.421 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.453      ;
; -0.421 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.453      ;
; -0.421 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.453      ;
; -0.421 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.453      ;
; -0.421 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.453      ;
; -0.421 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.453      ;
; -0.421 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.453      ;
; -0.402 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.434      ;
; -0.402 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.434      ;
; -0.402 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.434      ;
; -0.402 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.434      ;
; -0.402 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.434      ;
; -0.402 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.434      ;
; -0.402 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.434      ;
; -0.356 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.388      ;
; -0.356 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.388      ;
; -0.356 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.388      ;
; -0.356 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.388      ;
; -0.356 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.388      ;
; -0.356 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.388      ;
; -0.356 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.388      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'LER'                                                                                                                                                      ;
+-------+----------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.267 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_ff:TEMPERATURA|dffs[5]~9  ; SCK          ; LER         ; 0.500        ; 1.110      ; 0.505      ;
; 0.317 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_ff:TEMPERATURA|dffs[0]~29 ; SCK          ; LER         ; 0.500        ; 1.108      ; 0.504      ;
; 0.335 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_ff:TEMPERATURA|dffs[7]~1  ; SCK          ; LER         ; 0.500        ; 1.112      ; 0.475      ;
; 0.545 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_ff:TEMPERATURA|dffs[4]~13 ; SCK          ; LER         ; 0.500        ; 1.131      ; 0.692      ;
; 0.571 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_ff:TEMPERATURA|dffs[3]~17 ; SCK          ; LER         ; 0.500        ; 1.111      ; 0.506      ;
; 0.634 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_ff:TEMPERATURA|dffs[6]~5  ; SCK          ; LER         ; 0.500        ; 1.069      ; 0.590      ;
; 0.669 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_ff:UMIDADE|dffs[5]~9      ; SCK          ; LER         ; 0.500        ; 1.228      ; 0.665      ;
; 0.683 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_ff:UMIDADE|dffs[2]~21     ; SCK          ; LER         ; 0.500        ; 1.202      ; 0.484      ;
; 0.779 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_ff:TEMPERATURA|dffs[1]~25 ; SCK          ; LER         ; 0.500        ; 1.112      ; 0.480      ;
; 0.818 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_ff:UMIDADE|dffs[1]~25     ; SCK          ; LER         ; 0.500        ; 1.331      ; 0.540      ;
; 0.825 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_ff:UMIDADE|dffs[6]~5      ; SCK          ; LER         ; 0.500        ; 1.189      ; 0.590      ;
; 0.840 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_ff:UMIDADE|dffs[3]~17     ; SCK          ; LER         ; 0.500        ; 1.202      ; 0.325      ;
; 0.845 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_ff:UMIDADE|dffs[4]~13     ; SCK          ; LER         ; 0.500        ; 1.203      ; 0.411      ;
; 0.853 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_ff:UMIDADE|dffs[0]~29     ; SCK          ; LER         ; 0.500        ; 1.200      ; 0.503      ;
; 0.873 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_ff:TEMPERATURA|dffs[2]~21 ; SCK          ; LER         ; 0.500        ; 1.129      ; 0.479      ;
; 0.901 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_ff:UMIDADE|dffs[7]~1      ; SCK          ; LER         ; 0.500        ; 1.228      ; 0.557      ;
+-------+----------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'LER'                                                                                                                                                        ;
+--------+----------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -0.377 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_ff:UMIDADE|dffs[3]~17     ; SCK          ; LER         ; -0.500       ; 1.202      ; 0.325      ;
; -0.292 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_ff:UMIDADE|dffs[4]~13     ; SCK          ; LER         ; -0.500       ; 1.203      ; 0.411      ;
; -0.291 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_ff:UMIDADE|dffs[1]~25     ; SCK          ; LER         ; -0.500       ; 1.331      ; 0.540      ;
; -0.218 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_ff:UMIDADE|dffs[2]~21     ; SCK          ; LER         ; -0.500       ; 1.202      ; 0.484      ;
; -0.197 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_ff:UMIDADE|dffs[0]~29     ; SCK          ; LER         ; -0.500       ; 1.200      ; 0.503      ;
; -0.171 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_ff:UMIDADE|dffs[7]~1      ; SCK          ; LER         ; -0.500       ; 1.228      ; 0.557      ;
; -0.150 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_ff:TEMPERATURA|dffs[2]~21 ; SCK          ; LER         ; -0.500       ; 1.129      ; 0.479      ;
; -0.137 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_ff:TEMPERATURA|dffs[7]~1  ; SCK          ; LER         ; -0.500       ; 1.112      ; 0.475      ;
; -0.132 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_ff:TEMPERATURA|dffs[1]~25 ; SCK          ; LER         ; -0.500       ; 1.112      ; 0.480      ;
; -0.105 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_ff:TEMPERATURA|dffs[3]~17 ; SCK          ; LER         ; -0.500       ; 1.111      ; 0.506      ;
; -0.105 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_ff:TEMPERATURA|dffs[5]~9  ; SCK          ; LER         ; -0.500       ; 1.110      ; 0.505      ;
; -0.104 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_ff:TEMPERATURA|dffs[0]~29 ; SCK          ; LER         ; -0.500       ; 1.108      ; 0.504      ;
; -0.099 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_ff:UMIDADE|dffs[6]~5      ; SCK          ; LER         ; -0.500       ; 1.189      ; 0.590      ;
; -0.063 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_ff:UMIDADE|dffs[5]~9      ; SCK          ; LER         ; -0.500       ; 1.228      ; 0.665      ;
; 0.021  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_ff:TEMPERATURA|dffs[6]~5  ; SCK          ; LER         ; -0.500       ; 1.069      ; 0.590      ;
; 0.061  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_ff:TEMPERATURA|dffs[4]~13 ; SCK          ; LER         ; -0.500       ; 1.131      ; 0.692      ;
+--------+----------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SCK'                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0]                                        ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; contador:inst3|saida[1]                                        ; contador:inst3|saida[1]                                        ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; contador:inst3|saida[2]                                        ; contador:inst3|saida[2]                                        ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; contador:inst3|saida[1]                                        ; contador:inst3|saida[2]                                        ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.327 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[1]                                        ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.479      ;
; 0.332 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.486      ;
; 0.344 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.496      ;
; 0.345 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.497      ;
; 0.347 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.499      ;
; 0.359 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.367 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.415 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.567      ;
; 0.445 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; 0.000        ; 0.001      ; 0.598      ;
; 0.449 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; 0.000        ; 0.001      ; 0.602      ;
; 0.454 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; 0.000        ; -0.001     ; 0.605      ;
; 0.455 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[2]                                        ; SCK          ; SCK         ; 0.000        ; 0.000      ; 0.607      ;
; 0.745 ; lpm_ff:inst13|dffs[12]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clkFPGA      ; SCK         ; -0.500       ; -0.001     ; 0.396      ;
; 0.746 ; lpm_ff:inst13|dffs[6]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clkFPGA      ; SCK         ; -0.500       ; -0.001     ; 0.397      ;
; 0.746 ; lpm_ff:inst13|dffs[8]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clkFPGA      ; SCK         ; -0.500       ; -0.001     ; 0.397      ;
; 0.746 ; lpm_ff:inst13|dffs[9]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clkFPGA      ; SCK         ; -0.500       ; -0.001     ; 0.397      ;
; 0.826 ; lpm_ff:inst13|dffs[10]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clkFPGA      ; SCK         ; -0.500       ; -0.001     ; 0.477      ;
; 0.826 ; lpm_ff:inst13|dffs[11]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clkFPGA      ; SCK         ; -0.500       ; -0.001     ; 0.477      ;
; 0.886 ; lpm_ff:inst13|dffs[7]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clkFPGA      ; SCK         ; -0.500       ; -0.002     ; 0.536      ;
; 0.965 ; lpm_ff:inst13|dffs[5]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clkFPGA      ; SCK         ; -0.500       ; -0.002     ; 0.615      ;
; 1.611 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; -0.500       ; -0.483     ; 0.780      ;
; 1.614 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK          ; SCK         ; -0.500       ; -0.483     ; 0.783      ;
; 1.664 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; -0.500       ; -0.483     ; 0.833      ;
; 1.666 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.836      ;
; 1.666 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.836      ;
; 1.666 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.836      ;
; 1.666 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.836      ;
; 1.667 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.837      ;
; 1.667 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.837      ;
; 1.667 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK          ; SCK         ; -0.500       ; -0.483     ; 0.836      ;
; 1.719 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.889      ;
; 1.719 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.889      ;
; 1.719 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.889      ;
; 1.719 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.889      ;
; 1.720 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.890      ;
; 1.720 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.890      ;
; 1.731 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK          ; SCK         ; -0.500       ; -0.483     ; 0.900      ;
; 1.734 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK          ; SCK         ; -0.500       ; -0.483     ; 0.903      ;
; 1.786 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.956      ;
; 1.786 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.956      ;
; 1.786 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.956      ;
; 1.786 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.956      ;
; 1.787 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.957      ;
; 1.787 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK          ; SCK         ; -0.500       ; -0.482     ; 0.957      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clkFPGA'                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.342 ; LER                                                                                             ; lpm_ff:inst13|dffs[6]                                                                   ; LER          ; clkFPGA     ; 0.000        ; 1.651      ; 2.145      ;
; 0.344 ; LER                                                                                             ; lpm_ff:inst13|dffs[5]                                                                   ; LER          ; clkFPGA     ; 0.000        ; 1.651      ; 2.147      ;
; 0.345 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; lpm_ff:UMIDADE|dffs[6]~_emulated                                                        ; SCK          ; clkFPGA     ; 0.000        ; 0.002      ; 0.499      ;
; 0.346 ; LER                                                                                             ; lpm_ff:inst13|dffs[4]                                                                   ; LER          ; clkFPGA     ; 0.000        ; 1.651      ; 2.149      ;
; 0.355 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[4]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; -0.003     ; 0.511      ;
; 0.362 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.527      ;
; 0.378 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.530      ;
; 0.408 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[4]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; -0.003     ; 0.557      ;
; 0.419 ; LER                                                                                             ; lpm_ff:inst13|dffs[7]                                                                   ; LER          ; clkFPGA     ; 0.000        ; 1.651      ; 2.222      ;
; 0.431 ; LER                                                                                             ; lpm_ff:inst13|dffs[9]                                                                   ; LER          ; clkFPGA     ; 0.000        ; 1.651      ; 2.234      ;
; 0.438 ; LER                                                                                             ; lpm_ff:inst13|dffs[3]                                                                   ; LER          ; clkFPGA     ; 0.000        ; 1.651      ; 2.241      ;
; 0.456 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[3]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; 0.002      ; 0.610      ;
; 0.463 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; lpm_ff:UMIDADE|dffs[4]~_emulated                                                        ; SCK          ; clkFPGA     ; 0.000        ; 0.002      ; 0.617      ;
; 0.480 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[4]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; -0.003     ; 0.629      ;
; 0.492 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[4]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; -0.003     ; 0.641      ;
; 0.493 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.645      ;
; 0.496 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.650      ;
; 0.500 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.653      ;
; 0.504 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.656      ;
; 0.506 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.658      ;
; 0.511 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[2]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; 0.011      ; 0.674      ;
; 0.511 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.663      ;
; 0.513 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[1]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; 0.011      ; 0.676      ;
; 0.514 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; LER                                                                                             ; lpm_ff:inst13|dffs[8]                                                                   ; LER          ; clkFPGA     ; 0.000        ; 1.651      ; 2.318      ;
; 0.518 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; LER                                                                                             ; lpm_ff:inst13|dffs[10]                                                                  ; LER          ; clkFPGA     ; 0.000        ; 1.651      ; 2.321      ;
; 0.528 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.680      ;
; 0.531 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.683      ;
; 0.533 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.685      ;
; 0.535 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.688      ;
; 0.539 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.691      ;
; 0.541 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.693      ;
; 0.546 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.698      ;
; 0.549 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.701      ;
; 0.549 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.702      ;
; 0.550 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.702      ;
; 0.553 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.705      ;
; 0.558 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.710      ;
; 0.559 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.711      ;
; 0.562 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst12|dffs[11]                                                                  ; clkARDUINO   ; clkFPGA     ; 0.000        ; -0.003     ; 0.711      ;
; 0.563 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.715      ;
; 0.566 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.718      ;
; 0.568 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.720      ;
; 0.570 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.722      ;
; 0.570 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.722      ;
; 0.571 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.723      ;
; 0.571 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.723      ;
; 0.571 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.723      ;
; 0.574 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.726      ;
; 0.576 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.728      ;
; 0.578 ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; lpm_ff:TEMPERATURA|dffs[4]~_emulated                                                    ; SCK          ; clkFPGA     ; 0.000        ; 0.004      ; 0.734      ;
; 0.581 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 0.000        ; 0.000      ; 0.733      ;
; 0.582 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[3]                                                                   ; clkARDUINO   ; clkFPGA     ; 0.000        ; 0.002      ; 0.736      ;
; 0.583 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[12]                                                                  ; clkARDUINO   ; clkFPGA     ; 0.000        ; -0.003     ; 0.732      ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clkARDUINO'                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.381 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.533      ;
; 0.387 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.539      ;
; 0.389 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.541      ;
; 0.393 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.545      ;
; 0.400 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.552      ;
; 0.400 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.552      ;
; 0.401 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.553      ;
; 0.527 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.679      ;
; 0.531 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.683      ;
; 0.540 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.693      ;
; 0.562 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.714      ;
; 0.566 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.718      ;
; 0.575 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.727      ;
; 0.576 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.728      ;
; 0.580 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.732      ;
; 0.597 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.749      ;
; 0.601 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.753      ;
; 0.611 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.763      ;
; 0.634 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.786      ;
; 0.636 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.788      ;
; 0.646 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.798      ;
; 0.669 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.821      ;
; 0.671 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.823      ;
; 0.691 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.843      ;
; 0.740 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.892      ;
; 0.765 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.917      ;
; 1.052 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.204      ;
; 1.092 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.244      ;
; 1.092 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.244      ;
; 1.092 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.244      ;
; 1.092 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.244      ;
; 1.092 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.244      ;
; 1.092 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.244      ;
; 1.128 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.280      ;
; 1.128 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.280      ;
; 1.186 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.338      ;
; 1.186 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.338      ;
; 1.186 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.338      ;
; 1.186 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.338      ;
; 1.186 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.338      ;
; 1.234 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.386      ;
; 1.234 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.386      ;
; 1.234 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.386      ;
; 1.234 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.386      ;
; 1.248 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.400      ;
; 1.248 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.400      ;
; 1.248 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.400      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clkFPGA'                                                                                                                ;
+--------+-------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.344 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.478     ; 2.898      ;
; -2.344 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.478     ; 2.898      ;
; -2.331 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.476     ; 2.887      ;
; -2.277 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.478     ; 2.831      ;
; -2.277 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.478     ; 2.831      ;
; -2.265 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.479     ; 2.818      ;
; -2.265 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.479     ; 2.818      ;
; -2.264 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.476     ; 2.820      ;
; -2.236 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.476     ; 2.792      ;
; -2.236 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.476     ; 2.792      ;
; -2.233 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.785      ;
; -2.233 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.785      ;
; -2.233 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.785      ;
; -2.233 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.785      ;
; -2.224 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.478     ; 2.778      ;
; -2.224 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.478     ; 2.778      ;
; -2.211 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.476     ; 2.767      ;
; -2.198 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.479     ; 2.751      ;
; -2.198 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.479     ; 2.751      ;
; -2.177 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.729      ;
; -2.177 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.729      ;
; -2.177 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.729      ;
; -2.177 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.729      ;
; -2.177 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.477     ; 2.732      ;
; -2.169 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.476     ; 2.725      ;
; -2.169 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.476     ; 2.725      ;
; -2.166 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.718      ;
; -2.166 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.718      ;
; -2.166 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.718      ;
; -2.166 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.718      ;
; -2.145 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.479     ; 2.698      ;
; -2.145 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.479     ; 2.698      ;
; -2.116 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.476     ; 2.672      ;
; -2.116 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.476     ; 2.672      ;
; -2.113 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.665      ;
; -2.113 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.665      ;
; -2.113 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.665      ;
; -2.113 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.665      ;
; -2.110 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.662      ;
; -2.110 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.662      ;
; -2.110 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.662      ;
; -2.110 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.662      ;
; -2.110 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.477     ; 2.665      ;
; -2.057 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.609      ;
; -2.057 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.609      ;
; -2.057 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.609      ;
; -2.057 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.480     ; 2.609      ;
; -2.057 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; SCK          ; clkFPGA     ; 1.000        ; -0.477     ; 2.612      ;
; -1.037 ; LER                     ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; LER          ; clkFPGA     ; 0.500        ; 1.654      ; 3.223      ;
; -1.037 ; LER                     ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; LER          ; clkFPGA     ; 0.500        ; 1.654      ; 3.223      ;
; -1.024 ; LER                     ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; LER          ; clkFPGA     ; 0.500        ; 1.656      ; 3.212      ;
; -0.957 ; LER                     ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; LER          ; clkFPGA     ; 0.500        ; 1.653      ; 3.142      ;
; -0.957 ; LER                     ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; LER          ; clkFPGA     ; 0.500        ; 1.653      ; 3.142      ;
; -0.928 ; LER                     ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; LER          ; clkFPGA     ; 0.500        ; 1.656      ; 3.116      ;
; -0.928 ; LER                     ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; LER          ; clkFPGA     ; 0.500        ; 1.656      ; 3.116      ;
; -0.925 ; LER                     ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; LER          ; clkFPGA     ; 0.500        ; 1.652      ; 3.109      ;
; -0.925 ; LER                     ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; LER          ; clkFPGA     ; 0.500        ; 1.652      ; 3.109      ;
; -0.925 ; LER                     ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; LER          ; clkFPGA     ; 0.500        ; 1.652      ; 3.109      ;
; -0.925 ; LER                     ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; LER          ; clkFPGA     ; 0.500        ; 1.652      ; 3.109      ;
; -0.870 ; LER                     ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; LER          ; clkFPGA     ; 0.500        ; 1.652      ; 3.054      ;
; -0.870 ; LER                     ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; LER          ; clkFPGA     ; 0.500        ; 1.652      ; 3.054      ;
; -0.870 ; LER                     ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; LER          ; clkFPGA     ; 0.500        ; 1.652      ; 3.054      ;
; -0.870 ; LER                     ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; LER          ; clkFPGA     ; 0.500        ; 1.652      ; 3.054      ;
; -0.870 ; LER                     ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; LER          ; clkFPGA     ; 0.500        ; 1.655      ; 3.057      ;
; -0.537 ; LER                     ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; LER          ; clkFPGA     ; 1.000        ; 1.654      ; 3.223      ;
; -0.537 ; LER                     ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; LER          ; clkFPGA     ; 1.000        ; 1.654      ; 3.223      ;
; -0.524 ; LER                     ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; LER          ; clkFPGA     ; 1.000        ; 1.656      ; 3.212      ;
; -0.457 ; LER                     ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; LER          ; clkFPGA     ; 1.000        ; 1.653      ; 3.142      ;
; -0.457 ; LER                     ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; LER          ; clkFPGA     ; 1.000        ; 1.653      ; 3.142      ;
; -0.428 ; LER                     ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; LER          ; clkFPGA     ; 1.000        ; 1.656      ; 3.116      ;
; -0.428 ; LER                     ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; LER          ; clkFPGA     ; 1.000        ; 1.656      ; 3.116      ;
; -0.425 ; LER                     ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; LER          ; clkFPGA     ; 1.000        ; 1.652      ; 3.109      ;
; -0.425 ; LER                     ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; LER          ; clkFPGA     ; 1.000        ; 1.652      ; 3.109      ;
; -0.425 ; LER                     ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; LER          ; clkFPGA     ; 1.000        ; 1.652      ; 3.109      ;
; -0.425 ; LER                     ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; LER          ; clkFPGA     ; 1.000        ; 1.652      ; 3.109      ;
; -0.370 ; LER                     ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; LER          ; clkFPGA     ; 1.000        ; 1.652      ; 3.054      ;
; -0.370 ; LER                     ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; LER          ; clkFPGA     ; 1.000        ; 1.652      ; 3.054      ;
; -0.370 ; LER                     ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; LER          ; clkFPGA     ; 1.000        ; 1.652      ; 3.054      ;
; -0.370 ; LER                     ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; LER          ; clkFPGA     ; 1.000        ; 1.652      ; 3.054      ;
; -0.370 ; LER                     ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; LER          ; clkFPGA     ; 1.000        ; 1.655      ; 3.057      ;
+--------+-------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clkARDUINO'                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.604 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.636      ;
; -0.604 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.636      ;
; -0.604 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.636      ;
; -0.604 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.636      ;
; -0.604 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.636      ;
; -0.604 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.636      ;
; -0.604 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.636      ;
; -0.579 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.611      ;
; -0.579 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.611      ;
; -0.579 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.611      ;
; -0.579 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.611      ;
; -0.579 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.611      ;
; -0.579 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.611      ;
; -0.579 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.611      ;
; -0.530 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.562      ;
; -0.530 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.562      ;
; -0.530 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.562      ;
; -0.530 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.562      ;
; -0.530 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.562      ;
; -0.530 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.562      ;
; -0.530 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.562      ;
; -0.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.540      ;
; -0.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.540      ;
; -0.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.540      ;
; -0.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.540      ;
; -0.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.540      ;
; -0.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.540      ;
; -0.508 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.540      ;
; -0.492 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.524      ;
; -0.492 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.524      ;
; -0.492 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.524      ;
; -0.492 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.524      ;
; -0.492 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.524      ;
; -0.492 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.524      ;
; -0.492 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.524      ;
; -0.473 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.505      ;
; -0.427 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.459      ;
; -0.427 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.459      ;
; -0.427 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.459      ;
; -0.427 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.459      ;
; -0.427 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.459      ;
; -0.427 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.459      ;
; -0.427 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.459      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clkARDUINO'                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.168 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.320      ;
; 1.168 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.320      ;
; 1.168 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.320      ;
; 1.168 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.320      ;
; 1.168 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.320      ;
; 1.168 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.320      ;
; 1.168 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.320      ;
; 1.205 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.357      ;
; 1.205 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.357      ;
; 1.205 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.357      ;
; 1.205 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.357      ;
; 1.205 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.357      ;
; 1.205 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.357      ;
; 1.205 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.357      ;
; 1.244 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.396      ;
; 1.244 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.396      ;
; 1.244 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.396      ;
; 1.244 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.396      ;
; 1.244 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.396      ;
; 1.244 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.396      ;
; 1.244 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.396      ;
; 1.299 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.451      ;
; 1.299 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.451      ;
; 1.299 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.451      ;
; 1.299 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.451      ;
; 1.299 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.451      ;
; 1.299 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.451      ;
; 1.299 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.451      ;
; 1.305 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.457      ;
; 1.305 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.457      ;
; 1.305 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.457      ;
; 1.305 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.457      ;
; 1.305 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.457      ;
; 1.305 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.457      ;
; 1.305 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.457      ;
; 1.353 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.505      ;
; 1.353 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.505      ;
; 1.353 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.505      ;
; 1.353 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.505      ;
; 1.353 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.505      ;
; 1.353 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.505      ;
; 1.353 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.505      ;
; 1.367 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.519      ;
; 1.367 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.519      ;
; 1.367 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.519      ;
; 1.367 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.519      ;
; 1.367 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.519      ;
; 1.367 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.519      ;
; 1.367 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.519      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clkFPGA'                                                                                                                ;
+-------+-------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.250 ; LER                     ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; LER          ; clkFPGA     ; 0.000        ; 1.652      ; 3.054      ;
; 1.250 ; LER                     ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; LER          ; clkFPGA     ; 0.000        ; 1.652      ; 3.054      ;
; 1.250 ; LER                     ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; LER          ; clkFPGA     ; 0.000        ; 1.652      ; 3.054      ;
; 1.250 ; LER                     ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; LER          ; clkFPGA     ; 0.000        ; 1.652      ; 3.054      ;
; 1.250 ; LER                     ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; LER          ; clkFPGA     ; 0.000        ; 1.655      ; 3.057      ;
; 1.305 ; LER                     ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; LER          ; clkFPGA     ; 0.000        ; 1.652      ; 3.109      ;
; 1.305 ; LER                     ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; LER          ; clkFPGA     ; 0.000        ; 1.652      ; 3.109      ;
; 1.305 ; LER                     ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; LER          ; clkFPGA     ; 0.000        ; 1.652      ; 3.109      ;
; 1.305 ; LER                     ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; LER          ; clkFPGA     ; 0.000        ; 1.652      ; 3.109      ;
; 1.308 ; LER                     ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; LER          ; clkFPGA     ; 0.000        ; 1.656      ; 3.116      ;
; 1.308 ; LER                     ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; LER          ; clkFPGA     ; 0.000        ; 1.656      ; 3.116      ;
; 1.337 ; LER                     ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; LER          ; clkFPGA     ; 0.000        ; 1.653      ; 3.142      ;
; 1.337 ; LER                     ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; LER          ; clkFPGA     ; 0.000        ; 1.653      ; 3.142      ;
; 1.404 ; LER                     ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; LER          ; clkFPGA     ; 0.000        ; 1.656      ; 3.212      ;
; 1.417 ; LER                     ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; LER          ; clkFPGA     ; 0.000        ; 1.654      ; 3.223      ;
; 1.417 ; LER                     ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; LER          ; clkFPGA     ; 0.000        ; 1.654      ; 3.223      ;
; 1.750 ; LER                     ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; LER          ; clkFPGA     ; -0.500       ; 1.652      ; 3.054      ;
; 1.750 ; LER                     ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; LER          ; clkFPGA     ; -0.500       ; 1.652      ; 3.054      ;
; 1.750 ; LER                     ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; LER          ; clkFPGA     ; -0.500       ; 1.652      ; 3.054      ;
; 1.750 ; LER                     ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; LER          ; clkFPGA     ; -0.500       ; 1.652      ; 3.054      ;
; 1.750 ; LER                     ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; LER          ; clkFPGA     ; -0.500       ; 1.655      ; 3.057      ;
; 1.805 ; LER                     ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; LER          ; clkFPGA     ; -0.500       ; 1.652      ; 3.109      ;
; 1.805 ; LER                     ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; LER          ; clkFPGA     ; -0.500       ; 1.652      ; 3.109      ;
; 1.805 ; LER                     ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; LER          ; clkFPGA     ; -0.500       ; 1.652      ; 3.109      ;
; 1.805 ; LER                     ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; LER          ; clkFPGA     ; -0.500       ; 1.652      ; 3.109      ;
; 1.808 ; LER                     ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; LER          ; clkFPGA     ; -0.500       ; 1.656      ; 3.116      ;
; 1.808 ; LER                     ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; LER          ; clkFPGA     ; -0.500       ; 1.656      ; 3.116      ;
; 1.837 ; LER                     ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; LER          ; clkFPGA     ; -0.500       ; 1.653      ; 3.142      ;
; 1.837 ; LER                     ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; LER          ; clkFPGA     ; -0.500       ; 1.653      ; 3.142      ;
; 1.904 ; LER                     ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; LER          ; clkFPGA     ; -0.500       ; 1.656      ; 3.212      ;
; 1.917 ; LER                     ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; LER          ; clkFPGA     ; -0.500       ; 1.654      ; 3.223      ;
; 1.917 ; LER                     ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; LER          ; clkFPGA     ; -0.500       ; 1.654      ; 3.223      ;
; 2.937 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.609      ;
; 2.937 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.609      ;
; 2.937 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.609      ;
; 2.937 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.609      ;
; 2.937 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.477     ; 2.612      ;
; 2.990 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.662      ;
; 2.990 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.662      ;
; 2.990 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.662      ;
; 2.990 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.662      ;
; 2.990 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.477     ; 2.665      ;
; 2.993 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.665      ;
; 2.993 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.665      ;
; 2.993 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.665      ;
; 2.993 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.665      ;
; 2.996 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.476     ; 2.672      ;
; 2.996 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.476     ; 2.672      ;
; 3.025 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.479     ; 2.698      ;
; 3.025 ; contador:inst3|saida[1] ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.479     ; 2.698      ;
; 3.046 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.718      ;
; 3.046 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.718      ;
; 3.046 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.718      ;
; 3.046 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.718      ;
; 3.049 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.476     ; 2.725      ;
; 3.049 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.476     ; 2.725      ;
; 3.057 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[0]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.729      ;
; 3.057 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[1]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.729      ;
; 3.057 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[2]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.729      ;
; 3.057 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[3]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.729      ;
; 3.057 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[7]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.477     ; 2.732      ;
; 3.078 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.479     ; 2.751      ;
; 3.078 ; contador:inst3|saida[0] ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.479     ; 2.751      ;
; 3.091 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.476     ; 2.767      ;
; 3.104 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.478     ; 2.778      ;
; 3.104 ; contador:inst3|saida[1] ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.478     ; 2.778      ;
; 3.113 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[0]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.785      ;
; 3.113 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[1]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.785      ;
; 3.113 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[2]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.785      ;
; 3.113 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[3]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.480     ; 2.785      ;
; 3.116 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[4]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.476     ; 2.792      ;
; 3.116 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[7]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.476     ; 2.792      ;
; 3.144 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.476     ; 2.820      ;
; 3.145 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[5]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.479     ; 2.818      ;
; 3.145 ; contador:inst3|saida[2] ; lpm_ff:TEMPERATURA|dffs[6]~_emulated ; SCK          ; clkFPGA     ; 0.000        ; -0.479     ; 2.818      ;
; 3.157 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.478     ; 2.831      ;
; 3.157 ; contador:inst3|saida[0] ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.478     ; 2.831      ;
; 3.211 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[5]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.476     ; 2.887      ;
; 3.224 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[4]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.478     ; 2.898      ;
; 3.224 ; contador:inst3|saida[2] ; lpm_ff:UMIDADE|dffs[6]~_emulated     ; SCK          ; clkFPGA     ; 0.000        ; -0.478     ; 2.898      ;
+-------+-------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clkFPGA'                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clkFPGA ; Rise       ; clkFPGA                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[0]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[0]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[1]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[1]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[2]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[2]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[3]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[3]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[4]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[4]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[5]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[5]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[6]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[6]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[7]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[7]~_emulated                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[0]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[0]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[1]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[1]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[2]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[2]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[3]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[3]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[4]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[4]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[5]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[5]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[6]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[6]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[7]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:UMIDADE|dffs[7]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[10]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[10]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[11]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[11]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[12]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[12]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[1]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[1]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[2]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[2]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[3]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[3]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[4]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[4]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:inst12|dffs[5]                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SCK'                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; SCK   ; Rise       ; SCK                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; contador:inst3|saida[0]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; contador:inst3|saida[0]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; contador:inst3|saida[1]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; contador:inst3|saida[1]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; contador:inst3|saida[2]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; contador:inst3|saida[2]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; SCK|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; SCK|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; SCK~clkctrl|inclk[0]                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; SCK~clkctrl|inclk[0]                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; SCK~clkctrl|outclk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; SCK~clkctrl|outclk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[7]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[7]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|saida[0]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|saida[0]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|saida[1]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|saida[1]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|saida[2]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|saida[2]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                        ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clkARDUINO'                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clkARDUINO ; Rise       ; clkARDUINO                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; clkARDUINO|combout                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; clkARDUINO|combout                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; clkARDUINO~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; clkARDUINO~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; clkARDUINO~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; clkARDUINO~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                            ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'LER'                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; LER   ; Rise       ; LER                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; LER|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; LER|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; TEMPERATURA|dffs[0]~29|datad  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; TEMPERATURA|dffs[0]~29|datad  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; TEMPERATURA|dffs[1]~25|datad  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; TEMPERATURA|dffs[1]~25|datad  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; TEMPERATURA|dffs[2]~21|datac  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; TEMPERATURA|dffs[2]~21|datac  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; TEMPERATURA|dffs[3]~17|datad  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; TEMPERATURA|dffs[3]~17|datad  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; TEMPERATURA|dffs[4]~13|datac  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; TEMPERATURA|dffs[4]~13|datac  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; TEMPERATURA|dffs[5]~9|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; TEMPERATURA|dffs[5]~9|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; TEMPERATURA|dffs[6]~5|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; TEMPERATURA|dffs[6]~5|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; TEMPERATURA|dffs[7]~1|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; TEMPERATURA|dffs[7]~1|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; UMIDADE|dffs[0]~29|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; UMIDADE|dffs[0]~29|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; UMIDADE|dffs[1]~25|dataa      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; UMIDADE|dffs[1]~25|dataa      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; UMIDADE|dffs[2]~21|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; UMIDADE|dffs[2]~21|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; UMIDADE|dffs[3]~17|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; UMIDADE|dffs[3]~17|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; UMIDADE|dffs[4]~13|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; UMIDADE|dffs[4]~13|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; UMIDADE|dffs[5]~9|datac       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; UMIDADE|dffs[5]~9|datac       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; UMIDADE|dffs[6]~5|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; UMIDADE|dffs[6]~5|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; UMIDADE|dffs[7]~1|datac       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; UMIDADE|dffs[7]~1|datac       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; inst15~0clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; inst15~0clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; inst15~0clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; inst15~0clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; inst15~0|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; inst15~0|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; inst15~0|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; inst15~0|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; inst17~0clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; inst17~0clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; inst17~0clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; inst17~0clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; inst17~0|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; inst17~0|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Rise       ; inst17~0|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Rise       ; inst17~0|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[0]~29 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[0]~29 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[1]~25 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[1]~25 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[2]~21 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[2]~21 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[3]~17 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[3]~17 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[4]~13 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[4]~13 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[5]~9  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[5]~9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[6]~5  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[6]~5  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[7]~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:TEMPERATURA|dffs[7]~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[0]~29     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[0]~29     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[1]~25     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[1]~25     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[2]~21     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[2]~21     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[3]~17     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[3]~17     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[4]~13     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[4]~13     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[5]~9      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[5]~9      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[6]~5      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[6]~5      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[7]~1      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LER   ; Fall       ; lpm_ff:UMIDADE|dffs[7]~1      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MOSI      ; SCK        ; 1.914 ; 1.914 ; Rise       ; SCK             ;
; ESCREVER  ; SCK        ; 2.130 ; 2.130 ; Fall       ; SCK             ;
; chave     ; clkARDUINO ; 0.314 ; 0.314 ; Rise       ; clkARDUINO      ;
; LER       ; clkFPGA    ; 1.295 ; 1.295 ; Rise       ; clkFPGA         ;
; selData   ; clkFPGA    ; 3.768 ; 3.768 ; Rise       ; clkFPGA         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MOSI      ; SCK        ; -1.794 ; -1.794 ; Rise       ; SCK             ;
; ESCREVER  ; SCK        ; -1.853 ; -1.853 ; Fall       ; SCK             ;
; chave     ; clkARDUINO ; -0.194 ; -0.194 ; Rise       ; clkARDUINO      ;
; LER       ; clkFPGA    ; -0.342 ; -0.342 ; Rise       ; clkFPGA         ;
; selData   ; clkFPGA    ; -2.806 ; -2.806 ; Rise       ; clkFPGA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ovf       ; SCK        ; 4.456 ; 4.456 ; Rise       ; SCK             ;
; MISO      ; SCK        ; 4.012 ; 4.012 ; Fall       ; SCK             ;
; LED_ATIV  ; clkARDUINO ; 4.650 ; 4.650 ; Rise       ; clkARDUINO      ;
; PWM1      ; clkFPGA    ; 5.704 ; 5.704 ; Rise       ; clkFPGA         ;
; PWM2      ; clkFPGA    ; 5.092 ; 5.092 ; Rise       ; clkFPGA         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ovf       ; SCK        ; 4.336 ; 4.336 ; Rise       ; SCK             ;
; MISO      ; SCK        ; 4.012 ; 4.012 ; Fall       ; SCK             ;
; LED_ATIV  ; clkARDUINO ; 4.334 ; 4.334 ; Rise       ; clkARDUINO      ;
; PWM1      ; clkFPGA    ; 4.420 ; 4.420 ; Rise       ; clkFPGA         ;
; PWM2      ; clkFPGA    ; 4.359 ; 4.359 ; Rise       ; clkFPGA         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SS         ; MISO        ;       ; 3.201 ; 3.201 ;       ;
; chave      ; LED_ATIV    ; 3.431 ;       ;       ; 3.431 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SS         ; MISO        ;       ; 3.201 ; 3.201 ;       ;
; chave      ; LED_ATIV    ; 3.431 ;       ;       ; 3.431 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+----------+---------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack ; -6.287   ; -1.541  ; -5.562   ; 1.168   ; -1.380              ;
;  LER             ; -0.025   ; -1.541  ; N/A      ; N/A     ; -1.222              ;
;  SCK             ; -2.765   ; 0.215   ; N/A      ; N/A     ; -1.380              ;
;  clkARDUINO      ; -2.216   ; 0.381   ; -2.313   ; 1.168   ; -1.380              ;
;  clkFPGA         ; -6.287   ; 0.342   ; -5.562   ; 1.250   ; -1.380              ;
; Design-wide TNS  ; -233.756 ; -15.418 ; -101.473 ; 0.0     ; -98.362             ;
;  LER             ; -0.025   ; -15.418 ; N/A      ; N/A     ; -1.222              ;
;  SCK             ; -22.186  ; 0.000   ; N/A      ; N/A     ; -20.380             ;
;  clkARDUINO      ; -15.512  ; 0.000   ; -16.191  ; 0.000   ; -8.380              ;
;  clkFPGA         ; -196.033 ; 0.000   ; -85.282  ; 0.000   ; -68.380             ;
+------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MOSI      ; SCK        ; 3.470 ; 3.470 ; Rise       ; SCK             ;
; ESCREVER  ; SCK        ; 4.053 ; 4.053 ; Fall       ; SCK             ;
; chave     ; clkARDUINO ; 1.151 ; 1.151 ; Rise       ; clkARDUINO      ;
; LER       ; clkFPGA    ; 3.773 ; 3.773 ; Rise       ; clkFPGA         ;
; selData   ; clkFPGA    ; 7.858 ; 7.858 ; Rise       ; clkFPGA         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MOSI      ; SCK        ; -1.794 ; -1.794 ; Rise       ; SCK             ;
; ESCREVER  ; SCK        ; -1.853 ; -1.853 ; Fall       ; SCK             ;
; chave     ; clkARDUINO ; -0.194 ; -0.194 ; Rise       ; clkARDUINO      ;
; LER       ; clkFPGA    ; -0.342 ; -0.342 ; Rise       ; clkFPGA         ;
; selData   ; clkFPGA    ; -2.806 ; -2.806 ; Rise       ; clkFPGA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ovf       ; SCK        ; 8.336  ; 8.336  ; Rise       ; SCK             ;
; MISO      ; SCK        ; 7.214  ; 7.214  ; Fall       ; SCK             ;
; LED_ATIV  ; clkARDUINO ; 8.680  ; 8.680  ; Rise       ; clkARDUINO      ;
; PWM1      ; clkFPGA    ; 11.033 ; 11.033 ; Rise       ; clkFPGA         ;
; PWM2      ; clkFPGA    ; 9.633  ; 9.633  ; Rise       ; clkFPGA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ovf       ; SCK        ; 4.336 ; 4.336 ; Rise       ; SCK             ;
; MISO      ; SCK        ; 4.012 ; 4.012 ; Fall       ; SCK             ;
; LED_ATIV  ; clkARDUINO ; 4.334 ; 4.334 ; Rise       ; clkARDUINO      ;
; PWM1      ; clkFPGA    ; 4.420 ; 4.420 ; Rise       ; clkFPGA         ;
; PWM2      ; clkFPGA    ; 4.359 ; 4.359 ; Rise       ; clkFPGA         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SS         ; MISO        ;       ; 6.111 ; 6.111 ;       ;
; chave      ; LED_ATIV    ; 6.615 ;       ;       ; 6.615 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SS         ; MISO        ;       ; 3.201 ; 3.201 ;       ;
; chave      ; LED_ATIV    ; 3.431 ;       ;       ; 3.431 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clkARDUINO ; clkARDUINO ; 224      ; 0        ; 0        ; 0        ;
; clkARDUINO ; clkFPGA    ; 200      ; 0        ; 0        ; 0        ;
; clkFPGA    ; clkFPGA    ; 1242     ; 0        ; 0        ; 0        ;
; LER        ; clkFPGA    ; 384      ; 784      ; 0        ; 0        ;
; SCK        ; clkFPGA    ; 1552     ; 0        ; 0        ; 0        ;
; SCK        ; LER        ; 0        ; 0        ; 16       ; 0        ;
; clkFPGA    ; SCK        ; 0        ; 0        ; 8        ; 0        ;
; SCK        ; SCK        ; 13       ; 0        ; 24       ; 7        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clkARDUINO ; clkARDUINO ; 224      ; 0        ; 0        ; 0        ;
; clkARDUINO ; clkFPGA    ; 200      ; 0        ; 0        ; 0        ;
; clkFPGA    ; clkFPGA    ; 1242     ; 0        ; 0        ; 0        ;
; LER        ; clkFPGA    ; 384      ; 784      ; 0        ; 0        ;
; SCK        ; clkFPGA    ; 1552     ; 0        ; 0        ; 0        ;
; SCK        ; LER        ; 0        ; 0        ; 16       ; 0        ;
; clkFPGA    ; SCK        ; 0        ; 0        ; 8        ; 0        ;
; SCK        ; SCK        ; 13       ; 0        ; 24       ; 7        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Recovery Transfers                                                  ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clkARDUINO ; clkARDUINO ; 98       ; 0        ; 0        ; 0        ;
; LER        ; clkFPGA    ; 16       ; 16       ; 0        ; 0        ;
; SCK        ; clkFPGA    ; 48       ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Removal Transfers                                                   ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clkARDUINO ; clkARDUINO ; 98       ; 0        ; 0        ; 0        ;
; LER        ; clkFPGA    ; 16       ; 16       ; 0        ; 0        ;
; SCK        ; clkFPGA    ; 48       ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 63    ; 63   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 64    ; 64   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Nov 12 02:59:55 2018
Info: Command: quartus_sta projeto3sd -c projeto3sd
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'projeto3sd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clkARDUINO clkARDUINO
    Info (332105): create_clock -period 1.000 -name clkFPGA clkFPGA
    Info (332105): create_clock -period 1.000 -name SCK SCK
    Info (332105): create_clock -period 1.000 -name LER LER
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.287
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.287      -196.033 clkFPGA 
    Info (332119):    -2.765       -22.186 SCK 
    Info (332119):    -2.216       -15.512 clkARDUINO 
    Info (332119):    -0.025        -0.025 LER 
Info (332146): Worst-case hold slack is -1.541
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.541       -15.418 LER 
    Info (332119):     0.391         0.000 SCK 
    Info (332119):     0.746         0.000 clkFPGA 
    Info (332119):     0.852         0.000 clkARDUINO 
Info (332146): Worst-case recovery slack is -5.562
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.562       -85.282 clkFPGA 
    Info (332119):    -2.313       -16.191 clkARDUINO 
Info (332146): Worst-case removal slack is 2.376
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.376         0.000 clkARDUINO 
    Info (332119):     2.577         0.000 clkFPGA 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -68.380 clkFPGA 
    Info (332119):    -1.380       -20.380 SCK 
    Info (332119):    -1.380        -8.380 clkARDUINO 
    Info (332119):    -1.222        -1.222 LER 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.495
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.495       -62.444 clkFPGA 
    Info (332119):    -0.907        -7.143 SCK 
    Info (332119):    -0.533        -3.731 clkARDUINO 
    Info (332119):     0.267         0.000 LER 
Info (332146): Worst-case hold slack is -0.377
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.377        -2.441 LER 
    Info (332119):     0.215         0.000 SCK 
    Info (332119):     0.342         0.000 clkFPGA 
    Info (332119):     0.381         0.000 clkARDUINO 
Info (332146): Worst-case recovery slack is -2.344
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.344       -35.838 clkFPGA 
    Info (332119):    -0.604        -4.228 clkARDUINO 
Info (332146): Worst-case removal slack is 1.168
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.168         0.000 clkARDUINO 
    Info (332119):     1.250         0.000 clkFPGA 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -68.380 clkFPGA 
    Info (332119):    -1.380       -20.380 SCK 
    Info (332119):    -1.380        -8.380 clkARDUINO 
    Info (332119):    -1.222        -1.222 LER 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 454 megabytes
    Info: Processing ended: Mon Nov 12 03:00:01 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


