Fitter report for de0n-neorv32-sdram-direct
Sat Apr  2 14:55:38 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0|altsyncram_8l11:auto_generated|ALTSYNCRAM
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Apr  2 14:55:37 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; de0n-neorv32-sdram-direct                   ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 6,585 / 22,320 ( 30 % )                     ;
;     Total combinational functions  ; 5,861 / 22,320 ( 26 % )                     ;
;     Dedicated logic registers      ; 3,252 / 22,320 ( 15 % )                     ;
; Total registers                    ; 3252                                        ;
; Total pins                         ; 57 / 154 ( 37 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 427,008 / 608,256 ( 70 % )                  ;
; Embedded Multiplier 9-bit elements ; 7 / 132 ( 5 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.0%      ;
;     Processor 3            ;   3.7%      ;
;     Processor 4            ;   3.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                    ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                         ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[0]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[1]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[2]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[3]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[4]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[5]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[6]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[7]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[8]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[9]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[10]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[11]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[12]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[13]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[14]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[15]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[16]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[17]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[0]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[1]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[2]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[3]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[4]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[5]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[6]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[7]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[8]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[9]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[10]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[11]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[12]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[13]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[14]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[15]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[16]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[17]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 9429 ) ; 0.00 % ( 0 / 9429 )        ; 0.00 % ( 0 / 9429 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 9429 ) ; 0.00 % ( 0 / 9429 )        ; 0.00 % ( 0 / 9429 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 9416 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/output_files/de0n-neorv32-sdram-direct.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 6,585 / 22,320 ( 30 % )    ;
;     -- Combinational with no register       ; 3333                       ;
;     -- Register only                        ; 724                        ;
;     -- Combinational with a register        ; 2528                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2989                       ;
;     -- 3 input functions                    ; 2040                       ;
;     -- <=2 input functions                  ; 832                        ;
;     -- Register only                        ; 724                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4944                       ;
;     -- arithmetic mode                      ; 917                        ;
;                                             ;                            ;
; Total registers*                            ; 3,252 / 23,018 ( 14 % )    ;
;     -- Dedicated logic registers            ; 3,252 / 22,320 ( 15 % )    ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 530 / 1,395 ( 38 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 57 / 154 ( 37 % )          ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 54 / 66 ( 82 % )           ;
; Total block memory bits                     ; 427,008 / 608,256 ( 70 % ) ;
; Total block memory implementation bits      ; 497,664 / 608,256 ( 82 % ) ;
; Embedded Multiplier 9-bit elements          ; 7 / 132 ( 5 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global signals                              ; 5                          ;
;     -- Global clocks                        ; 5 / 20 ( 25 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 13.1% / 12.5% / 13.9%      ;
; Peak interconnect usage (total/H/V)         ; 44.6% / 43.1% / 46.7%      ;
; Maximum fan-out                             ; 3309                       ;
; Highest non-global fan-out                  ; 218                        ;
; Total fan-out                               ; 31541                      ;
; Average fan-out                             ; 3.17                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 6585 / 22320 ( 30 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 3333                  ; 0                              ;
;     -- Register only                        ; 724                   ; 0                              ;
;     -- Combinational with a register        ; 2528                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 2989                  ; 0                              ;
;     -- 3 input functions                    ; 2040                  ; 0                              ;
;     -- <=2 input functions                  ; 832                   ; 0                              ;
;     -- Register only                        ; 724                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 4944                  ; 0                              ;
;     -- arithmetic mode                      ; 917                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 3252                  ; 0                              ;
;     -- Dedicated logic registers            ; 3252 / 22320 ( 15 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 530 / 1395 ( 38 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 57                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 7 / 132 ( 5 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 427008                ; 0                              ;
; Total RAM block bits                        ; 497664                ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 54 / 66 ( 81 % )      ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )       ; 2 / 24 ( 8 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 3327                  ; 1                              ;
;     -- Registered Input Connections         ; 3252                  ; 0                              ;
;     -- Output Connections                   ; 17                    ; 3311                           ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 31809                 ; 3320                           ;
;     -- Registered Connections               ; 15144                 ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 32                    ; 3312                           ;
;     -- hard_block:auto_generated_inst       ; 3312                  ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 8                     ; 1                              ;
;     -- Output Ports                         ; 33                    ; 3                              ;
;     -- Bidir Ports                          ; 16                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50  ; R8    ; 3        ; 27           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[0]    ; J15   ; 5        ; 53           ; 14           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[1]    ; E1    ; 1        ; 0            ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; TCK_i     ; T9    ; 4        ; 27           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; TDI_i     ; T15   ; 4        ; 45           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; TMS_i     ; T14   ; 4        ; 45           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; UART0_RXD ; B4    ; 8        ; 7            ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; nTRST_i   ; F13   ; 6        ; 53           ; 21           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0]         ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]         ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]         ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]         ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4]         ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5]         ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6]         ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7]         ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[0]  ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[10] ; N2    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[11] ; N1    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[12] ; L4    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[1]  ; N5    ; 3        ; 5            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[2]  ; N6    ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[3]  ; M8    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[4]  ; P8    ; 3        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[5]  ; T7    ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[6]  ; N8    ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[7]  ; T6    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[8]  ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[9]  ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA_0     ; M7    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA_1     ; M6    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CAS_N    ; L1    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CKE      ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CLK      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CS_N     ; P6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQML     ; R6    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQMU     ; T5    ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_RAS_N    ; L2    ; 2        ; 0            ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_WE_N     ; C2    ; 1        ; 0            ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TDO_o          ; T13   ; 4        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; UART0_TXD      ; C3    ; 8        ; 1            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                            ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------+
; SDRAM_DQ[0]  ; G2    ; 1        ; 0            ; 23           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE (inverted) ;
; SDRAM_DQ[10] ; T3    ; 3        ; 1            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE (inverted) ;
; SDRAM_DQ[11] ; R3    ; 3        ; 1            ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE (inverted) ;
; SDRAM_DQ[12] ; R5    ; 3        ; 14           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE (inverted) ;
; SDRAM_DQ[13] ; P3    ; 3        ; 1            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE (inverted) ;
; SDRAM_DQ[14] ; N3    ; 3        ; 1            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE (inverted) ;
; SDRAM_DQ[15] ; K1    ; 2        ; 0            ; 12           ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE (inverted) ;
; SDRAM_DQ[1]  ; G1    ; 1        ; 0            ; 23           ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE (inverted) ;
; SDRAM_DQ[2]  ; L8    ; 3        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE (inverted) ;
; SDRAM_DQ[3]  ; K5    ; 2        ; 0            ; 7            ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE (inverted) ;
; SDRAM_DQ[4]  ; K2    ; 2        ; 0            ; 12           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE (inverted) ;
; SDRAM_DQ[5]  ; J2    ; 2        ; 0            ; 15           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE (inverted) ;
; SDRAM_DQ[6]  ; J1    ; 2        ; 0            ; 15           ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE (inverted) ;
; SDRAM_DQ[7]  ; R7    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE (inverted) ;
; SDRAM_DQ[8]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE (inverted) ;
; SDRAM_DQ[9]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE (inverted) ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO        ; KEY[0]                  ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1          ; Use as regular IO        ; LED[0]                  ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11          ; Use as regular IO        ; UART0_RXD               ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 11 / 14 ( 79 % ) ; 3.3V          ; --           ;
; 2        ; 14 / 16 ( 88 % ) ; 3.3V          ; --           ;
; 3        ; 24 / 25 ( 96 % ) ; 3.3V          ; --           ;
; 4        ; 4 / 20 ( 20 % )  ; 3.3V          ; --           ;
; 5        ; 1 / 18 ( 6 % )   ; 3.3V          ; --           ;
; 6        ; 2 / 13 ( 15 % )  ; 3.3V          ; --           ;
; 7        ; 4 / 24 ( 17 % )  ; 3.3V          ; --           ;
; 8        ; 2 / 24 ( 8 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; LED[3]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; LED[1]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; LED[0]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; LED[6]                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; UART0_RXD                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; LED[2]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; SDRAM_WE_N                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; UART0_TXD                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; LED[4]                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; KEY[1]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; LED[5]                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; nTRST_i                                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; SDRAM_DQ[1]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; SDRAM_DQ[0]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; SDRAM_DQ[6]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; SDRAM_DQ[5]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; KEY[0]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; SDRAM_DQ[15]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; SDRAM_DQ[4]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; SDRAM_DQ[3]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; SDRAM_CAS_N                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; SDRAM_RAS_N                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; LED[7]                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; SDRAM_ADDR[12]                                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; SDRAM_CKE                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; SDRAM_DQ[2]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; SDRAM_BA_1                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; SDRAM_BA_0                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; SDRAM_ADDR[3]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; SDRAM_ADDR[11]                                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; SDRAM_ADDR[10]                                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; SDRAM_DQ[14]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; SDRAM_ADDR[1]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; SDRAM_ADDR[2]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; SDRAM_ADDR[6]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; SDRAM_ADDR[9]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; SDRAM_ADDR[0]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; SDRAM_DQ[13]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; SDRAM_CS_N                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; SDRAM_ADDR[4]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; SDRAM_ADDR[8]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; SDRAM_DQ[11]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; SDRAM_CLK                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; SDRAM_DQ[12]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; SDRAM_DQML                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; SDRAM_DQ[7]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; SDRAM_DQ[9]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; SDRAM_DQ[10]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; SDRAM_DQ[8]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; SDRAM_DQMU                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; SDRAM_ADDR[7]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; SDRAM_ADDR[5]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; TCK_i                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; TDO_o                                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; TMS_i                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; TDI_i                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+
; SDC pin name                  ; inst_pll_sys|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                          ;
; Compensate clock              ; clock0                                                                          ;
; Compensated input/output pins ; --                                                                              ;
; Switchover type               ; --                                                                              ;
; Input frequency 0             ; 50.0 MHz                                                                        ;
; Input frequency 1             ; --                                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                                        ;
; Nominal VCO frequency         ; 500.0 MHz                                                                       ;
; VCO post scale K counter      ; 2                                                                               ;
; VCO frequency control         ; Auto                                                                            ;
; VCO phase shift step          ; 250 ps                                                                          ;
; VCO multiply                  ; --                                                                              ;
; VCO divide                    ; --                                                                              ;
; Freq min lock                 ; 30.0 MHz                                                                        ;
; Freq max lock                 ; 65.02 MHz                                                                       ;
; M VCO Tap                     ; 6                                                                               ;
; M Initial                     ; 1                                                                               ;
; M value                       ; 10                                                                              ;
; N value                       ; 1                                                                               ;
; Charge pump current           ; setting 1                                                                       ;
; Loop filter resistance        ; setting 27                                                                      ;
; Loop filter capacitance       ; setting 0                                                                       ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                            ;
; Bandwidth type                ; Medium                                                                          ;
; Real time reconfigurable      ; Off                                                                             ;
; Scan chain MIF file           ; --                                                                              ;
; Preserve PLL counter order    ; Off                                                                             ;
; PLL location                  ; PLL_4                                                                           ;
; Inclk0 signal                 ; CLOCK_50                                                                        ;
; Inclk1 signal                 ; --                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ;
; Inclk1 signal type            ; --                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 9.00 (250 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 6       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -54 (-1500 ps) ; 9.00 (250 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; Compilation Hierarchy Node                                                                               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                           ; Entity Name                   ; Library Name ;
+----------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; |top                                                                                                     ; 6585 (5)    ; 3252 (3)                  ; 0 (0)         ; 427008      ; 54   ; 7            ; 1       ; 3         ; 57   ; 0            ; 3333 (2)     ; 724 (2)           ; 2528 (1)         ; |top                                                                                                                                                                                                                                          ; top                           ; work         ;
;    |neorv32_top:neorv32_top_inst|                                                                        ; 6292 (162)  ; 3021 (38)                 ; 0 (0)         ; 427008      ; 54   ; 7            ; 1       ; 3         ; 0    ; 0            ; 3270 (109)   ; 578 (16)          ; 2444 (53)        ; |top|neorv32_top:neorv32_top_inst                                                                                                                                                                                                             ; neorv32_top                   ; neorv32      ;
;       |neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst                                                                                                                                          ; neorv32_boot_rom              ; neorv32      ;
;          |altsyncram:Mux26_rtl_0|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0                                                                                                                   ; altsyncram                    ; work         ;
;             |altsyncram_8l11:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0|altsyncram_8l11:auto_generated                                                                                    ; altsyncram_8l11               ; work         ;
;       |neorv32_bus_keeper:neorv32_bus_keeper_inst|                                                       ; 21 (21)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 14 (14)          ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst                                                                                                                                                                  ; neorv32_bus_keeper            ; neorv32      ;
;       |neorv32_busswitch:neorv32_busswitch_inst|                                                         ; 63 (63)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 27 (27)          ; |top|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst                                                                                                                                                                    ; neorv32_busswitch             ; neorv32      ;
;       |neorv32_cpu:neorv32_cpu_inst|                                                                     ; 4587 (0)    ; 1978 (0)                  ; 0 (0)         ; 1024        ; 2    ; 7            ; 1       ; 3         ; 0    ; 0            ; 2607 (0)     ; 256 (0)           ; 1724 (0)         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst                                                                                                                                                                                ; neorv32_cpu                   ; neorv32      ;
;          |neorv32_cpu_alu:neorv32_cpu_alu_inst|                                                          ; 2556 (267)  ; 1098 (1)                  ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 1424 (229)   ; 142 (1)           ; 990 (37)         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst                                                                                                                                           ; neorv32_cpu_alu               ; neorv32      ;
;             |neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|    ; 487 (487)   ; 174 (174)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 313 (313)    ; 68 (68)           ; 106 (106)        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst                                                   ; neorv32_cpu_cp_bitmanip       ; neorv32      ;
;             |neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|                   ; 1232 (680)  ; 643 (372)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 589 (308)    ; 69 (55)           ; 574 (291)        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst                                                                  ; neorv32_cpu_cp_fpu            ; neorv32      ;
;                |lpm_mult:Mult0|                                                                          ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0                                                   ; lpm_mult                      ; work         ;
;                   |mult_bdt:auto_generated|                                                              ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated                           ; mult_bdt                      ; work         ;
;                |neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|                                      ; 271 (271)   ; 145 (145)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (126)    ; 5 (5)             ; 140 (140)        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst               ; neorv32_cpu_cp_fpu_f2i        ; neorv32      ;
;                |neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|                        ; 290 (290)   ; 126 (126)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (130)    ; 9 (9)             ; 151 (151)        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst ; neorv32_cpu_cp_fpu_normalizer ; neorv32      ;
;             |neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|          ; 529 (529)   ; 241 (241)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 288 (288)    ; 3 (3)             ; 238 (238)        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst                                                         ; neorv32_cpu_cp_muldiv         ; neorv32      ;
;             |neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|                                         ; 44 (44)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 38 (38)          ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst                                                                                        ; neorv32_cpu_cp_shifter        ; neorv32      ;
;          |neorv32_cpu_bus:neorv32_cpu_bus_inst|                                                          ; 129 (129)   ; 103 (103)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 19 (19)           ; 85 (85)          ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst                                                                                                                                           ; neorv32_cpu_bus               ; neorv32      ;
;          |neorv32_cpu_control:neorv32_cpu_control_inst|                                                  ; 1747 (1545) ; 777 (707)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 969 (837)    ; 95 (48)           ; 683 (645)        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst                                                                                                                                   ; neorv32_cpu_control           ; neorv32      ;
;             |neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst| ; 127 (127)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (127)    ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst                                        ; neorv32_cpu_decompressor      ; neorv32      ;
;             |neorv32_fifo:instr_prefetch_buffer|                                                         ; 91 (91)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 47 (47)           ; 39 (39)          ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer                                                                                                ; neorv32_fifo                  ; neorv32      ;
;          |neorv32_cpu_regfile:neorv32_cpu_regfile_inst|                                                  ; 191 (191)   ; 0 (0)                     ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 189 (189)    ; 0 (0)             ; 2 (2)            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst                                                                                                                                   ; neorv32_cpu_regfile           ; neorv32      ;
;             |altsyncram:reg_file_rtl_0|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0                                                                                                         ; altsyncram                    ; work         ;
;                |altsyncram_icu1:auto_generated|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0|altsyncram_icu1:auto_generated                                                                          ; altsyncram_icu1               ; work         ;
;       |neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|                            ; 468 (468)   ; 240 (240)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 222 (222)    ; 26 (26)           ; 220 (220)        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst                                                                                                                                       ; neorv32_debug_dm              ; neorv32      ;
;       |neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|                         ; 252 (252)   ; 218 (218)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 73 (73)           ; 146 (146)        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst                                                                                                                                    ; neorv32_debug_dtm             ; neorv32      ;
;       |neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|                                   ; 12 (12)     ; 2 (2)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 2 (2)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst                                                                                                                                              ; neorv32_dmem                  ; neorv32      ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_0h41:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_0h41:auto_generated                                                                                   ; altsyncram_0h41               ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_0h41:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_0h41:auto_generated                                                                                   ; altsyncram_0h41               ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_0h41:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_0h41:auto_generated                                                                                   ; altsyncram_0h41               ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_0h41:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_0h41:auto_generated                                                                                   ; altsyncram_0h41               ; work         ;
;       |neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|                                           ; 103 (103)   ; 97 (97)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 62 (62)           ; 35 (35)          ; |top|neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst                                                                                                                                                      ; neorv32_gpio                  ; neorv32      ;
;       |neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|                                   ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (2)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst                                                                                                                                              ; neorv32_imem                  ; neorv32      ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_2h41:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_2h41:auto_generated                                                                                   ; altsyncram_2h41               ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_2h41:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_2h41:auto_generated                                                                                   ; altsyncram_2h41               ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_2h41:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_2h41:auto_generated                                                                                   ; altsyncram_2h41               ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_2h41:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_2h41:auto_generated                                                                                   ; altsyncram_2h41               ; work         ;
;       |neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|                                        ; 353 (353)   ; 166 (166)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 174 (174)    ; 66 (66)           ; 113 (113)        ; |top|neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst                                                                                                                                                   ; neorv32_mtime                 ; neorv32      ;
;       |neorv32_sysinfo:neorv32_sysinfo_inst|                                                             ; 12 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 10 (10)          ; |top|neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst                                                                                                                                                                        ; neorv32_sysinfo               ; neorv32      ;
;       |neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|                                         ; 193 (166)   ; 140 (118)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (48)      ; 37 (32)           ; 103 (98)         ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst                                                                                                                                                    ; neorv32_uart                  ; neorv32      ;
;          |neorv32_fifo:rx_engine_fifo_inst|                                                              ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 12 (12)          ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst                                                                                                                   ; neorv32_fifo                  ; neorv32      ;
;          |neorv32_fifo:tx_engine_fifo_inst|                                                              ; 13 (13)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 5 (5)             ; 5 (5)            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst                                                                                                                   ; neorv32_fifo                  ; neorv32      ;
;       |neorv32_wishbone:\neorv32_wishbone_inst_true:neorv32_wishbone_inst|                               ; 113 (113)   ; 107 (107)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 42 (42)           ; 65 (65)          ; |top|neorv32_top:neorv32_top_inst|neorv32_wishbone:\neorv32_wishbone_inst_true:neorv32_wishbone_inst                                                                                                                                          ; neorv32_wishbone              ; neorv32      ;
;    |pll_sys:inst_pll_sys|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll_sys:inst_pll_sys                                                                                                                                                                                                                     ; pll_sys                       ; work         ;
;       |altpll:altpll_component|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll_sys:inst_pll_sys|altpll:altpll_component                                                                                                                                                                                             ; altpll                        ; work         ;
;          |pll_sys_altpll:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated                                                                                                                                                               ; pll_sys_altpll                ; work         ;
;    |wb_intercon:inst_wb_intercon|                                                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top|wb_intercon:inst_wb_intercon                                                                                                                                                                                                             ; wb_intercon                   ; work         ;
;    |wb_sdram:inst_wb_sdram|                                                                              ; 288 (105)   ; 228 (100)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (5)       ; 144 (87)          ; 84 (13)          ; |top|wb_sdram:inst_wb_sdram                                                                                                                                                                                                                   ; wb_sdram                      ; work         ;
;       |sdram:inst_sdram|                                                                                 ; 183 (183)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 57 (57)           ; 71 (71)          ; |top|wb_sdram:inst_wb_sdram|sdram:inst_sdram                                                                                                                                                                                                  ; sdram                         ; work         ;
+----------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; TDO_o          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_CLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_CKE      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_CS_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_WE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQML     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQMU     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_BA_0     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_BA_1     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; UART0_TXD      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[1]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[3]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SDRAM_DQ[4]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[5]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[6]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SDRAM_DQ[7]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[8]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[10]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SDRAM_DQ[11]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SDRAM_DQ[12]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SDRAM_DQ[13]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SDRAM_DQ[14]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SDRAM_DQ[15]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CLOCK_50       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[0]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; KEY[1]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; nTRST_i        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; TCK_i          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; TDI_i          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; TMS_i          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; UART0_RXD      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SDRAM_DQ[0]                                                                                                                        ;                   ;         ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[0]~feeder                                                                     ; 0                 ; 6       ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[16]~feeder                                                                    ; 0                 ; 6       ;
; SDRAM_DQ[1]                                                                                                                        ;                   ;         ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[1]~feeder                                                                     ; 0                 ; 6       ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[17]~feeder                                                                    ; 0                 ; 6       ;
; SDRAM_DQ[2]                                                                                                                        ;                   ;         ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[2]                                                                            ; 0                 ; 6       ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[18]                                                                           ; 0                 ; 6       ;
; SDRAM_DQ[3]                                                                                                                        ;                   ;         ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[3]~feeder                                                                     ; 1                 ; 6       ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[19]~feeder                                                                    ; 1                 ; 6       ;
; SDRAM_DQ[4]                                                                                                                        ;                   ;         ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[4]                                                                            ; 0                 ; 6       ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[20]                                                                           ; 0                 ; 6       ;
; SDRAM_DQ[5]                                                                                                                        ;                   ;         ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[5]~feeder                                                                     ; 0                 ; 6       ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[21]~feeder                                                                    ; 0                 ; 6       ;
; SDRAM_DQ[6]                                                                                                                        ;                   ;         ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[6]                                                                            ; 1                 ; 6       ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[22]                                                                           ; 1                 ; 6       ;
; SDRAM_DQ[7]                                                                                                                        ;                   ;         ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[7]~feeder                                                                     ; 0                 ; 6       ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[23]~feeder                                                                    ; 0                 ; 6       ;
; SDRAM_DQ[8]                                                                                                                        ;                   ;         ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[8]~feeder                                                                     ; 0                 ; 6       ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[24]~feeder                                                                    ; 0                 ; 6       ;
; SDRAM_DQ[9]                                                                                                                        ;                   ;         ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[9]                                                                            ; 0                 ; 6       ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[25]                                                                           ; 0                 ; 6       ;
; SDRAM_DQ[10]                                                                                                                       ;                   ;         ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[10]~feeder                                                                    ; 1                 ; 6       ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[26]~feeder                                                                    ; 1                 ; 6       ;
; SDRAM_DQ[11]                                                                                                                       ;                   ;         ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[11]                                                                           ; 0                 ; 6       ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[27]                                                                           ; 0                 ; 6       ;
; SDRAM_DQ[12]                                                                                                                       ;                   ;         ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[12]~feeder                                                                    ; 1                 ; 6       ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[28]~feeder                                                                    ; 1                 ; 6       ;
; SDRAM_DQ[13]                                                                                                                       ;                   ;         ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[13]~feeder                                                                    ; 1                 ; 6       ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[29]~feeder                                                                    ; 1                 ; 6       ;
; SDRAM_DQ[14]                                                                                                                       ;                   ;         ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[14]~feeder                                                                    ; 1                 ; 6       ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[30]~feeder                                                                    ; 1                 ; 6       ;
; SDRAM_DQ[15]                                                                                                                       ;                   ;         ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[15]~feeder                                                                    ; 0                 ; 6       ;
;      - wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[31]~feeder                                                                    ; 0                 ; 6       ;
; CLOCK_50                                                                                                                           ;                   ;         ;
; KEY[0]                                                                                                                             ;                   ;         ;
;      - reset~0                                                                                                                     ; 1                 ; 6       ;
; KEY[1]                                                                                                                             ;                   ;         ;
; nTRST_i                                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.trst_sync[0] ; 0                 ; 6       ;
; TCK_i                                                                                                                              ;                   ;         ;
; TDI_i                                                                                                                              ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.tdi_sync[0]  ; 0                 ; 6       ;
; TMS_i                                                                                                                              ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_ctrl.tms_sync[0]  ; 1                 ; 6       ;
; UART0_RXD                                                                                                                          ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.sync[4]~feeder              ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                 ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                             ; PIN_R8             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|clk_gen_en[1]                                                                                                                                                                                                                           ; FF_X25_Y27_N27     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|Equal0~2                                                                                                                                                             ; LCCOMB_X29_Y17_N12 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|cp_start[0]~0                                                                                                                                                         ; LCCOMB_X18_Y11_N16 ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|cmd_buf[3]~0                                                                  ; LCCOMB_X18_Y11_N10 ; 90      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|shifter.bcnt[0]~8                                                             ; LCCOMB_X14_Y11_N0  ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|shifter.start                                                                 ; FF_X15_Y12_N15     ; 53      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|valid                                                                         ; FF_X18_Y11_N31     ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.exp_cnt[1]~25                                                                         ; LCCOMB_X34_Y7_N28  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.latency[0]                                                                            ; FF_X29_Y13_N17     ; 41      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub~77                                                                                    ; LCCOMB_X34_Y7_N24  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|ctrl_engine.state                                                                            ; FF_X18_Y11_N7      ; 16      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fpu_operands.rs1[23]~1                                                                       ; LCCOMB_X18_Y11_N2  ; 81      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fu_mul.start                                                                                 ; LCCOMB_X29_Y13_N26 ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|Selector1~0                               ; LCCOMB_X29_Y13_N6  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|Selector47~0                              ; LCCOMB_X37_Y12_N30 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.cnt[6]~0                             ; LCCOMB_X35_Y12_N28 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.result[30]~34                        ; LCCOMB_X31_Y11_N28 ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.state.S_FINALIZE                     ; FF_X37_Y11_N1      ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.state.S_NORMALIZE_BUSY               ; FF_X37_Y10_N7      ; 70      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.state.S_ROUND                        ; FF_X35_Y12_N5      ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|sreg.mant[7]~0                            ; LCCOMB_X37_Y10_N22 ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|Selector27~0                ; LCCOMB_X34_Y8_N14  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|Selector58~0                ; LCCOMB_X38_Y8_N6   ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.class[8]~0             ; LCCOMB_X32_Y8_N16  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.cnt[2]~0               ; LCCOMB_X32_Y8_N28  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.state.S_FINALIZE       ; FF_X31_Y8_N13      ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.state.S_IDLE           ; FF_X32_Y8_N23      ; 21      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.state.S_NORMALIZE_BUSY ; FF_X38_Y8_N21      ; 77      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl~14                     ; LCCOMB_X32_Y8_N8   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|sreg~0                      ; LCCOMB_X38_Y11_N8  ; 29      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|cnt~1                                                                               ; LCCOMB_X21_Y10_N28 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul_product[28]~2                                                                   ; LCCOMB_X20_Y10_N10 ; 63      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|quotient[19]~1                                                                      ; LCCOMB_X18_Y6_N20  ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|start_div                                                                           ; FF_X18_Y6_N3       ; 65      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|start_mul                                                                           ; LCCOMB_X20_Y10_N26 ; 64      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|state.DIV_PREPROCESS                                                                ; FF_X20_Y10_N21     ; 68      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|state.IDLE                                                                          ; FF_X20_Y10_N29     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|valid                                                                               ; FF_X23_Y8_N5       ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.cnt[0]~17                                                                                                  ; LCCOMB_X28_Y10_N0  ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector47~1                                                                                                                                                  ; LCCOMB_X21_Y12_N30 ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|WideNor0                                                                                                                                                      ; LCCOMB_X17_Y19_N18 ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cmd_issue.data[13]~19                                                                                                                                         ; LCCOMB_X29_Y16_N4  ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_cause[0]~0                                                                                                                                           ; LCCOMB_X19_Y19_N4  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_ebreakm~0                                                                                                                                            ; LCCOMB_X18_Y21_N14 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dscratch0[0]~0                                                                                                                                            ; LCCOMB_X18_Y21_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.fflags[0]~0                                                                                                                                               ; LCCOMB_X19_Y21_N8  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.frm[0]~0                                                                                                                                                  ; LCCOMB_X19_Y21_N2  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcounteren_cy~0                                                                                                                                           ; LCCOMB_X17_Y20_N2  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcountinhibit_cy~0                                                                                                                                        ; LCCOMB_X18_Y21_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcycle[17]~0                                                                                                                                              ; LCCOMB_X15_Y22_N10 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcycleh[26]~34                                                                                                                                            ; LCCOMB_X18_Y21_N18 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mie_msie~0                                                                                                                                                ; LCCOMB_X18_Y19_N28 ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.minstret[14]~32                                                                                                                                           ; LCCOMB_X16_Y13_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.minstreth[12]~34                                                                                                                                          ; LCCOMB_X18_Y21_N2  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[0]~2                                                                                                                                             ; LCCOMB_X18_Y19_N24 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtval[0]~0                                                                                                                                                ; LCCOMB_X19_Y19_N12 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[2]~0                                                                                                                                                ; LCCOMB_X14_Y19_N22 ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr_counters~1                                                                                                                                                ; LCCOMB_X18_Y21_N8  ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr_counters~3                                                                                                                                                ; LCCOMB_X14_Y23_N20 ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr_counters~4                                                                                                                                                ; LCCOMB_X18_Y21_N28 ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr~168                                                                                                                                                       ; LCCOMB_X15_Y20_N30 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr~171                                                                                                                                                       ; LCCOMB_X15_Y20_N24 ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr~90                                                                                                                                                        ; LCCOMB_X19_Y19_N20 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr~99                                                                                                                                                        ; LCCOMB_X18_Y19_N10 ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl[36]                                                                                                                                                      ; FF_X16_Y16_N17     ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl[37]                                                                                                                                                      ; FF_X21_Y16_N17     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl_o[16]                                                                                                                                                    ; LCCOMB_X19_Y17_N12 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.BRANCH                                                                                                                                   ; FF_X17_Y15_N31     ; 57      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.DISPATCH                                                                                                                                 ; FF_X21_Y16_N31     ; 39      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.EXECUTE                                                                                                                                  ; FF_X26_Y19_N27     ; 86      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.LOADSTORE_2                                                                                                                              ; FF_X21_Y16_N27     ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[31]~30                                                                                                                                        ; LCCOMB_X26_Y16_N0  ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.restart                                                                                                                                          ; FF_X21_Y12_N23     ; 43      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|issue_engine.buf_nxt[17]~0                                                                                                                                    ; LCCOMB_X25_Y16_N4  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer|fifo.data[0][33]~1                                                                                                         ; LCCOMB_X26_Y16_N16 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer|fifo.data[1][33]~0                                                                                                         ; LCCOMB_X26_Y16_N30 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[5]~2                                                                                                                                          ; LCCOMB_X18_Y19_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_ack                                                                                                                                             ; FF_X17_Y19_N15     ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|data_buf[26]~1                                                                                                                                                    ; LCCOMB_X35_Y20_N6  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_ctrl.state.CMD_EXE_PREPARE                                                                                                                                     ; FF_X39_Y21_N21     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_ctrl~13                                                                                                                                                        ; LCCOMB_X39_Y20_N22 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_reg.abstractauto_autoexecdata~1                                                                                                                                ; LCCOMB_X40_Y22_N16 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_reg.command[17]~0                                                                                                                                              ; LCCOMB_X38_Y22_N16 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_reg.dmcontrol_dmactive~4                                                                                                                                       ; LCCOMB_X40_Y22_N22 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_reg.progbuf[0][0]~0                                                                                                                                            ; LCCOMB_X34_Y19_N28 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dm_reg.progbuf[1][0]~1                                                                                                                                            ; LCCOMB_X34_Y19_N18 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_debug_dm_true:neorv32_debug_dm_inst|dmi_resp_data_o[5]~24                                                                                                                                             ; LCCOMB_X38_Y19_N16 ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.addr[5]                                                                                                                                               ; FF_X43_Y20_N11     ; 45      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.addr[6]                                                                                                                                               ; FF_X43_Y20_N23     ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.addr[6]~0                                                                                                                                             ; LCCOMB_X44_Y19_N10 ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[0]~0                                                                                                                                            ; LCCOMB_X41_Y19_N8  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[0]~1                                                                                                                                               ; LCCOMB_X44_Y19_N16 ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dtmcs[17]~0                                                                                                                                            ; LCCOMB_X44_Y19_N0  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.idcode[0]~0                                                                                                                                            ; LCCOMB_X44_Y19_N6  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.ireg[2]~3                                                                                                                                              ; LCCOMB_X46_Y19_N20 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0~21                                                                                                                                                            ; LCCOMB_X26_Y19_N30 ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1~22                                                                                                                                                            ; LCCOMB_X26_Y19_N10 ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2~21                                                                                                                                                            ; LCCOMB_X26_Y19_N14 ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3~21                                                                                                                                                            ; LCCOMB_X26_Y19_N6  ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout_hi[0]~4                                                                                                                                                                     ; LCCOMB_X27_Y21_N18 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout_lo[0]~0                                                                                                                                                                     ; LCCOMB_X27_Y21_N6  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b0~22                                                                                                                                                            ; LCCOMB_X26_Y19_N28 ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b1~22                                                                                                                                                            ; LCCOMB_X26_Y19_N18 ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b2~22                                                                                                                                                            ; LCCOMB_X26_Y19_N12 ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b3~22                                                                                                                                                            ; LCCOMB_X26_Y19_N4  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi_we                                                                                                                                                                   ; FF_X27_Y21_N21     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo_we                                                                                                                                                                   ; FF_X26_Y21_N31     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_hi[0]~0                                                                                                                                                              ; LCCOMB_X26_Y21_N10 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_lo[0]~0                                                                                                                                                              ; LCCOMB_X26_Y21_N16 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|ctrl[28]                                                                                                                                                                       ; FF_X26_Y25_N1      ; 26      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|ctrl[28]~0                                                                                                                                                                     ; LCCOMB_X26_Y21_N26 ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|fifo.we                                                                                                                                       ; LCCOMB_X28_Y26_N2  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst|fifo.we~0                                                                                                                                     ; LCCOMB_X27_Y25_N30 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.baud_cnt[10]~0                                                                                                                                                       ; LCCOMB_X31_Y26_N22 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.bitcnt[3]~0                                                                                                                                                          ; LCCOMB_X29_Y26_N26 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.sreg[1]~0                                                                                                                                                            ; LCCOMB_X31_Y26_N28 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.state                                                                                                                                                                ; FF_X28_Y26_N7      ; 23      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baud_cnt[0]~15                                                                                                                                                       ; LCCOMB_X26_Y26_N8  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baud_cnt[10]~14                                                                                                                                                      ; LCCOMB_X27_Y26_N26 ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.bitcnt[0]~1                                                                                                                                                          ; LCCOMB_X26_Y26_N30 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state.S_TX_TRANSMIT                                                                                                                                                  ; FF_X26_Y27_N13     ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_wishbone:\neorv32_wishbone_inst_true:neorv32_wishbone_inst|ctrl.state                                                                                                                                                           ; FF_X30_Y22_N1      ; 114     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|rstn_gen[7]                                                                                                                                                                                                                             ; FF_X9_Y22_N1       ; 142     ; Async. clear                          ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; neorv32_top:neorv32_top_inst|rstn_gen[7]                                                                                                                                                                                                                             ; FF_X9_Y22_N1       ; 2       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|sys_rstn                                                                                                                                                                                                                                ; FF_X39_Y20_N5      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|sys_rstn                                                                                                                                                                                                                                ; FF_X39_Y20_N5      ; 199     ; Async. clear                          ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                          ; PLL_4              ; 3309    ; Clock                                 ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; reset_s3                                                                                                                                                                                                                                                             ; FF_X24_Y24_N13     ; 59      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; reset~0                                                                                                                                                                                                                                                              ; LCCOMB_X52_Y16_N8  ; 3       ; Async. clear                          ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; wb_sdram:inst_wb_sdram|sdram:inst_sdram|Selector4~5                                                                                                                                                                                                                  ; LCCOMB_X6_Y16_N2   ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram:inst_wb_sdram|sdram:inst_sdram|WideOr1                                                                                                                                                                                                                      ; LCCOMB_X4_Y16_N30  ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; wb_sdram:inst_wb_sdram|sdram:inst_sdram|q_reg[29]~0                                                                                                                                                                                                                  ; LCCOMB_X6_Y16_N12  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram:inst_wb_sdram|sdram:inst_sdram|start                                                                                                                                                                                                                        ; LCCOMB_X3_Y15_N16  ; 60      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.READ                                                                                                                                                                                                                   ; FF_X4_Y16_N5       ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; wb_sdram:inst_wb_sdram|sdram:inst_sdram|state.WRITE                                                                                                                                                                                                                  ; FF_X4_Y16_N25      ; 26      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wb_sdram:inst_wb_sdram|sdram:inst_sdram|update_refresh_counter~0                                                                                                                                                                                                     ; LCCOMB_X11_Y19_N0  ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; wb_sdram:inst_wb_sdram|sdram_adr[8]~0                                                                                                                                                                                                                                ; LCCOMB_X23_Y25_N6  ; 55      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram:inst_wb_sdram|sdram_mask[0]~0                                                                                                                                                                                                                               ; LCCOMB_X19_Y26_N16 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram:inst_wb_sdram|wbs_dat_o[0]~1                                                                                                                                                                                                                                ; LCCOMB_X19_Y26_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                        ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; neorv32_top:neorv32_top_inst|rstn_gen[7]                                                    ; FF_X9_Y22_N1      ; 142     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; neorv32_top:neorv32_top_inst|sys_rstn                                                       ; FF_X39_Y20_N5     ; 199     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4             ; 3309    ; 129                                  ; Global Clock         ; GCLK18           ; --                        ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[1] ; PLL_4             ; 1       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; reset~0                                                                                     ; LCCOMB_X52_Y16_N8 ; 3       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+---------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                       ; Type ; Mode           ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                    ; Location                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0|altsyncram_8l11:auto_generated|ALTSYNCRAM           ; AUTO ; ROM            ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; de0n-neorv32-sdram-direct.top0.rtl.mif ; M9K_X33_Y19_N0, M9K_X33_Y16_N0, M9K_X33_Y20_N0, M9K_X33_Y17_N0                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0|altsyncram_icu1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 2    ; None                                   ; M9K_X22_Y13_N0, M9K_X22_Y14_N0                                                                                                 ; Old data             ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_0h41:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; Single Clock ; 4096         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 4096                        ; 8                           ; --                          ; --                          ; 32768               ; 4    ; None                                   ; M9K_X22_Y26_N0, M9K_X22_Y24_N0, M9K_X33_Y24_N0, M9K_X22_Y21_N0                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_0h41:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; Single Clock ; 4096         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 4096                        ; 8                           ; --                          ; --                          ; 32768               ; 4    ; None                                   ; M9K_X22_Y20_N0, M9K_X22_Y29_N0, M9K_X22_Y25_N0, M9K_X22_Y27_N0                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_0h41:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; Single Clock ; 4096         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 4096                        ; 8                           ; --                          ; --                          ; 32768               ; 4    ; None                                   ; M9K_X33_Y23_N0, M9K_X33_Y27_N0, M9K_X33_Y28_N0, M9K_X33_Y30_N0                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_0h41:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; Single Clock ; 4096         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 4096                        ; 8                           ; --                          ; --                          ; 32768               ; 4    ; None                                   ; M9K_X33_Y25_N0, M9K_X22_Y30_N0, M9K_X33_Y22_N0, M9K_X22_Y28_N0                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_2h41:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; Single Clock ; 8192         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 8192                        ; 8                           ; --                          ; --                          ; 65536               ; 8    ; None                                   ; M9K_X33_Y11_N0, M9K_X22_Y19_N0, M9K_X33_Y10_N0, M9K_X33_Y7_N0, M9K_X22_Y10_N0, M9K_X33_Y12_N0, M9K_X22_Y11_N0, M9K_X33_Y6_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_2h41:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; Single Clock ; 8192         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 8192                        ; 8                           ; --                          ; --                          ; 65536               ; 8    ; None                                   ; M9K_X33_Y26_N0, M9K_X22_Y18_N0, M9K_X33_Y33_N0, M9K_X22_Y31_N0, M9K_X33_Y14_N0, M9K_X22_Y22_N0, M9K_X33_Y31_N0, M9K_X22_Y12_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_2h41:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; Single Clock ; 8192         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 8192                        ; 8                           ; --                          ; --                          ; 65536               ; 8    ; None                                   ; M9K_X22_Y15_N0, M9K_X22_Y17_N0, M9K_X33_Y15_N0, M9K_X22_Y33_N0, M9K_X22_Y16_N0, M9K_X33_Y18_N0, M9K_X33_Y32_N0, M9K_X33_Y21_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_2h41:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; Single Clock ; 8192         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 8192                        ; 8                           ; --                          ; --                          ; 65536               ; 8    ; None                                   ; M9K_X22_Y8_N0, M9K_X33_Y8_N0, M9K_X22_Y23_N0, M9K_X33_Y9_N0, M9K_X33_Y13_N0, M9K_X33_Y29_N0, M9K_X22_Y7_N0, M9K_X22_Y9_N0      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0|altsyncram_8l11:auto_generated|ALTSYNCRAM                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000111011) (73) (59) (3B)    ;(10000000000000010000000100111010) (-1335126362) (-2147417798) (-7-15-15-14-15-14-12-6)   ;(00011111100000010000000100110010) (-554766834) (528548146) (1F810132)   ;(10000000000000010000000110111010) (-1335126162) (-2147417670) (-7-15-15-14-15-14-4-6)   ;(01111111010000011000000110110010) (1277849718) (2134999474) (7F4181B2)   ;(00000000000000000000010100111010) (2472) (1338) (53A)   ;(00001101010001010000010100110010) (1521202462) (222627122) (D450532)   ;(00110000010101010001000001110011) (1730242867) (810881139) (30551073)   ;
;8;(00110100000101010001000001110011) (2110242867) (873795699) (34151073)    ;(00110000000000000001000001110011) (1705042867) (805310579) (30001073)   ;(00110000010000000001000001110011) (1725042867) (809504883) (30401073)   ;(00110000011000000001000001110011) (1735042867) (811602035) (30601073)   ;(11111111101000000000010110110010) (-27775116) (-6289998) (-5-15-15-10-4-14)   ;(00110010000001011001000001110011) (1906342867) (839225459) (32059073)   ;(10110000000000000001000001110011) (369716033) (-1342173069) (-4-15-15-15-14-15-8-13)   ;(10111000000000000001000001110011) (1369716033) (-1207955341) (-4-7-15-15-14-15-8-13)   ;
;16;(10110000001000000001000001110011) (379716033) (-1340075917) (-4-15-13-15-14-15-8-13)    ;(10111000001000000001000001110011) (1379716033) (-1205858189) (-4-7-13-15-14-15-8-13)   ;(00000000000000000000000010110010) (262) (178) (B2)   ;(00000000000000000000001000110010) (1062) (562) (232)   ;(00000000000000000000001010110010) (1262) (690) (2B2)   ;(00000000000000000000001100110010) (1462) (818) (332)   ;(00000000000000000000001110110010) (1662) (946) (3B2)   ;(00000000000000000000011100110010) (3462) (1842) (732)   ;
;24;(00000000000000000000011110110010) (3662) (1970) (7B2)    ;(00000000000000010000010000111010) (202072) (66618) (1043A)   ;(11011001110001000000010000110010) (-321808420) (-641465294) (-2-6-3-11-15-11-12-14)   ;(00000000000000010000010010111010) (202272) (66746) (104BA)   ;(11111001010001001000010010110010) (-656675516) (-112950094) (-6-11-11-7-11-4-14)   ;(00000000000001000010000000110001) (1020061) (270385) (42031)   ;(00000000010001000000010000110010) (21002062) (4457522) (440432)   ;(11111110100101000001110011110001) (-132761417) (-23847695) (-1-6-11-14-30-15)   ;
;32;(10000000000000010000010110111010) (-1335124162) (-2147416646) (-7-15-15-14-15-10-4-6)    ;(11111000000001011000010110110010) (-776475116) (-133855822) (-7-15-10-7-10-4-14)   ;(10000000100000011000011000110010) (-1295023772) (-2138995150) (-7-15-7-14-7-9-12-14)   ;(00000000110001011101100001110001) (61354161) (12966001) (C5D871)   ;(00000000000001011000000000110001) (1300061) (360497) (58031)   ;(00000000000101011000010110110010) (5302662) (1410482) (1585B2)   ;(11111111010111111111000001111101) (-50007603) (-10489731) (-1000-15-8-3)   ;(00000000000000000001010110111010) (12672) (5562) (15BA)   ;
;40;(11110010110001011000010110110010) (-1516475116) (-221936206) (-13-3-10-7-10-4-14)    ;(10000000000000010000011000111010) (-1335123762) (-2147416518) (-7-15-15-14-15-9-12-6)   ;(11110101110001100000011000110010) (-1216374716) (-171571662) (-10-3-9-15-9-12-14)   ;(10000000000000010000011010111010) (-1335123562) (-2147416390) (-7-15-15-14-15-9-4-6)   ;(11110101010001101000011010110010) (-1256274516) (-179927374) (-10-11-9-7-9-4-14)   ;(00000000110101100101110001110001) (65456161) (14048369) (D65C71)   ;(00000000000001011000011100110000) (1303460) (362288) (58730)   ;(00000000111001100000000000110001) (71400061) (15073329) (E60031)   ;
;48;(00000000000101011000010110110010) (5302662) (1410482) (1585B2)    ;(00000000000101100000011000110010) (5403062) (1443378) (160632)   ;(11111110110111111111000001111101) (-110007603) (-18878339) (-1-200-15-8-3)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(00000000000000000000010110110010) (2662) (1458) (5B2)   ;(00000110000000000000000011111101) (600000375) (100663549) (60000FD)   ;(00110100000001010001000001110011) (2106242867) (872747123) (34051073)   ;(00110000000001000111000001110011) (1706102867) (805597299) (30047073)   ;
;56;(00010000010100000000000001110011) (2024000163) (273678451) (10500073)    ;(11111111110111111111000001111101) (-10007603) (-2101123) (-200-15-8-3)   ;(11111111100000010000000100110010) (-37577316) (-8322766) (-7-14-15-14-12-14)   ;(00000000100000010010000000110001) (40220061) (8462385) (812031)   ;(00000000100100010010001000110001) (44221061) (9511473) (912231)   ;(00110100001000000010010001110011) (2115054867) (874521715) (34202473)   ;(00000010000001000100011001110001) (201043161) (33834609) (2044671)   ;(00110100000100000010010001110011) (2109054867) (873473139) (34102473)   ;
;64;(00000000000001000001010010110000) (1012260) (267440) (414B0)    ;(00000000001101001111010010110010) (15172262) (3470514) (34F4B2)   ;(00000000001001000000010000110010) (11002062) (2360370) (240432)   ;(00110100000101000001000001110011) (2110042867) (873730163) (34141073)   ;(00000000001100000000010000110010) (14002062) (3146802) (300432)   ;(00000000100101000001100001110001) (45014161) (9705585) (941871)   ;(00110100000100000010010001110011) (2109054867) (873473139) (34102473)   ;(00000000001001000000010000110010) (11002062) (2360370) (240432)   ;
;72;(00110100000101000001000001110011) (2110042867) (873730163) (34141073)    ;(00000000000000010010010000110000) (222060) (74800) (12430)   ;(00000000010000010010010010110000) (20222260) (4269232) (4124B0)   ;(00000000100000010000000100110010) (40200462) (8454450) (810132)   ;(00110000001000000000000001110011) (1715032867) (807403635) (30200073)   ;(11111101000000010000000100110010) (-277577316) (-50265806) (-2-15-14-15-14-12-14)   ;(00000010100100010010001000110001) (244221061) (43065905) (2912231)   ;(10000000000000000000010010111011) (-1335324561) (-2147482437) (-7-15-15-15-15-11-4-5)   ;
;80;(00000000000001001000011110110010) (1103662) (296882) (487B2)    ;(00000010000100010010011000110001) (204223061) (34678321) (2112631)   ;(00000010100000010010010000110001) (240222061) (42017841) (2812431)   ;(00000011001000010010000000110001) (310220061) (52502577) (3212031)   ;(00000001001100010010111000110001) (114227061) (20000305) (1312E31)   ;(00000001010000010010110000110001) (120226061) (21048369) (1412C31)   ;(00000001010100010010101000110001) (124225061) (22096433) (1512A31)   ;(00000001011000010010100000110001) (130224061) (23144497) (1612831)   ;
;88;(00000001011100010010011000110001) (134223061) (24192561) (1712631)    ;(00000001100000010010010000110001) (140222061) (25240625) (1812431)   ;(00000001100100010010001000110001) (144221061) (26288689) (1912231)   ;(00000000000001111010000000110001) (1720061) (499761) (7A031)   ;(10000000000000011010001000110001) (-1335005773) (-2147376591) (-7-15-15-14-5-13-12-15)   ;(11111111111111110000011110111011) (-174105) (-63557) (-15-8-4-5)   ;(01001010110001111000011110110010) (-885779986) (1254590386) (4AC787B2)   ;(00110000010101111001000001110011) (1730742867) (811044979) (30579073)   ;
;96;(00000000000000000000011010110010) (3262) (1714) (6B2)    ;(00000000000000000000011000110010) (3062) (1586) (632)   ;(00000000000000000000010110110010) (2662) (1458) (5B2)   ;(00000000001000000000010100110010) (10002462) (2098482) (200532)   ;(00110110100100000000000011111101) (-1945934217) (915407101) (369000FD)   ;(00111111110100000000000011111101) (-825934217) (1070596349) (3FD000FD)   ;(00000000000001001000010010110010) (1102262) (296114) (484B2)   ;(00000000000001010000100001110001) (1204161) (329841) (50871)   ;
;104;(00000000000100000000010100110010) (4002462) (1049906) (100532)    ;(00000000000000000000010110110010) (2662) (1458) (5B2)   ;(01000010100100000000000011111101) (-1903483273) (1116733693) (429000FD)   ;(00000000000000000101010100111011) (52473) (21819) (553B)   ;(00000000000000000000011000110010) (3062) (1586) (632)   ;(00000000000000000000010110110010) (2662) (1458) (5B2)   ;(10110000000001010000010100110010) (370908332) (-1341848270) (-4-15-15-10-15-10-12-14)   ;(00011101100100000000000011111101) (-750966921) (495976701) (1D9000FD)   ;
;112;(00011001110100000000000011111101) (-1130966921) (433062141) (19D000FD)    ;(00000010000001010000011001110001) (201203161) (33883761) (2050671)   ;(00110000010100000000000011111101) (1729033079) (810549501) (305000FD)   ;(11111110000000000010011110110000) (-177754120) (-33544272) (-1-15-15-13-8-50)   ;(00000000001001111101011110110010) (11753662) (2611122) (27D7B2)   ;(00000000101001111000010100110011) (51702463) (10978611) (A78533)   ;(00000000111101010011011110110011) (75233663) (16070579) (F537B3)   ;(00000000101101111000010110110011) (55702663) (12027315) (B785B3)   ;
;120;(00011000110100000000000011111101) (-1230966921) (416284925) (18D000FD)    ;(00001000000000000000011110110010) (1000003662) (134219698) (80007B2)   ;(00110000010001111001000001110011) (1726742867) (809996403) (30479073)   ;(00110000000001000110000001110011) (1706092867) (805593203) (30046073)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11101111100001010000010100110010) (-2036575316) (-276495054) (-10-7-10-15-10-12-14)   ;(00100111110100000000000011111101) (469033079) (667943165) (27D000FD)   ;(11110001001100000010010101110011) (-1663755215) (-248502925) (-14-12-15-13-10-8-13)   ;
;128;(00100011110000000000000011111101) (65033079) (599785725) (23C000FD)    ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11110011000001010000010100110010) (-1476575316) (-217774798) (-12-15-10-15-10-12-14)   ;(00100110100100000000000011111101) (349033079) (646971645) (269000FD)   ;(11111110000000000010010100110000) (-177755320) (-33544912) (-1-15-15-13-10-130)   ;(00100010100000000000000011111101) (-54966921) (578814205) (228000FD)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11110011100001010000010100110010) (-1436575316) (-209386190) (-12-7-10-15-10-12-14)   ;
;136;(00100101010100000000000011111101) (229033079) (626000125) (255000FD)    ;(00110000000100000010010101110011) (1709055267) (806364531) (30102573)   ;(00100001010000000000000011111101) (-174966921) (557842685) (214000FD)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11110100000001010000010100110010) (-1376575316) (-200997582) (-11-15-10-15-10-12-14)   ;(00100100000100000000000011111101) (109033079) (605028605) (241000FD)   ;(11111110010000000010010100110000) (-157755320) (-29350608) (-1-11-15-13-10-130)   ;(11111111111111110001010000111011) (-165705) (-60357) (-14-11-12-5)   ;
;144;(00011111110000000000000011111101) (-534966921) (532676861) (1FC000FD)    ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11110100100001010000010100110010) (-1336575316) (-192608974) (-11-7-10-15-10-12-14)   ;(00100010100100000000000011111101) (-50966921) (579862781) (229000FD)   ;(11111110100000000010010100110000) (-137755320) (-25156304) (-1-7-15-13-10-130)   ;(00011110100000000000000011111101) (-654966921) (511705341) (1E8000FD)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11110101000001010000010100110010) (-1276575316) (-184220366) (-10-15-10-15-10-12-14)   ;
;152;(00100001010100000000000011111101) (-170966921) (558891261) (215000FD)    ;(11111111100000000010010100110000) (-37755320) (-8379088) (-7-15-13-10-130)   ;(00011101010000000000000011111101) (-774966921) (490733821) (1D4000FD)   ;(11110101100001000000010100110010) (-1236775316) (-175897294) (-10-7-11-15-10-12-14)   ;(00100000010100000000000011111101) (-270966921) (542114045) (205000FD)   ;(11111111000000000010010100110000) (-77755320) (-16767696) (-15-15-13-10-130)   ;(00011100010000000000000011111101) (-874966921) (473956605) (1C4000FD)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;
;160;(11110110010001010000010100110010) (-1156575316) (-163248846) (-9-11-10-15-10-12-14)    ;(00011111000100000000000011111101) (-590966921) (521142525) (1F1000FD)   ;(11111111110000000010010100110000) (-17755320) (-4184784) (-3-15-13-10-130)   ;(00011011000000000000000011111101) (-994966921) (452985085) (1B0000FD)   ;(11110101100001000000010100110010) (-1236775316) (-175897294) (-10-7-11-15-10-12-14)   ;(00011110000100000000000011111101) (-690966921) (504365309) (1E1000FD)   ;(11111111010000000010010100110000) (-57755320) (-12573392) (-11-15-13-10-130)   ;(00011010000000000000000011111101) (-1094966921) (436207869) (1A0000FD)   ;
;168;(00001011110100000000000011111101) (1364000375) (198181117) (BD000FD)    ;(00000110000001010000011001110001) (601203161) (100992625) (6050671)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11110110110001010000010100110010) (-1116575316) (-154860238) (-9-3-10-15-10-12-14)   ;(00011100010100000000000011111101) (-870966921) (475005181) (1C5000FD)   ;(00100001100100000000000011111101) (-150966921) (563085565) (219000FD)   ;(11111110000000000010010000110000) (-177755720) (-33545168) (-1-15-15-13-11-130)   ;(00000000001101000001010000110010) (15012062) (3413042) (341432)   ;
;176;(00000000101001000000100100110011) (51004463) (10750259) (A40933)    ;(00000000100010010011010000110011) (42232063) (8991795) (893433)   ;(00000000101101000000010000110011) (55002063) (11797555) (B40433)   ;(00001011100100000000000011111101) (1344000375) (193986813) (B9000FD)   ;(00000010000001010001011001110001) (201213161) (33887857) (2051671)   ;(00011111100100000000000011111101) (-550966921) (529531133) (1F9000FD)   ;(11111110100001011110101011110001) (-136412417) (-24777999) (-1-7-10-1-50-15)   ;(00000000101101000001010001110001) (55012161) (11801713) (B41471)   ;
;184;(11111111001001010110011011110001) (-66514417) (-14326031) (-13-10-9-90-15)    ;(00000000000100000000010100110010) (4002462) (1049906) (100532)   ;(01001100100000000000000011111101) (-707483273) (1283457277) (4C8000FD)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11111001010001010000010100110010) (-656575316) (-112917198) (-6-11-10-15-10-12-14)   ;(00011000000100000000000011111101) (-1290966921) (403702013) (181000FD)   ;(00001101010000000000000011111101) (1520000375) (222298365) (D4000FD)   ;(00010110110100000000000011111101) (-1630966921) (382730493) (16D000FD)   ;
;192;(11111100000001010000101011110001) (-376572417) (-66778383) (-3-15-10-15-50-15)    ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11111001100001010000010100110010) (-636575316) (-108722894) (-6-7-10-15-10-12-14)   ;(00010110100100000000000011111101) (-1650966921) (378536189) (169000FD)   ;(00001011000000000000000011111101) (1300000375) (184549629) (B0000FD)   ;(11111111111111110001100110111011) (-163105) (-58949) (-14-6-4-5)   ;(11111111111111110001101000111011) (-162705) (-58821) (-14-5-12-5)   ;(00000111001000000000101010110010) (710005262) (119540402) (7200AB2)   ;
;200;(00000110100000000000101100110010) (640005462) (109054770) (6800B32)    ;(00000111010100000000101110110010) (724005662) (122686386) (7500BB2)   ;(00000111001100000000110000110010) (714006062) (120589362) (7300C32)   ;(11111111111111110001100100111011) (-163305) (-59077) (-14-6-12-5)   ;(11111111111111110001110010111011) (-161505) (-58181) (-14-3-4-5)   ;(11111010010010011000010100110010) (-555475316) (-95845070) (-5-11-6-7-10-12-14)   ;(00010011110100000000000011111101) (-1930966921) (332398845) (13D000FD)   ;(00010001110100000000000011111101) (-2130966921) (298844413) (11D000FD)   ;
;208;(00000000000001010000010000110010) (1202062) (328754) (50432)    ;(00001110000100000000000011111101) (1604000375) (235929853) (E1000FD)   ;(11111001010010100000010100110010) (-655375316) (-112589518) (-6-11-5-15-10-12-14)   ;(00010010100100000000000011111101) (-2050966921) (311427325) (129000FD)   ;(00001110110100000000000011111101) (1664000375) (248512765) (ED000FD)   ;(11111110000001010001111011110001) (-176560417) (-33218831) (-1-15-10-14-10-15)   ;(00000001010101000001100001110001) (125014161) (22288497) (1541871)   ;(11111111111111110000001010111011) (-176505) (-64837) (-15-13-4-5)   ;
;216;(00000000000000101000000001111001) (500171) (163961) (28079)    ;(11111101000111111111000001111101) (-270007603) (-48238467) (-2-1400-15-8-3)   ;(00000001011001000001011001110001) (131013161) (23336561) (1641671)   ;(00000101010000000000000011111101) (520000375) (88080637) (54000FD)   ;(11111100010111111111000001111101) (-350007603) (-60821379) (-3-1000-15-8-3)   ;(00000001011101000001011001110001) (135013161) (24385137) (1741671)   ;(01000011100000000000000011111101) (-1807483273) (1132462333) (438000FD)   ;(11111011100111111111000001111101) (-430007603) (-73404291) (-4-600-15-8-3)   ;
;224;(00000001100001000001011001110001) (141013161) (25433713) (1841671)    ;(01100101110000000000000011111101) (-1882450569) (1707081981) (65C000FD)   ;(11111010110111111111000001111101) (-510007603) (-85987203) (-5-200-15-8-3)   ;(00000110110000000000011110110010) (660003662) (113248178) (6C007B2)   ;(00000000111101000001011001110001) (75013161) (15996529) (F41671)   ;(00000000000100000000010100110010) (4002462) (1049906) (100532)   ;(11111110000111111111000001111101) (-170007603) (-31461251) (-1-1400-15-8-3)   ;(00000110010100000000011110110010) (624003662) (105908146) (65007B2)   ;
;232;(00000000111101000001110001110001) (75016161) (15998065) (F41C71)    ;(00000000000001001010011110110000) (1123660) (305072) (4A7B0)   ;(11110100000001111001100011110001) (-1376063417) (-200828687) (-11-15-8-6-70-15)   ;(11101010000011001000010100110010) (1720291980) (-368278222) (-1-5-15-3-7-10-12-14)   ;(00001100010100000000000011111101) (1424000375) (206569725) (C5000FD)   ;(11111000000111111111000001111101) (-770007603) (-132124547) (-7-1400-15-8-3)   ;(11111010110010010000010100110010) (-515575316) (-87489230) (-5-3-6-15-10-12-14)   ;(11111111010111111111000001111101) (-50007603) (-10489731) (-1000-15-8-3)   ;
;240;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)    ;(11011110000001010000010100110010) (118391980) (-570096334) (-2-1-15-10-15-10-12-14)   ;(00001010110100000000000001111101) (1264000175) (181403773) (AD0007D)   ;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)   ;(00000000000100010010011000110001) (4223061) (1123889) (112631)   ;(00110000000001000111000001110011) (1706102867) (805597299) (30047073)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11100100010001010000010100110010) (938391980) (-465238734) (-1-11-11-10-15-10-12-14)   ;
;248;(00001001010100000000000011111101) (1124000375) (156238077) (95000FD)    ;(00000101100100000000000011111101) (544000375) (93323517) (59000FD)   ;(11111110000001010001111011110001) (-176560417) (-33218831) (-1-15-10-14-10-15)   ;(11111111000000000010011110110000) (-77754120) (-16767056) (-15-15-13-8-50)   ;(00000000000001111000000001111001) (1700171) (491641) (78079)   ;(00000000000000000000000001111101) (175) (125) (7D)   ;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)   ;(00000000100000010010010000110001) (40222061) (8463409) (812431)   ;
;256;(00000000000001010000010000110010) (1202062) (328754) (50432)    ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11100101010001010000010100110010) (1038391980) (-448461518) (-1-10-11-10-15-10-12-14)   ;(00000000000100010010011000110001) (4223061) (1123889) (112631)   ;(00000110010100000000000011111101) (624000375) (105906429) (65000FD)   ;(00000011000001000000010100110010) (301002462) (50595122) (3040532)   ;(00001111111101010111010100110010) (1775272462) (267744562) (FF57532)   ;(00000000100100000000000011111101) (44000375) (9437437) (9000FD)   ;
;264;(00110000000001000111000001110011) (1706102867) (805597299) (30047073)    ;(00010110110100000000000011111101) (-1630966921) (382730493) (16D000FD)   ;(00000000000001010000100001110001) (1204161) (329841) (50871)   ;(00000000000100000000010100110010) (4002462) (1049906) (100532)   ;(00000000000000000000010110110010) (2662) (1458) (5B2)   ;(00011001110100000000000011111101) (-1130966921) (433062141) (19D000FD)   ;(00000000000000000000000001111101) (175) (125) (7D)   ;(11111110000000010000000100110010) (-177577316) (-33488590) (-1-15-14-15-14-12-14)   ;
;272;(00000001001000010010100000110001) (110224061) (18950193) (1212831)    ;(00000000000001010000100100110010) (1204462) (330034) (50932)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(00000000100100010010101000110001) (44225061) (9513521) (912A31)   ;(11100110000001010000010100110010) (1118391980) (-435878606) (-1-9-15-10-15-10-12-14)   ;(11111111111111110001010010111011) (-165505) (-60229) (-14-11-4-5)   ;(00000000100000010010110000110001) (40226061) (8465457) (812C31)   ;(00000001001100010010011000110001) (114223061) (19998257) (1312631)   ;
;280;(00000000000100010010111000110001) (4227061) (1125937) (112E31)    ;(00000001110000000000010000110010) (160002062) (29361202) (1C00432)   ;(00000000110100000000000011111101) (64000375) (13631741) (D000FD)   ;(11111011100001001000010010110010) (-436675516) (-75201358) (-4-7-11-7-11-4-14)   ;(11111111110000000000100110110010) (-17773116) (-4191822) (-3-15-15-6-4-14)   ;(00000000100010010101011110110011) (42253663) (9000883) (8957B3)   ;(00000000111101111111011110110010) (75773662) (16250802) (F7F7B2)   ;(00000000111101001000011110110011) (75103663) (16025523) (F487B3)   ;
;288;(00000000000001111100010100110000) (1742460) (509232) (7C530)    ;(11111111110001000000010000110010) (-16775716) (-3931086) (-3-11-15-11-12-14)   ;(01111001110000000000000011111101) (717549431) (2042626301) (79C000FD)   ;(11111111001101000001010011110001) (-62765417) (-13363983) (-12-11-14-110-15)   ;(00000001110000010010000010110000) (160220260) (29434032) (1C120B0)   ;(00000001100000010010010000110000) (140222060) (25240624) (1812430)   ;(00000001010000010010010010110000) (120222260) (21046448) (14124B0)   ;(00000001000000010010100100110000) (100224460) (16853296) (1012930)   ;
;296;(00000000110000010010100110110000) (60224660) (12659120) (C129B0)    ;(00000010000000010000000100110010) (200200462) (33620274) (2010132)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111011000000010000000100110010) (-477577316) (-83820238) (-4-15-14-15-14-12-14)   ;(00000100000100010010011000110001) (404223061) (68232753) (4112631)   ;(00000100010100010010010000110001) (424222061) (72426545) (4512431)   ;(00000100011000010010001000110001) (430221061) (73474609) (4612231)   ;(00000100011100010010000000110001) (434220061) (74522673) (4712031)   ;
;304;(00000010100000010010111000110001) (240227061) (42020401) (2812E31)    ;(00000010100100010010110000110001) (244226061) (43068465) (2912C31)   ;(00000010101000010010101000110001) (250225061) (44116529) (2A12A31)   ;(00000010101100010010100000110001) (254224061) (45164593) (2B12831)   ;(00000010110000010010011000110001) (260223061) (46212657) (2C12631)   ;(00000010110100010010010000110001) (264222061) (47260721) (2D12431)   ;(00000010111000010010001000110001) (270221061) (48308785) (2E12231)   ;(00000010111100010010000000110001) (274220061) (49356849) (2F12031)   ;
;312;(00000001000000010010111000110001) (100227061) (16854577) (1012E31)    ;(00000001000100010010110000110001) (104226061) (17902641) (1112C31)   ;(00000001110000010010101000110001) (160225061) (29436465) (1C12A31)   ;(00000001110100010010100000110001) (164224061) (30484529) (1D12831)   ;(00000001111000010010011000110001) (170223061) (31532593) (1E12631)   ;(00000001111100010010010000110001) (174222061) (32580657) (1F12431)   ;(00110100001000000010010011110011) (2115055067) (874521843) (342024F3)   ;(10000000000000000000011110111011) (-1335323161) (-2147481669) (-7-15-15-15-15-8-4-5)   ;
;320;(00000000011101111000011110110010) (35703662) (7833522) (7787B2)    ;(00001000111101001001010001110001) (1075112161) (150246513) (8F49471)   ;(00001000100100000000000011111101) (1044000375) (143655165) (89000FD)   ;(00000000000001010000011001110001) (1203161) (329329) (50671)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(00001000110100000000000011111101) (1064000375) (147849469) (8D000FD)   ;(01100100010000000000000011111101) (-2022450569) (1681916157) (644000FD)   ;(00000010000001010000000001110001) (201200161) (33882225) (2050071)   ;
;328;(01111010110000000000000011111101) (817549431) (2059403517) (7AC000FD)    ;(11111110000000000010011110110000) (-177754120) (-33544272) (-1-15-15-13-8-50)   ;(00000000001001111101011110110010) (11753662) (2611122) (27D7B2)   ;(00000000101001111000010100110011) (51702463) (10978611) (A78533)   ;(00000000111101010011011110110011) (75233663) (16070579) (F537B3)   ;(00000000101101111000010110110011) (55702663) (12027315) (B785B3)   ;(01100011010000000000000011111101) (-2122450569) (1665138941) (634000FD)   ;(00000011110000010010010000110000) (360222060) (62989360) (3C12430)   ;
;336;(00000100110000010010000010110000) (460220260) (79765680) (4C120B0)    ;(00000100100000010010001010110000) (440221260) (75571888) (48122B0)   ;(00000100010000010010001100110000) (420221460) (71377712) (4412330)   ;(00000100000000010010001110110000) (400221660) (67183536) (40123B0)   ;(00000011100000010010010010110000) (340222260) (58795184) (38124B0)   ;(00000011010000010010010100110000) (320222460) (54601008) (3412530)   ;(00000011000000010010010110110000) (300222660) (50406832) (30125B0)   ;(00000010110000010010011000110000) (260223060) (46212656) (2C12630)   ;
;344;(00000010100000010010011010110000) (240223260) (42018480) (28126B0)    ;(00000010010000010010011100110000) (220223460) (37824304) (2412730)   ;(00000010000000010010011110110000) (200223660) (33630128) (20127B0)   ;(00000001110000010010100000110000) (160224060) (29435952) (1C12830)   ;(00000001100000010010100010110000) (140224260) (25241776) (18128B0)   ;(00000001010000010010111000110000) (120227060) (21048880) (1412E30)   ;(00000001000000010010111010110000) (100227260) (16854704) (1012EB0)   ;(00000000110000010010111100110000) (60227460) (12660528) (C12F30)   ;
;352;(00000000100000010010111110110000) (40227660) (8466352) (812FB0)    ;(00000101000000010000000100110010) (500200462) (83951922) (5010132)   ;(00110000001000000000000001110011) (1715032867) (807403635) (30200073)   ;(00000000011100000000011110110010) (34003662) (7342002) (7007B2)   ;(00000000111101001001101001110001) (75115161) (16030321) (F49A71)   ;(10000000010000011010011110110000) (-1315003176) (-2143180880) (-7-15-11-14-5-8-50)   ;(00000000000001111000011001110001) (1703161) (493169) (78671)   ;(00000000000100000000010100110010) (4002462) (1049906) (100532)   ;
;360;(11100101100111111111000011111101) (1064959893) (-442502915) (-1-10-600-150-3)    ;(00110100000100000010010001110011) (2109054867) (873473139) (34102473)   ;(01011101110000000000000011111101) (1412516727) (1572864253) (5DC000FD)   ;(00000100000001010000001001110001) (401201161) (67437169) (4050271)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11100110010001010000010100110010) (1138391980) (-431684302) (-1-9-11-10-15-10-12-14)   ;(01101011110000000000000011111101) (-1082450569) (1807745277) (6BC000FD)   ;(00000000000001001000010100110010) (1102462) (296242) (48532)   ;
;368;(11100111110111111111000011111101) (1284959893) (-404754179) (-1-8-200-150-3)    ;(00000010000000000000010100110010) (200002462) (33555762) (2000532)   ;(01100101110000000000000011111101) (-1882450569) (1707081981) (65C000FD)   ;(00000000000001000000010100110010) (1002462) (263474) (40532)   ;(11100110110111111111000011111101) (1184959893) (-421531395) (-1-9-200-150-3)   ;(00000010000000000000010100110010) (200002462) (33555762) (2000532)   ;(01100100110000000000000011111101) (-1982450569) (1690304765) (64C000FD)   ;(00110100001100000010010101110011) (2119055267) (875570547) (34302573)   ;
;376;(11100101110111111111000011111101) (1084959893) (-438308611) (-1-10-200-150-3)    ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11100110110001010000010100110010) (1178391980) (-423295694) (-1-9-3-10-15-10-12-14)   ;(01101000100000000000000011111101) (-1402450569) (1753219325) (688000FD)   ;(00000000010001000000010000110010) (21002062) (4457522) (440432)   ;(00110100000101000001000001110011) (2110042867) (873730163) (34141073)   ;(11110100010111111111000001111101) (-1350007603) (-195039107) (-11-1000-15-8-3)   ;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)   ;
;384;(00000000000000000000010100110010) (2462) (1330) (532)    ;(00000000000100010010011000110001) (4223061) (1123889) (112631)   ;(00000000100000010010010000110001) (40222061) (8463409) (812431)   ;(01110010110000000000000011111101) (-182450569) (1925185789) (72C000FD)   ;(00001001111000000000010100110010) (1170002462) (165676338) (9E00532)   ;(01110110100000000000000011111101) (197549431) (1988100349) (768000FD)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(01110110000000000000000011111101) (157549431) (1979711741) (760000FD)   ;
;392;(00000000000001010000010000110010) (1202062) (328754) (50432)    ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(01110011000000000000000011111101) (-142450569) (1929380093) (730000FD)   ;(00000000110000010010000010110000) (60220260) (12656816) (C120B0)   ;(00001111111101000111010100110010) (1775072462) (267679026) (FF47532)   ;(00000000100000010010010000110000) (40222060) (8463408) (812430)   ;(00000001000000010000000100110010) (100200462) (16843058) (1010132)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;
;400;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)    ;(00000000000100010010011000110001) (4223061) (1123889) (112631)   ;(00000000100000010010010000110001) (40222061) (8463409) (812431)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(01101110100000000000000011111101) (-802450569) (1853882621) (6E8000FD)   ;(00000000010100000000010100110010) (24002462) (5244210) (500532)   ;(01110010010000000000000011111101) (-222450569) (1916797181) (724000FD)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;
;408;(01110001110000000000000011111101) (-282450569) (1908408573) (71C000FD)    ;(00000000000001010000010000110010) (1202062) (328754) (50432)   ;(00000000000101000111010000110010) (5072062) (1340466) (147432)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(01101110100000000000000011111101) (-802450569) (1853882621) (6E8000FD)   ;(11111100000001000001110011110001) (-376761417) (-66839311) (-3-15-11-14-30-15)   ;(00000000110000010010000010110000) (60220260) (12656816) (C120B0)   ;(00000000100000010010010000110000) (40222060) (8463408) (812430)   ;
;416;(00000001000000010000000100110010) (100200462) (16843058) (1010132)    ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(00000000000100010010011000110001) (4223061) (1123889) (112631)   ;(01101010010000000000000011111101) (-1222450569) (1782579453) (6A4000FD)   ;(00000000011000000000010100110010) (30002462) (6292786) (600532)   ;(01101110000000000000000011111101) (-842450569) (1845494013) (6E0000FD)   ;
;424;(00000000110000010010000010110000) (60220260) (12656816) (C120B0)    ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(00000001000000010000000100110010) (100200462) (16843058) (1010132)   ;(01101010110000000000000001111101) (-1182450769) (1790967933) (6AC0007D)   ;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)   ;(00000000100000010010010000110001) (40222061) (8463409) (812431)   ;(00000000000001010000010000110010) (1202062) (328754) (50432)   ;(00000001000001010101010100110010) (101252462) (17126706) (1055532)   ;
;432;(00001111111101010111010100110010) (1775272462) (267744562) (FF57532)    ;(00000000000100010010011000110001) (4223061) (1123889) (112631)   ;(01101011010000000000000011111101) (-1122450569) (1799356669) (6B4000FD)   ;(00000000100001000101010100110010) (41052462) (8672562) (845532)   ;(00001111111101010111010100110010) (1775272462) (267744562) (FF57532)   ;(01101010100000000000000011111101) (-1202450569) (1786773757) (6A8000FD)   ;(00001111111101000111010100110010) (1775072462) (267679026) (FF47532)   ;(00000000100000010010010000110000) (40222060) (8463408) (812430)   ;
;440;(00000000110000010010000010110000) (60220260) (12656816) (C120B0)    ;(00000001000000010000000100110010) (100200462) (16843058) (1010132)   ;(01101001010000000000000001111101) (-1322450769) (1765802109) (6940007D)   ;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)   ;(00000000100000010010010000110001) (40222061) (8463409) (812431)   ;(00000000000001010000010000110010) (1202062) (328754) (50432)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(00000000000100010010011000110001) (4223061) (1123889) (112631)   ;
;448;(01100011100000000000000011111101) (-2102450569) (1669333245) (638000FD)    ;(00000000001100000000010100110010) (14002462) (3147058) (300532)   ;(01100111010000000000000011111101) (-1722450569) (1732247805) (674000FD)   ;(00000000000001000000010100110010) (1002462) (263474) (40532)   ;(11111010000111111111000011111101) (-570007403) (-98569987) (-5-1400-150-3)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(01100110010000000000000011111101) (-1822450569) (1715470589) (664000FD)   ;(00000000000001010000010000110010) (1202062) (328754) (50432)   ;
;456;(00000000000000000000010100110010) (2462) (1330) (532)    ;(01100011010000000000000011111101) (-2122450569) (1665138941) (634000FD)   ;(00000000110000010010000010110000) (60220260) (12656816) (C120B0)   ;(00001111111101000111010100110010) (1775072462) (267679026) (FF47532)   ;(00000000100000010010010000110000) (40222060) (8463408) (812430)   ;(00000001000000010000000100110010) (100200462) (16843058) (1010132)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111101000000010000000100110010) (-277577316) (-50265806) (-2-15-14-15-14-12-14)   ;
;464;(00000010100000010010010000110001) (240222061) (42017841) (2812431)    ;(00000010100100010010001000110001) (244221061) (43065905) (2912231)   ;(00000011001000010010000000110001) (310220061) (52502577) (3212031)   ;(00000001001100010010111000110001) (114227061) (20000305) (1312E31)   ;(00000010000100010010011000110001) (204223061) (34678321) (2112631)   ;(00000000000001010000100110110010) (1204662) (330162) (509B2)   ;(00000000000001011000010010110010) (1302262) (361650) (584B2)   ;(00000000110000010000100100110010) (60204462) (12650802) (C10932)   ;
;472;(00000000001101011000010000110010) (15302062) (3507250) (358432)    ;(00000100000010011001000001110001) (402310161) (67735665) (4099071)   ;(01001111000000000000000011111101) (-447483273) (1325400317) (4F0000FD)   ;(00000000101010010000000000110001) (52200061) (11075633) (A90031)   ;(11111111111101000000011110110010) (-2774116) (-784462) (-11-15-8-4-14)   ;(00000000000110010000100100110010) (6204462) (1640754) (190932)   ;(00000010100001001001001001110001) (241111161) (42242673) (2849271)   ;(00000010110000010010000010110000) (260220260) (46211248) (2C120B0)   ;
;480;(00000010100000010010010000110000) (240222060) (42017840) (2812430)    ;(00000000110000010010010100110000) (60222460) (12657968) (C12530)   ;(00000010010000010010010010110000) (220222260) (37823664) (24124B0)   ;(00000010000000010010100100110000) (200224460) (33630512) (2012930)   ;(00000001110000010010100110110000) (160224660) (29436336) (1C129B0)   ;(00000011000000010000000100110010) (300200462) (50397490) (3010132)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(00000000000001111000010000110010) (1702062) (492594) (78432)   ;
;488;(11111100010111111111000001111101) (-350007603) (-60821379) (-3-1000-15-8-3)    ;(00000000000001000000010100110010) (1002462) (263474) (40532)   ;(11110100010111111111000011111101) (-1350007403) (-195038979) (-11-1000-150-3)   ;(11111100000111111111000001111101) (-370007603) (-65015683) (-3-1400-15-8-3)   ;(11111101000000010000000100110010) (-277577316) (-50265806) (-2-15-14-15-14-12-14)   ;(00000001010000010010110000110001) (120226061) (21048369) (1412C31)   ;(00000010100000010010010000110001) (240222061) (42017841) (2812431)   ;(10000000010000011000011110110010) (-1315023172) (-2143189070) (-7-15-11-14-7-8-4-14)   ;
;496;(00000010000100010010011000110001) (204223061) (34678321) (2112631)    ;(00000010100100010010001000110001) (244221061) (43065905) (2912231)   ;(00000011001000010010000000110001) (310220061) (52502577) (3212031)   ;(00000001001100010010111000110001) (114227061) (20000305) (1312E31)   ;(00000001010100010010101000110001) (124225061) (22096433) (1512A31)   ;(00000001011000010010100000110001) (130224061) (23144497) (1612831)   ;(00000001011100010010011000110001) (134223061) (24192561) (1712631)   ;(00000001100000010010010000110001) (140222061) (25240625) (1812431)   ;
;504;(00000000000100000000011100110010) (4003462) (1050418) (100732)    ;(00000000111001111010000000110001) (71720061) (15179825) (E7A031)   ;(00000000000001010000010000110010) (1202062) (328754) (50432)   ;(10000000010000011000101000110010) (-1315021772) (-2143188430) (-7-15-11-14-7-5-12-14)   ;(00000010000001010001100001110001) (201214161) (33888369) (2051871)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11100111000001010000010100110010) (1218391980) (-419101390) (-1-8-15-10-15-10-12-14)   ;(01000111100000000000000011111101) (-1407483273) (1199571197) (478000FD)   ;
;512;(00001000000000000000010110111011) (1000002673) (134219195) (80005BB)    ;(00000000000001000000010100110010) (1002462) (263474) (40532)   ;(11110011010111111111000011111101) (-1450007403) (-211816195) (-12-1000-150-3)   ;(01000111100010001101011110111011) (-1405329975) (1200150459) (4788D7BB)   ;(10101111111001111000011110110010) (141409532) (-1343780942) (-50-1-8-7-8-4-14)   ;(00000010111101010000010001110001) (275202161) (49611889) (2F50471)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(00000001110000000000000001111101) (160000175) (29360253) (1C0007D)   ;
;520;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)    ;(11101001000001010000010100110010) (1618391980) (-385546958) (-1-6-15-10-15-10-12-14)   ;(01000100110000000000000011111101) (-1687483273) (1153433853) (44C000FD)   ;(11011101000111111111000011111101) (24959893) (-585109251) (-2-2-1400-150-3)   ;(11111100000001010001100011110001) (-376563417) (-66774799) (-3-15-10-14-70-15)   ;(00000000001100000000010100110010) (14002462) (3147058) (300532)   ;(10111100000111111111000011111101) (1777476245) (-1138757379) (-4-3-1400-150-3)   ;(00001000000000000000100110111011) (1000004673) (134220219) (80009BB)   ;
;528;(00000000010010011000010110110010) (22302662) (4818354) (4985B2)    ;(00000000000001000000010100110010) (1002462) (263474) (40532)   ;(11101111010111111111000011111101) (-2050007403) (-278925059) (-10-1000-150-3)   ;(00000000000001010000101010110010) (1205262) (330418) (50AB2)   ;(00000000100010011000010110110010) (42302662) (9012658) (8985B2)   ;(00000000000001000000010100110010) (1002462) (263474) (40532)   ;(11101110010111111111000011111101) (2144959893) (-295702275) (-1-1-1000-150-3)   ;(11111111000000000010110000110000) (-77751720) (-16765904) (-15-15-13-3-130)   ;
;536;(00000000000001010000101100110010) (1205462) (330546) (50B32)    ;(11111111110010101111101110110010) (-15202116) (-3474510) (-3-50-4-4-14)   ;(00000000000000000000100100110010) (4462) (2354) (932)   ;(00000000000000000000010010110010) (2262) (1202) (4B2)   ;(00000000110010011000100110110010) (62304662) (13207986) (C989B2)   ;(00000001001110010000010110110011) (116202663) (20514227) (13905B3)   ;(00000101001010111001110001110001) (512716161) (86744177) (52B9C71)   ;(00000001011001001000010010110011) (131102263) (23364787) (16484B3)   ;
;544;(00000000001000000000010100110010) (10002462) (2098482) (200532)    ;(11111010000001001001101011110001) (-576662417) (-100361487) (-5-15-11-6-50-15)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11101001110001010000010100110010) (1678391980) (-372964046) (-1-6-3-10-15-10-12-14)   ;(00111110010000000000000011111101) (-969934217) (1044381949) (3E4000FD)   ;(00000010110000010010000010110000) (260220260) (46211248) (2C120B0)   ;(00000010100000010010010000110000) (240222060) (42017840) (2812430)   ;(10000000000000000000011110111011) (-1335323161) (-2147481669) (-7-15-15-15-15-8-4-5)   ;
;552;(00000001010101111010000000110001) (125720061) (22519857) (157A031)    ;(00000000000010100010000000110001) (2420061) (663601) (A2031)   ;(00000010010000010010010010110000) (220222260) (37823664) (24124B0)   ;(00000010000000010010100100110000) (200224460) (33630512) (2012930)   ;(00000001110000010010100110110000) (160224660) (29436336) (1C129B0)   ;(00000001100000010010101000110000) (140225060) (25242160) (1812A30)   ;(00000001010000010010101010110000) (120225260) (21047984) (1412AB0)   ;(00000001000000010010101100110000) (100225460) (16853808) (1012B30)   ;
;560;(00000000110000010010101110110000) (60225660) (12659632) (C12BB0)    ;(00000000100000010010110000110000) (40226060) (8465456) (812C30)   ;(00000011000000010000000100110010) (300200462) (50397490) (3010132)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(00000000000001000000010100110010) (1002462) (263474) (40532)   ;(11100110100111111111000011111101) (1164959893) (-425725699) (-1-9-600-150-3)   ;(00000001001011000000011110110011) (113003663) (19662771) (12C07B3)   ;(00000000101001001000010010110011) (51102263) (10781875) (A484B3)   ;
;568;(00000000101001111010000000110001) (51720061) (10985521) (A7A031)    ;(00000000010010010000100100110010) (22204462) (4786482) (490932)   ;(11111000110111111111000001111101) (-710007603) (-119541635) (-7-200-15-8-3)   ;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)   ;(00000000000100010010011000110001) (4223061) (1123889) (112631)   ;(00000000100000010010010000110001) (40222061) (8463409) (812431)   ;(00000000100100010010001000110001) (44221061) (9511473) (912231)   ;(00000000000001011000010000110010) (1302062) (361522) (58432)   ;
;576;(00000000000001010000010010110010) (1202262) (328882) (504B2)    ;(11011000010111111111000011111101) (-455040107) (-664801027) (-2-7-1000-150-3)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(01000010110000000000000011111101) (-1887483273) (1119879421) (42C000FD)   ;(00000000001000000000010100110010) (10002462) (2098482) (200532)   ;(01000110100000000000000011111101) (-1507483273) (1182793981) (468000FD)   ;(00000000000001001000010100110010) (1102462) (296242) (48532)   ;(11011001010111111111000011111101) (-355040107) (-648023811) (-2-6-1000-150-3)   ;
;584;(00000000000001000000010100110010) (1002462) (263474) (40532)    ;(01000101100000000000000011111101) (-1607483273) (1166016765) (458000FD)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(01000010110000000000000011111101) (-1887483273) (1119879421) (42C000FD)   ;(00000000100000010010010000110000) (40222060) (8463408) (812430)   ;(00000000110000010010000010110000) (60220260) (12656816) (C120B0)   ;(00000000010000010010010010110000) (20222260) (4269232) (4124B0)   ;(00000001000000010000000100110010) (100200462) (16843058) (1010132)   ;
;592;(11010000000111111111000001111101) (-1475040307) (-803213187) (-2-15-1400-15-8-3)    ;(11111110000000010000000100110010) (-177577316) (-33488590) (-1-15-14-15-14-12-14)   ;(00000000100000010010110000110001) (40226061) (8465457) (812C31)   ;(00000000100100010010101000110001) (44225061) (9513521) (912A31)   ;(00000001001000010010100000110001) (110224061) (18950193) (1212831)   ;(00000000000100010010111000110001) (4227061) (1125937) (112E31)   ;(00000000000001010000010000110010) (1202062) (328754) (50432)   ;(00000000101100010010011000110001) (54223061) (11609649) (B12631)   ;
;600;(00000000110000010000100100110010) (60204462) (12650802) (C10932)    ;(00000000001101010000010010110010) (15202262) (3474610) (3504B2)   ;(00000000000010010100010110110000) (2242660) (607664) (945B0)   ;(00000000000001001000010100110010) (1102462) (296242) (48532)   ;(00000000000110010000100100110010) (6204462) (1640754) (190932)   ;(11110111100111111111000011111101) (-1030007403) (-140513027) (-8-600-150-3)   ;(00000000000001001000011110110010) (1103662) (296882) (487B2)   ;(11111111111101001000010010110010) (-2675516) (-752462) (-11-7-11-4-14)   ;
;608;(11111110111101000001010011110001) (-102765417) (-17558287) (-10-11-14-110-15)    ;(00000001110000010010000010110000) (160220260) (29434032) (1C120B0)   ;(00000001100000010010010000110000) (140222060) (25240624) (1812430)   ;(00000001010000010010010010110000) (120222260) (21046448) (14124B0)   ;(00000001000000010010100100110000) (100224460) (16853296) (1012930)   ;(00000010000000010000000100110010) (200200462) (33620274) (2010132)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)   ;
;616;(00000000000100010010011000110001) (4223061) (1123889) (112631)    ;(00000000100000010010010000110001) (40222061) (8463409) (812431)   ;(00000000000001010000010000110010) (1202062) (328754) (50432)   ;(11001101110111111111000011111101) (-1915040107) (-840961795) (-3-2-200-150-3)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(00111000010000000000000011111101) (-1569934217) (943718653) (384000FD)   ;(00001101100000000000010100110010) (1540002462) (226493746) (D800532)   ;(00111100000000000000000011111101) (-1189934217) (1006633213) (3C0000FD)   ;
;624;(00000000000001000000010100110010) (1002462) (263474) (40532)    ;(11001110110111111111000011111101) (-1815040107) (-824184579) (-3-1-200-150-3)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(00111000110000000000000011111101) (-1529934217) (952107261) (38C000FD)   ;(00000000100000010010010000110000) (40222060) (8463408) (812430)   ;(00000000110000010010000010110000) (60220260) (12656816) (C120B0)   ;(00000001000000010000000100110010) (100200462) (16843058) (1010132)   ;(11000110010111111111000001111101) (1439926989) (-966791043) (-3-9-1000-15-8-3)   ;
;632;(11111110000000010000000100110010) (-177577316) (-33488590) (-1-15-14-15-14-12-14)    ;(10000000000000000000011110111011) (-1335323161) (-2147481669) (-7-15-15-15-15-8-4-5)   ;(00000000100000010010110000110001) (40226061) (8465457) (812C31)   ;(00000000000001111010010000110000) (1722060) (500784) (7A430)   ;(00000000000100010010111000110001) (4227061) (1125937) (112E31)   ;(00000000100100010010101000110001) (44225061) (9513521) (912A31)   ;(00000001001000010010100000110001) (110224061) (18950193) (1212831)   ;(00000001001100010010011000110001) (114223061) (19998257) (1312631)   ;
;640;(00000001010000010010010000110001) (120222061) (21046321) (1412431)    ;(00000001010100010010001000110001) (124221061) (22094385) (1512231)   ;(00000010000001000001100001110001) (201014161) (33822833) (2041871)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11101010000001010000010100110010) (1718391980) (-368769742) (-1-5-15-10-15-10-12-14)   ;(00000001100000010010010000110000) (140222060) (25240624) (1812430)   ;(00000001110000010010000010110000) (160220260) (29434032) (1C120B0)   ;(00000001010000010010010010110000) (120222260) (21046448) (14124B0)   ;
;648;(00000001000000010010100100110000) (100224460) (16853296) (1012930)    ;(00000000110000010010100110110000) (60224660) (12659120) (C129B0)   ;(00000000100000010010101000110000) (40225060) (8464944) (812A30)   ;(00000000010000010010101010110000) (20225260) (4270768) (412AB0)   ;(00000010000000010000000100110010) (200200462) (33620274) (2010132)   ;(00100100000000000000000001111101) (105032879) (603979901) (2400007D)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11101011110001010000010100110010) (1878391980) (-339409614) (-1-4-3-10-15-10-12-14)   ;
;656;(00100011010000000000000011111101) (25033079) (591397117) (234000FD)    ;(00000000000001000000010100110010) (1002462) (263474) (40532)   ;(10011111010111111111000011111101) (-1902523755) (-1621102339) (-60-1000-150-3)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11101100010001010000010100110010) (1938391980) (-331021006) (-1-3-11-10-15-10-12-14)   ;(00100010000000000000000011111101) (-94966921) (570425597) (220000FD)   ;(00001000000000000000010100111011) (1000002473) (134219067) (800053B)   ;(10011110000111111111000011111101) (-2022523755) (-1642073859) (-6-1-1400-150-3)   ;
;664;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)    ;(11101101110001010000010100110010) (2078391980) (-305855182) (-1-2-3-10-15-10-12-14)   ;(00100000110000000000000011111101) (-234966921) (549454077) (20C000FD)   ;(00011110110000000000000011111101) (-634966921) (515899645) (1EC000FD)   ;(00000000000001010000010010110010) (1202262) (328882) (504B2)   ;(00011011000000000000000011111101) (-994966921) (452985085) (1B0000FD)   ;(00000111100100000000011110110010) (744003662) (126879666) (79007B2)   ;(00001010111101001001111001110001) (1275117161) (183803505) (AF49E71)   ;
;672;(10110111110111111111000011111101) (1137476245) (-1210060547) (-4-8-200-150-3)    ;(00000000000001010001011001110001) (1213161) (333425) (51671)   ;(00000000001100000000010100110010) (14002462) (3147058) (300532)   ;(10010110110111111111000011111101) (1332443541) (-1763708675) (-6-9-200-150-3)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11101110100001010000010100110010) (-2136575316) (-293272270) (-1-1-7-10-15-10-12-14)   ;(00000001000001000101010010110010) (101052262) (17061042) (10454B2)   ;(00011101100000000000000011111101) (-754966921) (494928125) (1D8000FD)   ;
;680;(00000000000101001000010010110010) (5102262) (1344690) (1484B2)    ;(00001000000000000000100100111011) (1000004473) (134220091) (800093B)   ;(11111111111100000000100110110010) (-3773116) (-1046094) (-15-15-6-4-14)   ;(00000000000000010000101000111011) (205073) (68155) (10A3B)   ;(11111111111101001000010010110010) (-2675516) (-752462) (-11-7-11-4-14)   ;(00000111001101001001000001110001) (715110161) (120885361) (7349071)   ;(01000111100010001101010110111011) (-1405330975) (1200149947) (4788D5BB)   ;(10101111111001011000010110110010) (141008532) (-1343912526) (-50-1-10-7-10-4-14)   ;
;688;(00001000000000000000010100111011) (1000002473) (134219067) (800053B)    ;(11101000000111111111000011111101) (1524959893) (-400559875) (-1-7-1400-150-3)   ;(00001000000000000000010100111011) (1000002473) (134219067) (800053B)   ;(00000000000001000000010110110010) (1002662) (263602) (405B2)   ;(00000000010001010000010100110010) (21202462) (4523314) (450532)   ;(11100111000111111111000011111101) (1224959893) (-417337091) (-1-8-1400-150-3)   ;(11111111000000000010101000110000) (-77752720) (-16766416) (-15-15-13-5-130)   ;(00001000000000000000100110111011) (1000004673) (134220219) (80009BB)   ;
;696;(11111111110001000111010000110010) (-16705716) (-3902414) (-3-11-8-11-12-14)    ;(00000000000000000000010010110010) (2262) (1202) (4B2)   ;(00000000000000000000100100110010) (4462) (2354) (932)   ;(00000000110010011000101010110010) (62305262) (13208242) (C98AB2)   ;(00000001010101001000010100110011) (125102463) (22316339) (1548533)   ;(00000000100110100000011110110011) (46403663) (10094515) (9A07B3)   ;(00000010100001001001011001110001) (241113161) (42243697) (2849671)   ;(00000000100010011000010100110010) (42302462) (9012530) (898532)   ;
;704;(01000001001000000000010110110011) (-2037480985) (1092617651) (412005B3)    ;(11100100000111111111000011111101) (924959893) (-467668739) (-1-11-1400-150-3)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11101001110001010000010100110010) (1678391980) (-372964046) (-1-6-3-10-15-10-12-14)   ;(11110000010111111111000001111101) (-1750007603) (-262147971) (-15-1000-15-8-3)   ;(00000000000010010000010100110010) (2202462) (591154) (90532)   ;(11101000010111111111000011111101) (1544959893) (-396365571) (-1-7-1000-150-3)   ;(00000001010010010000100100110011) (122204463) (21563699) (1490933)   ;
;712;(11111001000111111111000001111101) (-670007603) (-115347331) (-6-1400-15-8-3)    ;(00000000000001111010010110110000) (1722660) (501168) (7A5B0)   ;(00000000010001001000010010110010) (21102262) (4490418) (4484B2)   ;(00000000101110010000100100110011) (56204463) (12126515) (B90933)   ;(11100001010111111111000011111101) (644959893) (-513806083) (-1-14-1000-150-3)   ;(11111011110111111111000001111101) (-410007603) (-69209987) (-4-200-15-8-3)   ;(00000001110000010010000010110000) (160220260) (29434032) (1C120B0)   ;(00000001100000010010010000110000) (140222060) (25240624) (1812430)   ;
;720;(00000001010000010010010010110000) (120222260) (21046448) (14124B0)    ;(00000001000000010010100100110000) (100224460) (16853296) (1012930)   ;(00000000110000010010100110110000) (60224660) (12659120) (C129B0)   ;(00000000100000010010101000110000) (40225060) (8464944) (812A30)   ;(00000000010000010010101010110000) (20225260) (4270768) (412AB0)   ;(00000010000000010000000100110010) (200200462) (33620274) (2010132)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111110100000000010010100110000) (-137755320) (-25156304) (-1-7-15-13-10-130)   ;
;728;(00000001000101010101010100110010) (105252462) (18175282) (1155532)    ;(00000000000101010111010100110010) (5272462) (1406258) (157532)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111001000000000000011110110010) (-677774116) (-117438542) (-6-15-15-15-8-4-14)   ;(11111111111100000000011100110010) (-3774316) (-1046734) (-15-15-8-12-14)   ;(00000000111001111010010000110001) (71722061) (15180849) (E7A431)   ;(00000000101101111010011000110001) (55723061) (12035633) (B7A631)   ;(00000000101001111010010000110001) (51722061) (10986545) (A7A431)   ;
;736;(00000000000000001000000001111001) (100171) (32889) (8079)    ;(11111110100000000010010100110000) (-137755320) (-25156304) (-1-7-15-13-10-130)   ;(00000001001001010101010100110010) (111252462) (19223858) (1255532)   ;(00000000000101010111010100110010) (5272462) (1406258) (157532)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111010000000000010000000110001) (-577757717) (-100655055) (-5-15-15-13-15-12-15)   ;(11111110000000000010011100110000) (-177754320) (-33544400) (-1-15-15-13-8-130)   ;(00000000000101010001010100110010) (5212462) (1381682) (151532)   ;
;744;(00000000000000000000011110110010) (3662) (1970) (7B2)    ;(00000100101001110111010001110001) (451672161) (78083185) (4A77471)   ;(00000000000000000001011010111011) (13273) (5819) (16BB)   ;(00000000000000000000011100110010) (3462) (1842) (732)   ;(11111111111001101000011010110010) (-6274516) (-1669454) (-1-9-7-9-4-14)   ;(00000100111101101110011001110001) (475563161) (83289713) (4F6E671)   ;(00000000001101100111011000110010) (15473062) (3569202) (367632)   ;(00000000001101011111010110110010) (15372662) (3536306) (35F5B2)   ;
;752;(11111111111101111000011110110010) (-2074116) (-555086) (-8-7-8-4-14)    ;(00000001010001100001011000110010) (121413062) (21370418) (1461632)   ;(00000000110001111110011110110011) (61763663) (13100979) (C7E7B3)   ;(00000001011001011001010110110010) (131312662) (23434674) (16595B2)   ;(00000001100001110001011100110010) (141613462) (25630514) (1871732)   ;(00000000101101111110011110110011) (55763663) (12052403) (B7E7B3)   ;(00000000111001111110011110110011) (71763663) (15198131) (E7E7B3)   ;(00010000000000000000011100111011) (2000003473) (268437307) (1000073B)   ;
;760;(00000000111001111110011110110011) (71763663) (15198131) (E7E7B3)    ;(11111010111100000010000000110001) (-503757717) (-84926415) (-50-15-13-15-12-15)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(00000000000101111000011110110010) (5703662) (1542066) (1787B2)   ;(00000001000001111001011110110010) (101713662) (17274802) (10797B2)   ;(01000000101001110000011100110011) (-2095880185) (1084688179) (40A70733)   ;(00000001000001111101011110110010) (101753662) (17291186) (107D7B2)   ;(11111010100111111111000001111101) (-530007603) (-90181507) (-5-600-15-8-3)   ;
;768;(11111111111001110000010100110010) (-6175316) (-1637070) (-1-8-15-10-12-14)    ;(00001111110101010111010100110010) (1765272462) (265647410) (FD57532)   ;(00000000000001010001101001110001) (1215161) (334449) (51A71)   ;(00000000001101111101011110110010) (15753662) (3659698) (37D7B2)   ;(00000000000101110000011100110010) (5603462) (1509170) (170732)   ;(00001111111101110111011100110010) (1775673462) (267876146) (FF77732)   ;(11111001110111111111000001111101) (-610007603) (-102764419) (-6-200-15-8-3)   ;(00000000000101111101011110110010) (5753662) (1562546) (17D7B2)   ;
;776;(11111111000111111111000001111101) (-70007603) (-14684035) (-1400-15-8-3)    ;(00000000000001000000011100111011) (1003473) (263995) (4073B)   ;(11111010000000000010011110110000) (-577754120) (-100653136) (-5-15-15-13-8-50)   ;(00000000111001111111011110110011) (71773663) (15202227) (E7F7B3)   ;(11111110000001111001110011110001) (-176061417) (-33055503) (-1-15-8-6-30-15)   ;(11111010101000000010001000110001) (-527756717) (-90168783) (-5-5-15-13-13-12-15)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111010000000000010011110110000) (-577754120) (-100653136) (-5-15-15-13-8-50)   ;
;784;(00000000000100000000010100110010) (4002462) (1049906) (100532)    ;(00000000000001111100100001110001) (1744161) (510065) (7C871)   ;(00000001000001111101010100110010) (101752462) (17290546) (107D532)   ;(00000000000101010100010100110010) (5242462) (1393970) (154532)   ;(00000000000101010111010100110010) (5272462) (1406258) (157532)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111010010000000010010100110000) (-557755320) (-96459472) (-5-11-15-13-10-130)   ;(11111110000001010101111011110001) (-176520417) (-33202447) (-1-15-10-10-10-15)   ;
;792;(00001111111101010111010100110010) (1775272462) (267744562) (FF57532)    ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111010010000000010010100110000) (-557755320) (-96459472) (-5-11-15-13-10-130)   ;(00000001111101010101010100110010) (175252462) (32855346) (1F55532)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)   ;(00000000100000010010010000110001) (40222061) (8463409) (812431)   ;(00000001001000010010000000110001) (110220061) (18948145) (1212031)   ;
;800;(00000000000100010010011000110001) (4223061) (1123889) (112631)    ;(00000000100100010010001000110001) (44221061) (9511473) (912231)   ;(00000000000001010000010000110010) (1202062) (328754) (50432)   ;(00000000101000000000100100110010) (50004462) (10488114) (A00932)   ;(00000000000001000100010010110000) (1042260) (279728) (444B0)   ;(00000000000101000000010000110010) (5002062) (1311794) (140432)   ;(00000000000001001001111001110001) (1117161) (302705) (49E71)   ;(00000000110000010010000010110000) (60220260) (12656816) (C120B0)   ;
;808;(00000000100000010010010000110000) (40222060) (8463408) (812430)    ;(00000000010000010010010010110000) (20222260) (4269232) (4124B0)   ;(00000000000000010010100100110000) (224460) (76080) (12930)   ;(00000001000000010000000100110010) (100200462) (16843058) (1010132)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(00000001001001001001011001110001) (111113161) (19175025) (1249671)   ;(00000000110100000000010100110010) (64002462) (13632818) (D00532)   ;(11110110100111111111000011111101) (-1130007403) (-157290243) (-9-600-150-3)   ;
;816;(00000000000001001000010100110010) (1102462) (296242) (48532)    ;(11110110000111111111000011111101) (-1170007403) (-165678851) (-9-1400-150-3)   ;(11111100100111111111000001111101) (-330007603) (-56627075) (-3-600-15-8-3)   ;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)   ;(11001000000100000010011011110011) (1816180177) (-938465549) (-3-7-14-15-13-90-13)   ;(11000000000100000010011101110011) (816180377) (-1072683149) (-3-15-14-15-13-8-8-13)   ;(11001000000100000010011111110011) (1816180577) (-938465293) (-3-7-14-15-13-80-13)   ;(11111110110101111001101011110001) (-112062417) (-19424527) (-1-2-8-6-50-15)   ;
;824;(00000000111000010010000000110001) (70220061) (14753841) (E12031)    ;(00000000111100010010001000110001) (74221061) (15802929) (F12231)   ;(00000000000000010010010100110000) (222460) (75056) (12530)   ;(00000000010000010010010110110000) (20222660) (4269488) (4125B0)   ;(00000001000000010000000100110010) (100200462) (16843058) (1010132)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(00000000011101010111010100110010) (35272462) (7697714) (757532)   ;(00000000001101101111011110110010) (15573662) (3602354) (36F7B2)   ;
;832;(00000000000101100111011000110010) (5473062) (1472050) (167632)    ;(00000000101001010001010100110010) (51212462) (10818866) (A51532)   ;(00000000110101111001011110110010) (65713662) (14129074) (D797B2)   ;(00000000000101011111010110110010) (5372662) (1439154) (15F5B2)   ;(00000000111101010110011110110011) (75263663) (16082867) (F567B3)   ;(00000000111101100001011000110010) (75413062) (16127538) (F61632)   ;(00000000110001111110011110110011) (61763663) (13100979) (C7E7B3)   ;(00000000100101011001010110110010) (45312662) (9803186) (9595B2)   ;
;840;(11111010100000000000011100110010) (-537774316) (-92272846) (-5-7-15-15-8-12-14)    ;(00000000101101111110011110110011) (55763663) (12052403) (B7E7B3)   ;(00000000000001110010000000110001) (1620061) (466993) (72031)   ;(00010000000001111110011110110010) (2001763662) (268953522) (1007E7B2)   ;(00000000111101110010000000110001) (75620061) (16195633) (F72031)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111010100000000000011100110010) (-537774316) (-92272846) (-5-7-15-15-8-12-14)   ;(00000000000001110010011010110000) (1623260) (468656) (726B0)   ;
;848;(00000000011101010111011110110010) (35273662) (7698354) (7577B2)    ;(00000000000100000000010100110010) (4002462) (1049906) (100532)   ;(00000000111101010001010100110011) (75212463) (16061747) (F51533)   ;(00000000110101010110010100110011) (65262463) (13985075) (D56533)   ;(00000000101001110010000000110001) (51620061) (10952753) (A72031)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111010100000000000011100110010) (-537774316) (-92272846) (-5-7-15-15-8-12-14)   ;(00000000000001110010011010110000) (1623260) (468656) (726B0)   ;
;856;(00000000011101010111010100110010) (35272462) (7697714) (757532)    ;(00000000000100000000011110110010) (4003662) (1050546) (1007B2)   ;(00000000101001111001011110110011) (51713663) (10983347) (A797B3)   ;(11111111111101111100011110110010) (-2034116) (-538702) (-8-3-8-4-14)   ;(00000000110101111111011110110011) (65773663) (14153651) (D7F7B3)   ;(00000000111101110010000000110001) (75620061) (16195633) (F72031)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111010101000000010011000110001) (-527754717) (-90167759) (-5-5-15-13-9-12-15)   ;
;864;(11111010100000000010011110110000) (-537754120) (-92264528) (-5-7-15-13-8-50)    ;(11111110000001111100111011110001) (-176030417) (-33042703) (-1-15-8-3-10-15)   ;(11111010110000000010010100110000) (-517755320) (-88070864) (-5-3-15-13-10-130)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111110100000000010010100110000) (-137755320) (-25156304) (-1-7-15-13-10-130)   ;(00000001000001010101010100110010) (101252462) (17126706) (1055532)   ;(00000000000101010111010100110010) (5272462) (1406258) (157532)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;
;872;(00000000000100000000011110110010) (4003662) (1050546) (1007B2)    ;(00000001111100000000011100110010) (174003462) (32507698) (1F00732)   ;(00000000101001111001011110110011) (51713663) (10983347) (A797B3)   ;(00000000101001110100101001110001) (51645161) (10963569) (A74A71)   ;(11111100100000000010011100110000) (-337754320) (-58710224) (-3-7-15-13-8-130)   ;(00000000111101110100011110110011) (75643663) (16205747) (F747B3)   ;(11111100111100000010010000110001) (-303755717) (-51370959) (-30-15-13-11-12-15)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;
;880;(11111100110000000010011100110000) (-317754320) (-54515920) (-3-3-15-13-8-130)    ;(00000000111101110100011110110011) (75643663) (16205747) (F747B3)   ;(11111100111100000010011000110001) (-303754717) (-51370447) (-30-15-13-9-12-15)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111100000000000000011110110010) (-377774116) (-67106894) (-3-15-15-15-8-4-14)   ;(00000000101001111010010000110001) (51722061) (10986545) (A7A431)   ;(00000000101101111010011000110001) (55723061) (12035633) (B7A631)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;
;888;(01101001011000010111011001100000) (-1312177804) (1767994976) (69617660)    ;(01101100011000100110000101001101) (-1011990429) (1818386765) (6C62614D)   ;(01001101010000110010000001101001) (-626863497) (1296244841) (4D432069)   ;(00001010001110100111001101001000) (1216471510) (171602760) (A3A7348)   ;(00100000001110100110100000000001) (-278503295) (540698625) (203A6801)   ;(01110000011011000110010101000100) (-409388440) (1886152004) (706C6544)   ;(00111010011100100010000000010100) (-1355514568) (980557844) (3A722014)   ;(01110011011001010101001000000001) (-111199943) (1936019969) (73655201)   ;
;896;(01110100011100100110000101001011) (-7990431) (1953653067) (7472614B)    ;(00111010011101010010000000010100) (-1354714568) (980754452) (3A752014)   ;(01101100011100000101010100000001) (-1008398543) (1819301121) (6C705501)   ;(00001010011001000110000101111101) (1231060575) (174350717) (A64617D)   ;(00100000001110100111001100000001) (-278495895) (540701441) (203A7301)   ;(01110010011011110111010001110010) (-208778782) (1919906930) (726F7472)   ;(01101111011101000010000001101001) (-707430793) (1869881449) (6F742069)   ;(01100001011011000110011000000001) (1985579353) (1634493953) (616C6601)   ;
;904;(00100000000010100110100001110011) (-292503133) (537553011) (200A6873)    ;(01001100001000000011101001001101) (-737448533) (1277180493) (4C203A4D)   ;(00100000011001000110000101111101) (-263906721) (543449469) (2064617D)   ;(01101101011011110111001001011001) (-908779813) (1836020313) (6D6F7259)   ;(01100001011011000110011000000001) (1985579353) (1634493953) (616C6601)   ;(00100000000010100110100001110011) (-292503133) (537553011) (200A6873)   ;(01000101001000000011101001101001) (-1637448497) (1159740009) (45203A69)   ;(01110101011000110110010101000111) (88211563) (1969448263) (75636547)   ;
;912;(00000000000000000110010101001011) (62513) (25931) (654B)    ;(01110100011011110110111101010000) (-8783424) (1953460048) (746F6F50)   ;(00101110011001110110111001100101) (1336699849) (778530405) (2E676E65)   ;(00001010000010100010111000011101) (1202427035) (168439325) (A0A2E1D)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(01010010010001010000101000111000) (73721422) (1380256312) (52450A38)   ;(01011111010100100100111101010010) (1576963874) (1599229778) (5F524F52)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000111100000000011) (74003) (30723) (7803)    ;(01010010010001010101101100010100) (73771776) (1380277012) (52455B14)   ;(00000000000000000010000001010010) (20122) (8274) (2052)   ;(00000000000000000000101001101110) (5156) (2670) (A6E)   ;(01101001011000010111011101100000) (-1312177404) (1767995232) (69617760)   ;(01100111011011100110100101001011) (-1708986431) (1735289163) (676E694B)   ;(01101111011001010110111000000001) (-711183943) (1868918273) (6F656E01)   ;(00110010001100110111011001010011) (1919705827) (842233427) (32337653)   ;
;928;(01100101011110000110010101111110) (-1906388368) (1702389118) (6578657E)    ;(01101110011010010110001000011101) (-810189909) (1852400157) (6E69621D)   ;(00100000001011100010111000011101) (-281540261) (539897373) (202E2E1D)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(01100100011000010110111101001100) (-2012183430) (1684107084) (64616F4C)   ;(00101110011001110110111001100101) (1336699849) (778530405) (2E676E65)   ;(00000000001000000010111000011101) (10027035) (2108957) (202E1D)   ;(00000000000000000100101101111100) (45574) (19324) (4B7C)   ;
;936;(01100101001000000110111101011100) (-1932383410) (1696624476) (65206F5C)    ;(01110101011000110110010101000111) (88211563) (1969448263) (75636547)   ;(01101100011000100110000101001011) (-1011990431) (1818386763) (6C62614B)   ;(01110110011000010010000001101001) (187769207) (1986076777) (76612069)   ;(01100001011011000110100101100001) (1985580893) (1634494817) (616C6961)   ;(00101110011001010110110001010001) (1336298825) (778398801) (2E656C51)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(01110100011010010111001001111010) (-10179772) (1953067642) (7469727A)   ;
;944;(00000000000000000010000001101001) (20151) (8297) (2069)    ;(01110100011110010110001000000001) (-6189943) (1954112001) (74796201)   ;(01110100001000000111001101101001) (-32379393) (1948283753) (74207369)   ;(01010000010100110010000001111101) (-122863473) (1347625085) (5053207D)   ;(01101100011001100010000001100100) (-1011030800) (1818632292) (6C662064)   ;(00100000011010000111001101100001) (-262895755) (543716193) (20687361)   ;(00000000011110000011000001000000) (36030100) (7876672) (783040)   ;(01111001001010000010000000111111) (669569133) (2032672831) (7928203F)   ;
;952;(00100000001010010110111000111101) (-282700221) (539586109) (20296E3D)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(01100001011011000100011000010100) (1985559376) (1634485780) (616C4614)   ;(01101110011010010110100001110011) (-810186781) (1852401779) (6E696873)   ;(00101110001011100010111001111001) (1318459875) (774778489) (2E2E2E79)   ;(00000000000000000000000000000001) (1) (1) (01)   ;(00111100000010100000101000010100) (-1187529568) (1007290900) (3C0A0A14)   ;(01000101010011100010000000001111) (-1624063631) (1162747919) (454E200F)   ;
;960;(00110011010101100101001001111100) (2030483878) (861295228) (3356527C)    ;(01101111010000100010000000010011) (-722030921) (1866604563) (6F422013)   ;(01101111011011000111010001111101) (-709378769) (1869378685) (6F6C747D)   ;(01110010011001010110010001100001) (-211188803) (1919247457) (72656461)   ;(00001010001111100011111000000001) (1217437001) (171851265) (A3E3E01)   ;(01000100010011000100001000010100) (-1724442624) (1145848340) (444C4214)   ;(01001110001000000011101001011010) (-537448516) (1310734938) (4E203A5A)   ;(00110010001000000111011001111101) (1915105879) (840988285) (3220767D)   ;
;968;(00110000001100100010000000000111) (1719452711) (808591367) (30322007)    ;(01001000000010100011000100010011) (-1145053225) (1208627475) (480A3113)   ;(00100000001110100101011001111010) (-278514124) (540694138) (203A567A)   ;(00000000000000000000000000000001) (1) (1) (01)   ;(01001011010011000100001100010100) (-824442224) (1263289108) (4B4C4314)   ;(00000000001000000010000000010111) (10020027) (2105367) (202017)   ;(01010011010010010100110100010100) (174762776) (1397312788) (53494D14)   ;(00000000001000000011101001100000) (10035140) (2112096) (203A60)   ;
;976;(01010101010100000100001100010100) (376557776) (1431323412) (55504314)    ;(00000000001000000010000000010111) (10020027) (2105367) (202017)   ;(01000011010011110101001100010100) (-1823832224) (1129272084) (434F5314)   ;(00000000001000000010000000010111) (10020027) (2105367) (202017)   ;(01000101010011010100100100010100) (-1624239224) (1162692884) (454D4914)   ;(00000000001000000011101001101100) (10035154) (2112108) (203A6C)   ;(01110100011110010110001000000001) (-6189943) (1954112001) (74796201)   ;(01000000001000000111001101101001) (-2137412097) (1075868521) (40207369)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(01000101010011010100010000010100) (-1624241624) (1162691604) (454D4414)   ;(00000000001000000011101001101100) (10035154) (2112108) (203A6C)   ;(01110101010000010000101000010100) (77754080) (1967196692) (75410A14)   ;(01101111011000100110111101001011) (-711983431) (1868721995) (6F626F4B)   ;(01101001001000000111010001111101) (-1332378769) (1763734653) (6920747D)   ;(01110011001110000010000001011101) (-126430809) (1933058141) (7338205D)   ;(01110010010100000010000000011101) (-218430909) (1917853725) (7250201D)   ;
;992;(00100000011100110111001101101001) (-260295745) (544437097) (20737369)    ;(00100000011110010110010101110101) (-258704731) (544826741) (20796575)   ;(01100001001000000110111101001011) (1962583865) (1629515595) (61206F4B)   ;(01110100011100100110111101010001) (-7983423) (1953656657) (74726F51)   ;(00000000000000000000101000011101) (5035) (2589) (A1D)   ;(00000000000000000000000000010100) (24) (20) (14)   ;(01110010011011110110001001100000) (-208789804) (1919902304) (726F6260)   ;(00101110011001000110010101001011) (1336095217) (778331467) (2E64654B)   ;
;1000;(00000000000000000000101000010100) (5024) (2580) (A14)    ;(01000100010011010100001100010100) (-1724242224) (1145914132) (444D4314)   ;(00000000001000000011111000010111) (10037027) (2113047) (203E17)   ;(01100001011101100110111001100100) (1987983496) (1635151460) (61766E64)   ;(00100000011001000110100101001101) (-263902781) (543451469) (2064694D)   ;(00000000010001000100110101110000) (21046560) (4476272) (444D70)   ;(00110011001100100011000100000011) (2019463107) (858927363) (33323103)   ;(00110111001101100011010100001011) (-1874502179) (926299403) (3736350B)   ;
;1008;(01100010011000010011100100000111) (2082750759) (1650538759) (62613907)    ;(01100110011001010110010001110001) (-1811188783) (1717920881) (66656471)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 7           ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                        ; Mode                       ; Location          ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y6_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ;                            ; DSPMULT_X42_Y6_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y5_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ;                            ; DSPMULT_X42_Y5_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|w385w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y9_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y9_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out8     ; Simple Multiplier (9-bit)  ; DSPOUT_X42_Y4_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult7 ;                            ; DSPMULT_X42_Y4_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 10,954 / 71,559 ( 15 % ) ;
; C16 interconnects     ; 181 / 2,597 ( 7 % )      ;
; C4 interconnects      ; 6,390 / 46,848 ( 14 % )  ;
; Direct links          ; 1,110 / 71,559 ( 2 % )   ;
; Global clocks         ; 5 / 20 ( 25 % )          ;
; Local interconnects   ; 3,244 / 24,624 ( 13 % )  ;
; R24 interconnects     ; 198 / 2,496 ( 8 % )      ;
; R4 interconnects      ; 7,679 / 62,424 ( 12 % )  ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.42) ; Number of LABs  (Total = 530) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 33                            ;
; 2                                           ; 19                            ;
; 3                                           ; 17                            ;
; 4                                           ; 12                            ;
; 5                                           ; 10                            ;
; 6                                           ; 13                            ;
; 7                                           ; 7                             ;
; 8                                           ; 8                             ;
; 9                                           ; 6                             ;
; 10                                          ; 5                             ;
; 11                                          ; 18                            ;
; 12                                          ; 12                            ;
; 13                                          ; 26                            ;
; 14                                          ; 23                            ;
; 15                                          ; 68                            ;
; 16                                          ; 253                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.93) ; Number of LABs  (Total = 530) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 110                           ;
; 1 Clock                            ; 466                           ;
; 1 Clock enable                     ; 244                           ;
; 1 Sync. clear                      ; 47                            ;
; 1 Sync. load                       ; 50                            ;
; 2 Clock enables                    ; 108                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.13) ; Number of LABs  (Total = 530) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 3                             ;
; 1                                            ; 12                            ;
; 2                                            ; 26                            ;
; 3                                            ; 13                            ;
; 4                                            ; 12                            ;
; 5                                            ; 9                             ;
; 6                                            ; 11                            ;
; 7                                            ; 6                             ;
; 8                                            ; 8                             ;
; 9                                            ; 7                             ;
; 10                                           ; 10                            ;
; 11                                           ; 7                             ;
; 12                                           ; 9                             ;
; 13                                           ; 10                            ;
; 14                                           ; 6                             ;
; 15                                           ; 13                            ;
; 16                                           ; 36                            ;
; 17                                           ; 23                            ;
; 18                                           ; 18                            ;
; 19                                           ; 22                            ;
; 20                                           ; 22                            ;
; 21                                           ; 33                            ;
; 22                                           ; 19                            ;
; 23                                           ; 32                            ;
; 24                                           ; 27                            ;
; 25                                           ; 25                            ;
; 26                                           ; 18                            ;
; 27                                           ; 15                            ;
; 28                                           ; 19                            ;
; 29                                           ; 17                            ;
; 30                                           ; 9                             ;
; 31                                           ; 10                            ;
; 32                                           ; 23                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.52) ; Number of LABs  (Total = 530) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 3                             ;
; 1                                               ; 38                            ;
; 2                                               ; 33                            ;
; 3                                               ; 26                            ;
; 4                                               ; 26                            ;
; 5                                               ; 38                            ;
; 6                                               ; 28                            ;
; 7                                               ; 36                            ;
; 8                                               ; 42                            ;
; 9                                               ; 51                            ;
; 10                                              ; 31                            ;
; 11                                              ; 35                            ;
; 12                                              ; 24                            ;
; 13                                              ; 27                            ;
; 14                                              ; 15                            ;
; 15                                              ; 20                            ;
; 16                                              ; 40                            ;
; 17                                              ; 4                             ;
; 18                                              ; 2                             ;
; 19                                              ; 5                             ;
; 20                                              ; 2                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 1                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 0                             ;
; 32                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.73) ; Number of LABs  (Total = 530) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 4                             ;
; 3                                            ; 19                            ;
; 4                                            ; 15                            ;
; 5                                            ; 15                            ;
; 6                                            ; 12                            ;
; 7                                            ; 11                            ;
; 8                                            ; 13                            ;
; 9                                            ; 10                            ;
; 10                                           ; 8                             ;
; 11                                           ; 18                            ;
; 12                                           ; 20                            ;
; 13                                           ; 25                            ;
; 14                                           ; 14                            ;
; 15                                           ; 17                            ;
; 16                                           ; 11                            ;
; 17                                           ; 20                            ;
; 18                                           ; 17                            ;
; 19                                           ; 35                            ;
; 20                                           ; 28                            ;
; 21                                           ; 18                            ;
; 22                                           ; 15                            ;
; 23                                           ; 21                            ;
; 24                                           ; 15                            ;
; 25                                           ; 16                            ;
; 26                                           ; 15                            ;
; 27                                           ; 15                            ;
; 28                                           ; 11                            ;
; 29                                           ; 15                            ;
; 30                                           ; 9                             ;
; 31                                           ; 12                            ;
; 32                                           ; 10                            ;
; 33                                           ; 11                            ;
; 34                                           ; 14                            ;
; 35                                           ; 10                            ;
; 36                                           ; 6                             ;
; 37                                           ; 3                             ;
; 38                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000001 ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 57        ; 57        ; 0            ; 0            ; 57        ; 57        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 24           ; 0            ; 49           ; 24           ; 0            ; 0            ; 0            ; 49           ; 57        ; 57        ; 57        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 57           ; 0         ; 0         ; 57           ; 57           ; 0         ; 0         ; 57           ; 57           ; 57           ; 57           ; 57           ; 57           ; 57           ; 57           ; 57           ; 57           ; 33           ; 57           ; 8            ; 33           ; 57           ; 57           ; 57           ; 8            ; 0         ; 0         ; 0         ; 57           ; 57           ;
; Total Fail         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; TDO_o              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CLK          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CKE          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CS_N         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_RAS_N        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CAS_N        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_WE_N         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQML         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQMU         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[0]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[1]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[2]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[3]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[4]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[5]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[6]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[7]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[8]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[9]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[10]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[11]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[12]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA_0         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA_1         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; UART0_TXD          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; nTRST_i            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TCK_i              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TDI_i              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TMS_i              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; UART0_RXD          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                   ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[8]                                                                                                                  ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[10]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[9]                                                                                                                  ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[11]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[10]                                                                                                                 ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[12]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[11]                                                                                                                 ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[13]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[12]                                                                                                                 ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[14]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[13]                                                                                                                 ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[15]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[15]                                                                                                                 ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[17]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[16]                                                                                                                 ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[18]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[17]                                                                                                                 ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[19]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[19]                                                                                                                 ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[21]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[20]                                                                                                                 ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[22]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[21]                                                                                                                 ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[23]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[22]                                                                                                                 ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[24]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[23]                                                                                                                 ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[25]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout_hi[23]                                                                                                                                          ; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|data_o[23]                                                                                                                                                         ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout_hi[19]                                                                                                                                          ; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|data_o[19]                                                                                                                                                         ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout_hi[25]                                                                                                                                          ; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|data_o[25]                                                                                                                                                         ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout_hi[29]                                                                                                                                          ; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|data_o[29]                                                                                                                                                         ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout_hi[31]                                                                                                                                          ; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|data_o[31]                                                                                                                                                         ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout_hi[26]                                                                                                                                          ; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|data_o[26]                                                                                                                                                         ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout_hi[18]                                                                                                                                          ; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|data_o[18]                                                                                                                                                         ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout_hi[5]                                                                                                                                           ; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|data_o[5]                                                                                                                                                          ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.addr[1]                                                                                                                   ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[35]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.addr[2]                                                                                                                   ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[36]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.addr[4]                                                                                                                   ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[38]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.addr[5]                                                                                                                   ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[39]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.addr[6]                                                                                                                   ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[40]                                                                                                                                  ; 0.016             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|fifo.datas[6]                                                                                                     ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|data_o[6]                                                                                                                                                        ; 0.015             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|fifo.datas[4]                                                                                                     ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|data_o[4]                                                                                                                                                        ; 0.015             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|fifo.datas[5]                                                                                                     ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|data_o[5]                                                                                                                                                        ; 0.015             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.res_class[0]                                          ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.class[0] ; 0.015             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.res_class[7]                                          ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.class[7] ; 0.015             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.res_class[3]                                          ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.class[3] ; 0.015             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[19]                                                                       ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[18]                                                                                     ; 0.015             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[23]                                                                       ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[22]                                                                                     ; 0.015             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[31]                                                                       ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[30]                                                                                     ; 0.015             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fpu_operands.rs1[31]                                             ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.res_sign                                                                ; 0.014             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul_product[55]                                         ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|res_o[23]                                                             ; 0.014             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[0]                                                                                                                  ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[2]                                                                                                                                   ; 0.013             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[3]                                                                                                                  ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[5]                                                                                                                                   ; 0.013             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[6]                                                                                                                  ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_debug_dtm_true:neorv32_debug_dtm_inst|tap_reg.dmi[8]                                                                                                                                   ; 0.013             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|sreg.mant[11] ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|sreg.mant[10]               ; 0.013             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.sreg[0]                                                                                                                                  ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|fifo.datas[0]                                                                                                                   ; 0.013             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.sreg[7]                                                                                                                                  ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|fifo.datas[7]                                                                                                                   ; 0.013             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.sreg[3]                                                                                                                                  ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|fifo.datas[3]                                                                                                                   ; 0.013             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.sreg[2]                                                                                                                                  ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|fifo.datas[2]                                                                                                                   ; 0.013             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.sreg[1]                                                                                                                                  ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|fifo.datas[1]                                                                                                                   ; 0.013             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 47 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "de0n-neorv32-sdram-direct"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/pll_sys_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] port File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/pll_sys_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -54 degrees (-1500 ps) for pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[1] port File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/pll_sys_altpll.v Line: 51
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332104): Reading SDC File: 'de0n-neorv32-sdram-direct.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]} {inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -54.00 -duty_cycle 50.00 -name {inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]} {inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111):   10.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]
Info (176353): Automatically promoted node pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/pll_sys_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_4) File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/pll_sys_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node neorv32_top:neorv32_top_inst|sys_rstn  File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 243
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|ctrl_engine.valid File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 344
        Info (176357): Destination node neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fu_conv_i2f.done File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 198
        Info (176357): Destination node neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.res_class[8] File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 248
        Info (176357): Destination node neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.res_class[9] File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 217
Info (176353): Automatically promoted node neorv32_top:neorv32_top_inst|rstn_gen[7]  File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 398
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node neorv32_top:neorv32_top_inst|sys_rstn File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd Line: 243
Info (176353): Automatically promoted node reset~0  File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/src/top.vhd Line: 390
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 72 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 36 register duplicates
Warning (15064): PLL "pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|pll1" output port clk[1] feeds output pin "SDRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/db/pll_sys_altpll.v Line: 51
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:13
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:09
Info (11888): Total time spent on timing analysis during the Fitter is 4.62 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Info (144001): Generated suppressed messages file /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/output_files/de0n-neorv32-sdram-direct.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1082 megabytes
    Info: Processing ended: Sat Apr  2 14:55:39 2022
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:08


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /mnt/5064E3264BEB0448/github/rubikscube/neorv32_sdram/neorv32-examples/de0-nano/test_prav_zvezan/de0n-neorv32-sdram-direct/hw/output_files/de0n-neorv32-sdram-direct.fit.smsg.


