# Serial-Peripheral-Interface
The project involves designing a Serial Peripheral Interface (SPI) module in Verilog for communication between a master and multiple slave devices involving verification using simple testbench and hardware debugging using VIO, ILA in Vivado
