#[doc = "Register `REGS_sec_enable_set_reg0` reader"]
pub type R = crate::R<RegsSecEnableSetReg0Spec>;
#[doc = "Register `REGS_sec_enable_set_reg0` writer"]
pub type W = crate::W<RegsSecEnableSetReg0Spec>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_MST_MCU_FROMMAIN_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_MCU_FROMMAIN_0_MST_BRIDGE_SRC_BUSECC_ENABLE_SET` reader - 0:0\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_src_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeSrcBuseccEnableSetR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_MST_MCU_FROMMAIN_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_MCU_FROMMAIN_0_MST_BRIDGE_SRC_BUSECC_ENABLE_SET` writer - 0:0\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_src_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeSrcBuseccEnableSetW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_MST_MCU_FROMMAIN_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_MCU_FROMMAIN_0_MST_BRIDGE_DST_BUSECC_ENABLE_SET` reader - 1:1\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_dst_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeDstBuseccEnableSetR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_MST_MCU_FROMMAIN_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_MCU_FROMMAIN_0_MST_BRIDGE_DST_BUSECC_ENABLE_SET` writer - 1:1\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_dst_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeDstBuseccEnableSetW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_ISLAVE_SAFETY_GASKET_MCU_0_CFG_P2P_BRIDGE_ISLAVE_SAFETY_GASKET_MCU_0_CFG_BRIDGE_BUSECC_ENABLE_SET` reader - 2:2\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Islave_safety_gasket_mcu_0_cfg_p2p_bridge_Islave_safety_gasket_mcu_0_cfg_bridge_busecc_pend"]
pub type Am64McuCbassCbassIslaveSafetyGasketMcu0CfgP2pBridgeIslaveSafetyGasketMcu0CfgBridgeBuseccEnableSetR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_ISLAVE_SAFETY_GASKET_MCU_0_CFG_P2P_BRIDGE_ISLAVE_SAFETY_GASKET_MCU_0_CFG_BRIDGE_BUSECC_ENABLE_SET` writer - 2:2\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Islave_safety_gasket_mcu_0_cfg_p2p_bridge_Islave_safety_gasket_mcu_0_cfg_bridge_busecc_pend"]
pub type Am64McuCbassCbassIslaveSafetyGasketMcu0CfgP2pBridgeIslaveSafetyGasketMcu0CfgBridgeBuseccEnableSetW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET` reader - 3:3\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_p2p_bridge_Iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend"]
pub type Am64McuCbassCbassIam64McuCbassCbassMcu0CbassErrSlvP2pBridgeIam64McuCbassCbassMcu0CbassErrSlvBridgeBuseccEnableSetR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET` writer - 3:3\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_p2p_bridge_Iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend"]
pub type Am64McuCbassCbassIam64McuCbassCbassMcu0CbassErrSlvP2pBridgeIam64McuCbassCbassMcu0CbassErrSlvBridgeBuseccEnableSetW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET` reader - 4:4\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_src_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeSrcBuseccEnableSetR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET` writer - 4:4\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_src_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeSrcBuseccEnableSetW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_BRIDGE_DST_BUSECC_ENABLE_SET` reader - 5:5\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_dst_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeDstBuseccEnableSetR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_BRIDGE_DST_BUSECC_ENABLE_SET` writer - 5:5\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_dst_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeDstBuseccEnableSetW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_BRIDGE_REASSEMBLY_BUSECC_ENABLE_SET` reader - 6:6\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_reassembly_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeReassemblyBuseccEnableSetR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_BRIDGE_REASSEMBLY_BUSECC_ENABLE_SET` writer - 6:6\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_reassembly_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeReassemblyBuseccEnableSetW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET` reader - 7:7\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_0_pend"]
pub type Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc0EnableSetR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET` writer - 7:7\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_0_pend"]
pub type Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc0EnableSetW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET` reader - 8:8\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_1_pend"]
pub type Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc1EnableSetR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET` writer - 8:8\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_1_pend"]
pub type Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc1EnableSetW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET` reader - 9:9\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_2_pend"]
pub type Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc2EnableSetR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET` writer - 9:9\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_2_pend"]
pub type Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc2EnableSetW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET` reader - 10:10\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_3_pend"]
pub type Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc3EnableSetR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET` writer - 10:10\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_3_pend"]
pub type Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc3EnableSetW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_CBASS_DEFAULT_ERR_AM64_MCU_CBASS_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_SET` reader - 11:11\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_cbass_default_err_am64_mcu_cbass_cbass_cbass_default_err_edc_ctrl_busecc_pend"]
pub type Am64McuCbassCbassCbassDefaultErrAm64McuCbassCbassCbassDefaultErrEdcCtrlBuseccEnableSetR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_CBASS_DEFAULT_ERR_AM64_MCU_CBASS_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_SET` writer - 11:11\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_cbass_default_err_am64_mcu_cbass_cbass_cbass_default_err_edc_ctrl_busecc_pend"]
pub type Am64McuCbassCbassCbassDefaultErrAm64McuCbassCbassCbassDefaultErrEdcCtrlBuseccEnableSetW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET` reader - 12:12\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend"]
pub type Am64McuCbassCbassErrSlvP2pBridgeErrSlvBridgeBuseccEnableSetR = crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET` writer - 12:12\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend"]
pub type Am64McuCbassCbassErrSlvP2pBridgeErrSlvBridgeBuseccEnableSetW<'a, REG> =
    crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_ERR_SCR_AM64_MCU_CBASS_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_SET` reader - 13:13\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_err_scr_am64_mcu_cbass_cbass_err_scr_edc_ctrl_busecc_pend"]
pub type Am64McuCbassCbassErrScrAm64McuCbassCbassErrScrEdcCtrlBuseccEnableSetR = crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_ERR_SCR_AM64_MCU_CBASS_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_SET` writer - 13:13\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_err_scr_am64_mcu_cbass_cbass_err_scr_edc_ctrl_busecc_pend"]
pub type Am64McuCbassCbassErrScrAm64McuCbassCbassErrScrEdcCtrlBuseccEnableSetW<'a, REG> =
    crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_0_ENABLE_SET` reader - 14:14\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_MCU_SYSCLK0_4_clk_edc_ctrl_cbass_int_MCU_SYSCLK0_4_busecc_0_pend"]
pub type Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc0EnableSetR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_0_ENABLE_SET` writer - 14:14\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_MCU_SYSCLK0_4_clk_edc_ctrl_cbass_int_MCU_SYSCLK0_4_busecc_0_pend"]
pub type Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc0EnableSetW<'a, REG> =
    crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_1_ENABLE_SET` reader - 15:15\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_MCU_SYSCLK0_4_clk_edc_ctrl_cbass_int_MCU_SYSCLK0_4_busecc_1_pend"]
pub type Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc1EnableSetR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_1_ENABLE_SET` writer - 15:15\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_MCU_SYSCLK0_4_clk_edc_ctrl_cbass_int_MCU_SYSCLK0_4_busecc_1_pend"]
pub type Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc1EnableSetW<'a, REG> =
    crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_ENABLE_SET` reader - 16:16\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend"]
pub type Am64McuCbassCbassDmscSlvP2pBridgeDmscSlvBridgeBuseccEnableSetR = crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_ENABLE_SET` writer - 16:16\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend"]
pub type Am64McuCbassCbassDmscSlvP2pBridgeDmscSlvBridgeBuseccEnableSetW<'a, REG> =
    crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IBLAZAR_MCU_0_VBUSP_S_P2P_BRIDGE_IBLAZAR_MCU_0_VBUSP_S_BRIDGE_BUSECC_ENABLE_SET` reader - 17:17\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iblazar_mcu_0_vbusp_s_p2p_bridge_Iblazar_mcu_0_vbusp_s_bridge_busecc_pend"]
pub type Am64McuCbassCbassIblazarMcu0VbuspSP2pBridgeIblazarMcu0VbuspSBridgeBuseccEnableSetR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IBLAZAR_MCU_0_VBUSP_S_P2P_BRIDGE_IBLAZAR_MCU_0_VBUSP_S_BRIDGE_BUSECC_ENABLE_SET` writer - 17:17\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iblazar_mcu_0_vbusp_s_p2p_bridge_Iblazar_mcu_0_vbusp_s_bridge_busecc_pend"]
pub type Am64McuCbassCbassIblazarMcu0VbuspSP2pBridgeIblazarMcu0VbuspSBridgeBuseccEnableSetW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `ECCAGG_ENABLE_SET` reader - 18:18\\]
Interrupt Enable Set Register for eccagg_pend"]
pub type EccaggEnableSetR = crate::BitReader;
#[doc = "Field `ECCAGG_ENABLE_SET` writer - 18:18\\]
Interrupt Enable Set Register for eccagg_pend"]
pub type EccaggEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_src_busecc_pend"]
    #[inline(always)]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_src_busecc_enable_set (& self) -> Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeSrcBuseccEnableSetR{
        Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeSrcBuseccEnableSetR :: new ((self . bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_dst_busecc_pend"]
    #[inline(always)]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_dst_busecc_enable_set (& self) -> Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeDstBuseccEnableSetR{
        Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeDstBuseccEnableSetR :: new (((self . bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Islave_safety_gasket_mcu_0_cfg_p2p_bridge_Islave_safety_gasket_mcu_0_cfg_bridge_busecc_pend"]
    #[inline(always)]    pub fn am64_mcu_cbass_cbass_islave_safety_gasket_mcu_0_cfg_p2p_bridge_islave_safety_gasket_mcu_0_cfg_bridge_busecc_enable_set (& self) -> Am64McuCbassCbassIslaveSafetyGasketMcu0CfgP2pBridgeIslaveSafetyGasketMcu0CfgBridgeBuseccEnableSetR{
        Am64McuCbassCbassIslaveSafetyGasketMcu0CfgP2pBridgeIslaveSafetyGasketMcu0CfgBridgeBuseccEnableSetR :: new (((self . bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_p2p_bridge_Iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend"]
    #[inline(always)]    pub fn am64_mcu_cbass_cbass_iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_p2p_bridge_iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_bridge_busecc_enable_set (& self) -> Am64McuCbassCbassIam64McuCbassCbassMcu0CbassErrSlvP2pBridgeIam64McuCbassCbassMcu0CbassErrSlvBridgeBuseccEnableSetR{
        Am64McuCbassCbassIam64McuCbassCbassMcu0CbassErrSlvP2pBridgeIam64McuCbassCbassMcu0CbassErrSlvBridgeBuseccEnableSetR :: new (((self . bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_src_busecc_pend"]
    #[inline(always)]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_src_busecc_enable_set (& self) -> Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeSrcBuseccEnableSetR{
        Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeSrcBuseccEnableSetR :: new (((self . bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_dst_busecc_pend"]
    #[inline(always)]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_dst_busecc_enable_set (& self) -> Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeDstBuseccEnableSetR{
        Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeDstBuseccEnableSetR :: new (((self . bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_reassembly_busecc_pend"]
    #[inline(always)]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_reassembly_busecc_enable_set (& self) -> Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeReassemblyBuseccEnableSetR{
        Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeReassemblyBuseccEnableSetR :: new (((self . bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_0_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_0_enable_set(
        &self,
    ) -> Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc0EnableSetR
    {
        Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc0EnableSetR::new(
            ((self.bits >> 7) & 1) != 0,
        )
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_1_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_1_enable_set(
        &self,
    ) -> Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc1EnableSetR
    {
        Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc1EnableSetR::new(
            ((self.bits >> 8) & 1) != 0,
        )
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_2_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_2_enable_set(
        &self,
    ) -> Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc2EnableSetR
    {
        Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc2EnableSetR::new(
            ((self.bits >> 9) & 1) != 0,
        )
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_3_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_3_enable_set(
        &self,
    ) -> Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc3EnableSetR
    {
        Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc3EnableSetR::new(
            ((self.bits >> 10) & 1) != 0,
        )
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_cbass_default_err_am64_mcu_cbass_cbass_cbass_default_err_edc_ctrl_busecc_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_cbass_default_err_am64_mcu_cbass_cbass_cbass_default_err_edc_ctrl_busecc_enable_set(
        &self,
    ) -> Am64McuCbassCbassCbassDefaultErrAm64McuCbassCbassCbassDefaultErrEdcCtrlBuseccEnableSetR
    {
        Am64McuCbassCbassCbassDefaultErrAm64McuCbassCbassCbassDefaultErrEdcCtrlBuseccEnableSetR::new(
            ((self.bits >> 11) & 1) != 0,
        )
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_enable_set(
        &self,
    ) -> Am64McuCbassCbassErrSlvP2pBridgeErrSlvBridgeBuseccEnableSetR {
        Am64McuCbassCbassErrSlvP2pBridgeErrSlvBridgeBuseccEnableSetR::new(
            ((self.bits >> 12) & 1) != 0,
        )
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_err_scr_am64_mcu_cbass_cbass_err_scr_edc_ctrl_busecc_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_err_scr_am64_mcu_cbass_cbass_err_scr_edc_ctrl_busecc_enable_set(
        &self,
    ) -> Am64McuCbassCbassErrScrAm64McuCbassCbassErrScrEdcCtrlBuseccEnableSetR {
        Am64McuCbassCbassErrScrAm64McuCbassCbassErrScrEdcCtrlBuseccEnableSetR::new(
            ((self.bits >> 13) & 1) != 0,
        )
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_MCU_SYSCLK0_4_clk_edc_ctrl_cbass_int_MCU_SYSCLK0_4_busecc_0_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_0_enable_set(
        &self,
    ) -> Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc0EnableSetR {
        Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc0EnableSetR::new(
            ((self.bits >> 14) & 1) != 0,
        )
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_MCU_SYSCLK0_4_clk_edc_ctrl_cbass_int_MCU_SYSCLK0_4_busecc_1_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_1_enable_set(
        &self,
    ) -> Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc1EnableSetR {
        Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc1EnableSetR::new(
            ((self.bits >> 15) & 1) != 0,
        )
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_enable_set(
        &self,
    ) -> Am64McuCbassCbassDmscSlvP2pBridgeDmscSlvBridgeBuseccEnableSetR {
        Am64McuCbassCbassDmscSlvP2pBridgeDmscSlvBridgeBuseccEnableSetR::new(
            ((self.bits >> 16) & 1) != 0,
        )
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iblazar_mcu_0_vbusp_s_p2p_bridge_Iblazar_mcu_0_vbusp_s_bridge_busecc_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_iblazar_mcu_0_vbusp_s_p2p_bridge_iblazar_mcu_0_vbusp_s_bridge_busecc_enable_set(
        &self,
    ) -> Am64McuCbassCbassIblazarMcu0VbuspSP2pBridgeIblazarMcu0VbuspSBridgeBuseccEnableSetR {
        Am64McuCbassCbassIblazarMcu0VbuspSP2pBridgeIblazarMcu0VbuspSBridgeBuseccEnableSetR::new(
            ((self.bits >> 17) & 1) != 0,
        )
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Set Register for eccagg_pend"]
    #[inline(always)]
    pub fn eccagg_enable_set(&self) -> EccaggEnableSetR {
        EccaggEnableSetR::new(((self.bits >> 18) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_src_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_src_busecc_enable_set (& mut self) -> Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeSrcBuseccEnableSetW < RegsSecEnableSetReg0Spec >{
        Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeSrcBuseccEnableSetW :: new (self , 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_dst_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_dst_busecc_enable_set (& mut self) -> Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeDstBuseccEnableSetW < RegsSecEnableSetReg0Spec >{
        Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeDstBuseccEnableSetW :: new (self , 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Islave_safety_gasket_mcu_0_cfg_p2p_bridge_Islave_safety_gasket_mcu_0_cfg_bridge_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn am64_mcu_cbass_cbass_islave_safety_gasket_mcu_0_cfg_p2p_bridge_islave_safety_gasket_mcu_0_cfg_bridge_busecc_enable_set (& mut self) -> Am64McuCbassCbassIslaveSafetyGasketMcu0CfgP2pBridgeIslaveSafetyGasketMcu0CfgBridgeBuseccEnableSetW < RegsSecEnableSetReg0Spec >{
        Am64McuCbassCbassIslaveSafetyGasketMcu0CfgP2pBridgeIslaveSafetyGasketMcu0CfgBridgeBuseccEnableSetW :: new (self , 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_p2p_bridge_Iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn am64_mcu_cbass_cbass_iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_p2p_bridge_iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_bridge_busecc_enable_set (& mut self) -> Am64McuCbassCbassIam64McuCbassCbassMcu0CbassErrSlvP2pBridgeIam64McuCbassCbassMcu0CbassErrSlvBridgeBuseccEnableSetW < RegsSecEnableSetReg0Spec >{
        Am64McuCbassCbassIam64McuCbassCbassMcu0CbassErrSlvP2pBridgeIam64McuCbassCbassMcu0CbassErrSlvBridgeBuseccEnableSetW :: new (self , 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_src_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_src_busecc_enable_set (& mut self) -> Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeSrcBuseccEnableSetW < RegsSecEnableSetReg0Spec >{
        Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeSrcBuseccEnableSetW :: new (self , 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_dst_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_dst_busecc_enable_set (& mut self) -> Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeDstBuseccEnableSetW < RegsSecEnableSetReg0Spec >{
        Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeDstBuseccEnableSetW :: new (self , 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_reassembly_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_reassembly_busecc_enable_set (& mut self) -> Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeReassemblyBuseccEnableSetW < RegsSecEnableSetReg0Spec >{
        Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeReassemblyBuseccEnableSetW :: new (self , 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_0_enable_set(
        &mut self,
    ) -> Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc0EnableSetW<
        RegsSecEnableSetReg0Spec,
    > {
        Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc0EnableSetW::new(
            self, 7,
        )
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_1_enable_set(
        &mut self,
    ) -> Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc1EnableSetW<
        RegsSecEnableSetReg0Spec,
    > {
        Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc1EnableSetW::new(
            self, 8,
        )
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_2_enable_set(
        &mut self,
    ) -> Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc2EnableSetW<
        RegsSecEnableSetReg0Spec,
    > {
        Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc2EnableSetW::new(
            self, 9,
        )
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_3_enable_set(
        &mut self,
    ) -> Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc3EnableSetW<
        RegsSecEnableSetReg0Spec,
    > {
        Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc3EnableSetW::new(
            self, 10,
        )
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_cbass_default_err_am64_mcu_cbass_cbass_cbass_default_err_edc_ctrl_busecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_cbass_default_err_am64_mcu_cbass_cbass_cbass_default_err_edc_ctrl_busecc_enable_set(
        &mut self,
    ) -> Am64McuCbassCbassCbassDefaultErrAm64McuCbassCbassCbassDefaultErrEdcCtrlBuseccEnableSetW<
        RegsSecEnableSetReg0Spec,
    > {
        Am64McuCbassCbassCbassDefaultErrAm64McuCbassCbassCbassDefaultErrEdcCtrlBuseccEnableSetW::new(
            self, 11,
        )
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_enable_set(
        &mut self,
    ) -> Am64McuCbassCbassErrSlvP2pBridgeErrSlvBridgeBuseccEnableSetW<RegsSecEnableSetReg0Spec>
    {
        Am64McuCbassCbassErrSlvP2pBridgeErrSlvBridgeBuseccEnableSetW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_err_scr_am64_mcu_cbass_cbass_err_scr_edc_ctrl_busecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_err_scr_am64_mcu_cbass_cbass_err_scr_edc_ctrl_busecc_enable_set(
        &mut self,
    ) -> Am64McuCbassCbassErrScrAm64McuCbassCbassErrScrEdcCtrlBuseccEnableSetW<
        RegsSecEnableSetReg0Spec,
    > {
        Am64McuCbassCbassErrScrAm64McuCbassCbassErrScrEdcCtrlBuseccEnableSetW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_MCU_SYSCLK0_4_clk_edc_ctrl_cbass_int_MCU_SYSCLK0_4_busecc_0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_0_enable_set(
        &mut self,
    ) -> Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc0EnableSetW<
        RegsSecEnableSetReg0Spec,
    > {
        Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc0EnableSetW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_MCU_SYSCLK0_4_clk_edc_ctrl_cbass_int_MCU_SYSCLK0_4_busecc_1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_1_enable_set(
        &mut self,
    ) -> Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc1EnableSetW<
        RegsSecEnableSetReg0Spec,
    > {
        Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc1EnableSetW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_enable_set(
        &mut self,
    ) -> Am64McuCbassCbassDmscSlvP2pBridgeDmscSlvBridgeBuseccEnableSetW<RegsSecEnableSetReg0Spec>
    {
        Am64McuCbassCbassDmscSlvP2pBridgeDmscSlvBridgeBuseccEnableSetW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Set Register for am64_mcu_cbass_cbass_Iblazar_mcu_0_vbusp_s_p2p_bridge_Iblazar_mcu_0_vbusp_s_bridge_busecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_iblazar_mcu_0_vbusp_s_p2p_bridge_iblazar_mcu_0_vbusp_s_bridge_busecc_enable_set(
        &mut self,
    ) -> Am64McuCbassCbassIblazarMcu0VbuspSP2pBridgeIblazarMcu0VbuspSBridgeBuseccEnableSetW<
        RegsSecEnableSetReg0Spec,
    > {
        Am64McuCbassCbassIblazarMcu0VbuspSP2pBridgeIblazarMcu0VbuspSBridgeBuseccEnableSetW::new(
            self, 17,
        )
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Set Register for eccagg_pend"]
    #[inline(always)]
    #[must_use]
    pub fn eccagg_enable_set(&mut self) -> EccaggEnableSetW<RegsSecEnableSetReg0Spec> {
        EccaggEnableSetW::new(self, 18)
    }
}
#[doc = "Interrupt Enable Set Register 0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`regs_sec_enable_set_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`regs_sec_enable_set_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct RegsSecEnableSetReg0Spec;
impl crate::RegisterSpec for RegsSecEnableSetReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`regs_sec_enable_set_reg0::R`](R) reader structure"]
impl crate::Readable for RegsSecEnableSetReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`regs_sec_enable_set_reg0::W`](W) writer structure"]
impl crate::Writable for RegsSecEnableSetReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets REGS_sec_enable_set_reg0 to value 0"]
impl crate::Resettable for RegsSecEnableSetReg0Spec {
    const RESET_VALUE: u32 = 0;
}
