<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="controller/testbench/controller_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_rsp_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_rsp_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_001" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_001" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_cmd_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_001" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_001" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_id_router_003.sv"
   type="SYSTEM_VERILOG"
   library="id_router_003" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_id_router_001.sv"
   type="SYSTEM_VERILOG"
   library="id_router_001" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_addr_router_001.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_001" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_jtag_debug_module_translator" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_instruction_master_translator" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_ign_en.v"
   type="VERILOG"
   library="ign_en" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_boost.v"
   type="VERILOG"
   library="boost" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_warning_en.v"
   type="VERILOG"
   library="warning_en" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_command_en.v"
   type="VERILOG"
   library="command_en" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_system_status.v"
   type="VERILOG"
   library="system_status" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_disp_en_brightness.v"
   type="VERILOG"
   library="disp_en_brightness" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_command_rx.v"
   type="VERILOG"
   library="command_rx" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_command_tx.v"
   type="VERILOG"
   library="command_tx" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_iram.hex"
   type="HEX"
   library="iram" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_iram.v"
   type="VERILOG"
   library="iram" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_sysid_c001.vo"
   type="VERILOG"
   library="sysid_c001" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_dram.hex"
   type="HEX"
   library="dram" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_dram.v"
   type="VERILOG"
   library="dram" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0.sdc"
   type="SDC"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0_jtag_debug_module_tck.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0_nios2_waves.do"
   type="OTHER"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0_ociram_default_contents.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0_ociram_default_contents.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0_ociram_default_contents.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0_oci_test_bench.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0_rf_ram_a.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0_rf_ram_a.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0_rf_ram_a.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0_rf_ram_b.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0_rf_ram_b.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0_rf_ram_b.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2_qsys_0_test_bench.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0008.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_ign_en_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0007.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_boost_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0006.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_warning_en_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0005.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_command_en_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0004.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_system_status_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0003.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_disp_en_brightness_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_command_rx_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_command_tx_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_clk_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller.v"
   type="VERILOG"
   library="controller_inst" />
 <file
   path="controller/testbench/controller_tb/simulation/controller_tb.v"
   type="VERILOG" />
 <topLevel name="controller_tb" />
 <deviceFamily name="cycloneiii" />
 <modelMap
   controllerPath="controller_tb.controller_inst.dram"
   modelPath="controller_tb.controller_inst.dram" />
 <modelMap
   controllerPath="controller_tb.controller_inst.iram"
   modelPath="controller_tb.controller_inst.iram" />
</simPackage>
