// Seed: 4028092494
module module_0;
  genvar id_1, id_2;
  module_2 modCall_1 (id_2);
endmodule
module module_1 (
    input tri0 id_0
);
  assign id_2 = 1'b0;
  assign id_3 = -1'b0;
  wor id_4 = id_4;
  always begin : LABEL_0
    id_2 <= 1;
  end
  assign id_3.id_3 = id_0;
  wire id_5;
  wire id_6;
  wire id_7, id_8, id_9;
  assign id_4 = -1 > id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  always $display(id_1, -1, -1);
endmodule
