<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p398" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_398{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_398{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_398{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4_398{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#t5_398{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#t6_398{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t7_398{left:69px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t8_398{left:69px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t9_398{left:69px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ta_398{left:69px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tb_398{left:69px;bottom:964px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_398{left:69px;bottom:941px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#td_398{left:69px;bottom:924px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#te_398{left:69px;bottom:907px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_398{left:69px;bottom:891px;letter-spacing:-0.13px;word-spacing:-0.79px;}
#tg_398{left:168px;bottom:891px;letter-spacing:-0.17px;}
#th_398{left:236px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#ti_398{left:69px;bottom:874px;letter-spacing:-0.12px;word-spacing:-0.7px;}
#tj_398{left:127px;bottom:874px;letter-spacing:-0.15px;}
#tk_398{left:202px;bottom:874px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tl_398{left:69px;bottom:857px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tm_398{left:69px;bottom:834px;letter-spacing:-0.13px;word-spacing:-0.55px;}
#tn_398{left:69px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_398{left:69px;bottom:800px;letter-spacing:-0.12px;word-spacing:-0.44px;}
#tp_398{left:186px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_398{left:281px;bottom:800px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tr_398{left:69px;bottom:784px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ts_398{left:69px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_398{left:69px;bottom:750px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tu_398{left:69px;bottom:726px;letter-spacing:-0.17px;word-spacing:-0.95px;}
#tv_398{left:69px;bottom:709px;letter-spacing:-0.16px;}
#tw_398{left:69px;bottom:650px;letter-spacing:0.13px;}
#tx_398{left:151px;bottom:650px;letter-spacing:0.15px;word-spacing:0.01px;}
#ty_398{left:69px;bottom:628px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_398{left:69px;bottom:605px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t10_398{left:69px;bottom:588px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t11_398{left:69px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_398{left:69px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_398{left:69px;bottom:538px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#t14_398{left:69px;bottom:521px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t15_398{left:69px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t16_398{left:69px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t17_398{left:69px;bottom:470px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#t18_398{left:69px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t19_398{left:69px;bottom:437px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1a_398{left:69px;bottom:414px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t1b_398{left:69px;bottom:397px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1c_398{left:69px;bottom:380px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t1d_398{left:69px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_398{left:69px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t1f_398{left:69px;bottom:324px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_398{left:69px;bottom:307px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#t1h_398{left:69px;bottom:290px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#t1i_398{left:69px;bottom:273px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1j_398{left:69px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1k_398{left:69px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1l_398{left:69px;bottom:217px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#t1m_398{left:69px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1n_398{left:69px;bottom:183px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1o_398{left:69px;bottom:160px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1p_398{left:69px;bottom:143px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1q_398{left:69px;bottom:127px;letter-spacing:-0.14px;word-spacing:-0.88px;}

.s1_398{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_398{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_398{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_398{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s5_398{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts398" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg398Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg398" style="-webkit-user-select: none;"><object width="935" height="1210" data="398/398.svg" type="image/svg+xml" id="pdf398" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_398" class="t s1_398">16-2 </span><span id="t2_398" class="t s1_398">Vol. 1 </span>
<span id="t3_398" class="t s2_398">PROGRAMMING WITH INTEL® TRANSACTIONAL SYNCHRONIZATION EXTENSIONS </span>
<span id="t4_398" class="t s3_398">Programmers who would like to run Intel TSX-enabled software on legacy hardware would use the HLE interface to </span>
<span id="t5_398" class="t s3_398">implement lock elision. On the other hand, programmers who do not have legacy hardware requirements and who </span>
<span id="t6_398" class="t s3_398">deal with more complex locking primitives would use the RTM software interface of Intel TSX to implement lock </span>
<span id="t7_398" class="t s3_398">elision. In the latter case when using new instructions, the programmer must always provide a non-transactional </span>
<span id="t8_398" class="t s3_398">path (which would have code to eventually acquire the lock being elided) to execute following a transactional abort </span>
<span id="t9_398" class="t s3_398">and must not rely on the transactional execution alone. </span>
<span id="ta_398" class="t s3_398">Intel TSX provides the XTEST instruction to test whether a logical processor is executing transactionally, and the </span>
<span id="tb_398" class="t s3_398">XABORT instruction to abort a transactional region. </span>
<span id="tc_398" class="t s3_398">A processor can perform a transactional abort for numerous reasons. A primary cause is due to conflicting accesses </span>
<span id="td_398" class="t s3_398">between the transactionally executing logical processor and another logical processor. Such conflicting accesses </span>
<span id="te_398" class="t s3_398">may prevent a successful transactional execution. Memory addresses read from within a transactional region </span>
<span id="tf_398" class="t s3_398">constitute the </span><span id="tg_398" class="t s4_398">read-set </span><span id="th_398" class="t s3_398">of the transactional region and addresses written to within the transactional region consti- </span>
<span id="ti_398" class="t s3_398">tute the </span><span id="tj_398" class="t s4_398">write-set </span><span id="tk_398" class="t s3_398">of the transactional region. Intel TSX maintains the read- and write-sets at the granularity of a </span>
<span id="tl_398" class="t s3_398">cache line. </span>
<span id="tm_398" class="t s3_398">A conflicting data access occurs if another logical processor either reads a location that is part of the transactional </span>
<span id="tn_398" class="t s3_398">region’s write-set or writes a location that is a part of either the read- or write-set of the transactional region. We </span>
<span id="to_398" class="t s3_398">refer to this as a </span><span id="tp_398" class="t s4_398">data conflict</span><span id="tq_398" class="t s3_398">. Since Intel TSX detects data conflicts at the granularity of a cache line, unrelated </span>
<span id="tr_398" class="t s3_398">data locations placed in the same cache line will be detected as conflicts. Transactional aborts may also occur due </span>
<span id="ts_398" class="t s3_398">to limited transactional resources. For example, the amount of data accessed in the region may exceed an imple- </span>
<span id="tt_398" class="t s3_398">mentation-specific capacity. Additionally, some instructions and system events may cause transactional aborts. </span>
<span id="tu_398" class="t s3_398">Additionally, Intel TSX provides the XSUSLDTRK and XRESLDTRK instructions to suspend and resume load address </span>
<span id="tv_398" class="t s3_398">tracking. </span>
<span id="tw_398" class="t s5_398">16.2.1 </span><span id="tx_398" class="t s5_398">HLE Software Interface </span>
<span id="ty_398" class="t s3_398">HLE provides two instruction prefix hints: XACQUIRE and XRELEASE. </span>
<span id="tz_398" class="t s3_398">The programmer uses the XACQUIRE prefix in front of the instruction that is used to acquire the lock that is </span>
<span id="t10_398" class="t s3_398">protecting the critical section. The processor treats the indication as a hint to elide the write associated with the </span>
<span id="t11_398" class="t s3_398">lock acquire operation. Even though the lock acquire has an associated write operation to the lock, the processor </span>
<span id="t12_398" class="t s3_398">does not add the address of the lock to the transactional region’s write-set nor does it issue any write requests to </span>
<span id="t13_398" class="t s3_398">the lock. Instead, the address of the lock is added to the read-set. The logical processor enters transactional execu- </span>
<span id="t14_398" class="t s3_398">tion. If the lock was available before the XACQUIRE prefixed instruction, all other processors will continue to see it </span>
<span id="t15_398" class="t s3_398">as available afterwards. Since the transactionally executing logical processor neither added the address of the lock </span>
<span id="t16_398" class="t s3_398">to its write-set nor performed externally visible write operations to it, other logical processors can read the lock </span>
<span id="t17_398" class="t s3_398">without causing a data conflict. This allows other logical processors to also enter and concurrently execute the crit- </span>
<span id="t18_398" class="t s3_398">ical section protected by the lock. The processor automatically detects any data conflicts that occur during the </span>
<span id="t19_398" class="t s3_398">transactional execution and will perform a transactional abort if necessary. </span>
<span id="t1a_398" class="t s3_398">Even though the eliding processor did not perform any external write operations to the lock, the hardware ensures </span>
<span id="t1b_398" class="t s3_398">program order of operations on the lock. If the eliding processor itself reads the value of the lock in the critical </span>
<span id="t1c_398" class="t s3_398">section, it will appear as if the processor had acquired the lock, i.e., the read will return the non-elided value. This </span>
<span id="t1d_398" class="t s3_398">behavior makes an HLE execution functionally equivalent to an execution without the HLE prefixes. </span>
<span id="t1e_398" class="t s3_398">The programmer uses the XRELEASE prefix in front of the instruction that is used to release the lock protecting the </span>
<span id="t1f_398" class="t s3_398">critical section. This involves a write to the lock. If the instruction is restoring the value of the lock to the value it </span>
<span id="t1g_398" class="t s3_398">had prior to the XACQUIRE prefixed lock acquire operation on the same lock, then the processor elides the external </span>
<span id="t1h_398" class="t s3_398">write request associated with the release of the lock and does not add the address of the lock to the write-set. The </span>
<span id="t1i_398" class="t s3_398">processor then attempts to commit the transactional execution. </span>
<span id="t1j_398" class="t s3_398">With HLE, if multiple threads execute critical sections protected by the same lock but they do not perform any </span>
<span id="t1k_398" class="t s3_398">conflicting operations on each other’s data, then the threads can execute concurrently and without serialization. </span>
<span id="t1l_398" class="t s3_398">Even though the software uses lock acquisition operations on a common lock, the hardware recognizes this, elides </span>
<span id="t1m_398" class="t s3_398">the lock, and executes the critical sections on the two threads without requiring any communication through the </span>
<span id="t1n_398" class="t s3_398">lock — if such communication was dynamically unnecessary. </span>
<span id="t1o_398" class="t s3_398">If the processor is unable to execute the region transactionally, it will execute the region non-transactionally and </span>
<span id="t1p_398" class="t s3_398">without elision. HLE enabled software has the same forward progress guarantees as the underlying non-HLE lock- </span>
<span id="t1q_398" class="t s3_398">based execution. For successful HLE execution, the lock and the critical section code must follow certain guidelines </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
