// Seed: 1888506737
module module_0 (
    input supply1 id_0
);
  wire id_2;
  assign id_2 = id_2;
  assign module_3.id_11 = 0;
  tri1 id_3, id_4;
  assign id_3 = 1'b0;
  assign module_1.type_4 = 0;
  tri1 id_5;
  assign id_5 = 1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1,
    input  wire id_2
);
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    output tri0 id_0,
    input  wire id_1,
    output wand id_2
);
  module_0 modCall_1 (id_1);
endmodule
module module_3 (
    output supply1 id_0,
    input wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri1 id_5,
    output tri1 id_6,
    output tri void id_7,
    input uwire id_8,
    output supply1 id_9,
    input tri id_10,
    input wor id_11
);
  wire id_13;
  wire id_14, id_15;
  and primCall (id_0, id_14, id_4, id_3, id_15, id_13, id_10, id_11, id_1);
  module_0 modCall_1 (id_8);
endmodule
