Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Apr 22 11:08:22 2025
| Host         : SUNY-ITS003008 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file chainBlink_timing_summary_routed.rpt -pb chainBlink_timing_summary_routed.pb -rpx chainBlink_timing_summary_routed.rpx -warn_on_violation
| Design       : chainBlink
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   22          
TIMING-20  Warning   Non-clocked latch               7           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: cNumber_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cNumber_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cNumber_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.807        0.000                      0                  190        0.130        0.000                      0                  190        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.807        0.000                      0                  190        0.130        0.000                      0                  190        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.416ns (23.954%)  route 4.495ns (76.046%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  state_reg[12]/Q
                         net (fo=9, routed)           1.068     6.673    sel0[12]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.153     6.826 f  num[3]_i_2/O
                         net (fo=7, routed)           0.546     7.372    num[3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.331     7.702 r  state[15]_i_3/O
                         net (fo=4, routed)           1.004     8.706    state[15]_i_3_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.148     8.854 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     9.958    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328    10.286 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.774    11.060    LED[15]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  num_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  num_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y30          FDRE (Setup_fdre_C_CE)      -0.205    14.867    num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.416ns (23.954%)  route 4.495ns (76.046%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  state_reg[12]/Q
                         net (fo=9, routed)           1.068     6.673    sel0[12]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.153     6.826 f  num[3]_i_2/O
                         net (fo=7, routed)           0.546     7.372    num[3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.331     7.702 r  state[15]_i_3/O
                         net (fo=4, routed)           1.004     8.706    state[15]_i_3_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.148     8.854 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     9.958    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328    10.286 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.774    11.060    LED[15]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  num_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  num_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y30          FDRE (Setup_fdre_C_CE)      -0.205    14.867    num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 1.416ns (24.053%)  route 4.471ns (75.947%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  state_reg[12]/Q
                         net (fo=9, routed)           1.068     6.673    sel0[12]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.153     6.826 f  num[3]_i_2/O
                         net (fo=7, routed)           0.546     7.372    num[3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.331     7.702 r  state[15]_i_3/O
                         net (fo=4, routed)           1.004     8.706    state[15]_i_3_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.148     8.854 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     9.958    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328    10.286 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.749    11.035    LED[15]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  LED_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  LED_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y30          FDRE (Setup_fdre_C_CE)      -0.169    14.919    LED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 1.416ns (24.342%)  route 4.401ns (75.658%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  state_reg[12]/Q
                         net (fo=9, routed)           1.068     6.673    sel0[12]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.153     6.826 f  num[3]_i_2/O
                         net (fo=7, routed)           0.546     7.372    num[3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.331     7.702 r  state[15]_i_3/O
                         net (fo=4, routed)           1.004     8.706    state[15]_i_3_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.148     8.854 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     9.958    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328    10.286 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.679    10.965    LED[15]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  LED_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  LED_reg[11]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y30          FDRE (Setup_fdre_C_CE)      -0.205    14.867    LED_reg[11]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 1.416ns (24.342%)  route 4.401ns (75.658%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  state_reg[12]/Q
                         net (fo=9, routed)           1.068     6.673    sel0[12]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.153     6.826 f  num[3]_i_2/O
                         net (fo=7, routed)           0.546     7.372    num[3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.331     7.702 r  state[15]_i_3/O
                         net (fo=4, routed)           1.004     8.706    state[15]_i_3_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.148     8.854 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     9.958    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328    10.286 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.679    10.965    LED[15]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  LED_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  LED_reg[9]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y30          FDRE (Setup_fdre_C_CE)      -0.205    14.867    LED_reg[9]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 1.416ns (24.342%)  route 4.401ns (75.658%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  state_reg[12]/Q
                         net (fo=9, routed)           1.068     6.673    sel0[12]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.153     6.826 f  num[3]_i_2/O
                         net (fo=7, routed)           0.546     7.372    num[3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.331     7.702 r  state[15]_i_3/O
                         net (fo=4, routed)           1.004     8.706    state[15]_i_3_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.148     8.854 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     9.958    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328    10.286 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.679    10.965    LED[15]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  num_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  num_reg[4]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y30          FDRE (Setup_fdre_C_CE)      -0.205    14.867    num_reg[4]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.416ns (24.543%)  route 4.353ns (75.457%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  state_reg[12]/Q
                         net (fo=9, routed)           1.068     6.673    sel0[12]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.153     6.826 f  num[3]_i_2/O
                         net (fo=7, routed)           0.546     7.372    num[3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.331     7.702 r  state[15]_i_3/O
                         net (fo=4, routed)           1.004     8.706    state[15]_i_3_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.148     8.854 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     9.958    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328    10.286 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.632    10.918    LED[15]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  LED_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.846    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  LED_reg[6]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.866    LED_reg[6]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.416ns (24.543%)  route 4.353ns (75.457%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  state_reg[12]/Q
                         net (fo=9, routed)           1.068     6.673    sel0[12]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.153     6.826 f  num[3]_i_2/O
                         net (fo=7, routed)           0.546     7.372    num[3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.331     7.702 r  state[15]_i_3/O
                         net (fo=4, routed)           1.004     8.706    state[15]_i_3_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.148     8.854 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     9.958    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328    10.286 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.632    10.918    LED[15]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.846    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  num_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.866    num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.416ns (24.570%)  route 4.347ns (75.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  state_reg[12]/Q
                         net (fo=9, routed)           1.068     6.673    sel0[12]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.153     6.826 f  num[3]_i_2/O
                         net (fo=7, routed)           0.546     7.372    num[3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.331     7.702 r  state[15]_i_3/O
                         net (fo=4, routed)           1.004     8.706    state[15]_i_3_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.148     8.854 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     9.958    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328    10.286 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.625    10.911    LED[15]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  LED_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  LED_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y30          FDRE (Setup_fdre_C_CE)      -0.205    14.883    LED_reg[10]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.416ns (24.570%)  route 4.347ns (75.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  state_reg[12]/Q
                         net (fo=9, routed)           1.068     6.673    sel0[12]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.153     6.826 f  num[3]_i_2/O
                         net (fo=7, routed)           0.546     7.372    num[3]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.331     7.702 r  state[15]_i_3/O
                         net (fo=4, routed)           1.004     8.706    state[15]_i_3_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.148     8.854 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     9.958    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328    10.286 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.625    10.911    LED[15]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  LED_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  LED_reg[12]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y30          FDRE (Setup_fdre_C_CE)      -0.205    14.883    LED_reg[12]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  3.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.355%)  route 0.078ns (29.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  state_reg[5]/Q
                         net (fo=14, routed)          0.078     1.689    sel0[5]
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.734 r  state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.734    state[4]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  state_reg[4]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121     1.603    state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.367%)  route 0.071ns (27.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  LED_reg[15]/Q
                         net (fo=2, routed)           0.071     1.681    LED_OBUF[15]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.045     1.726 r  state[15]_i_2/O
                         net (fo=1, routed)           0.000     1.726    state[15]_i_2_n_0
    SLICE_X4Y31          FDRE                                         r  state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  state_reg[15]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.092     1.574    state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cNumber_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.320%)  route 0.133ns (41.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  num_reg[2]/Q
                         net (fo=4, routed)           0.133     1.742    num_reg_n_0_[2]
    SLICE_X6Y30          LUT6 (Prop_lut6_I2_O)        0.045     1.787 r  cNumber[1]_i_1/O
                         net (fo=1, routed)           0.000     1.787    cNumber[1]
    SLICE_X6Y30          FDRE                                         r  cNumber_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  cNumber_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121     1.603    cNumber_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.217%)  route 0.140ns (49.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  state_reg[10]/Q
                         net (fo=10, routed)          0.140     1.750    sel0[10]
    SLICE_X3Y30          FDRE                                         r  LED_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  LED_reg[10]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.075     1.559    LED_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.808%)  route 0.154ns (52.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  state_reg[6]/Q
                         net (fo=10, routed)          0.154     1.763    sel0[6]
    SLICE_X4Y28          FDRE                                         r  LED_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  LED_reg[6]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.070     1.571    LED_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.174%)  route 0.171ns (54.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  state_reg[13]/Q
                         net (fo=13, routed)          0.171     1.783    sel0[13]
    SLICE_X5Y31          FDRE                                         r  LED_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  LED_reg[13]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.070     1.574    LED_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.185%)  route 0.157ns (45.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  state_reg[7]/Q
                         net (fo=10, routed)          0.157     1.767    sel0[7]
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.812    state[8]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  state_reg[8]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121     1.603    state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.320%)  route 0.170ns (47.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  state_reg[2]/Q
                         net (fo=10, routed)          0.170     1.779    sel0[2]
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.824    state[3]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  state_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121     1.604    state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.955%)  route 0.166ns (54.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  state_reg[9]/Q
                         net (fo=11, routed)          0.166     1.774    sel0[9]
    SLICE_X5Y30          FDRE                                         r  LED_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  LED_reg[9]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.066     1.548    LED_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cNumber_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.508%)  route 0.182ns (49.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  num_reg[4]/Q
                         net (fo=4, routed)           0.182     1.791    num_reg_n_0_[4]
    SLICE_X6Y30          LUT6 (Prop_lut6_I2_O)        0.045     1.836 r  cNumber[3]_i_1/O
                         net (fo=1, routed)           0.000     1.836    cNumber[3]
    SLICE_X6Y30          FDRE                                         r  cNumber_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  cNumber_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121     1.603    cNumber_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y28    FSM_sequential_digit_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y28    FSM_sequential_digit_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y28    LED_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    LED_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    LED_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    LED_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31    LED_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31    LED_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31    LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    FSM_sequential_digit_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    FSM_sequential_digit_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    FSM_sequential_digit_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    FSM_sequential_digit_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    LED_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    FSM_sequential_digit_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    FSM_sequential_digit_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    FSM_sequential_digit_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    FSM_sequential_digit_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    LED_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    LED_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    LED_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    LED_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    LED_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.235ns  (logic 4.298ns (52.199%)  route 3.936ns (47.801%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          LDCE                         0.000     0.000 r  seg_reg[6]/G
    SLICE_X7Y30          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  seg_reg[6]/Q
                         net (fo=1, routed)           3.936     4.703    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.235 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.235    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 4.271ns (53.230%)  route 3.753ns (46.770%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          LDCE                         0.000     0.000 r  seg_reg[5]/G
    SLICE_X7Y30          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  seg_reg[5]/Q
                         net (fo=1, routed)           3.753     4.520    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.024 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.024    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 4.302ns (53.616%)  route 3.722ns (46.384%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          LDCE                         0.000     0.000 r  seg_reg[2]/G
    SLICE_X7Y29          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  seg_reg[2]/Q
                         net (fo=1, routed)           3.722     4.489    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.024 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.024    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.005ns  (logic 4.287ns (53.553%)  route 3.718ns (46.447%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          LDCE                         0.000     0.000 r  seg_reg[4]/G
    SLICE_X7Y30          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  seg_reg[4]/Q
                         net (fo=1, routed)           3.718     4.485    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.005 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.005    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.928ns  (logic 4.278ns (53.954%)  route 3.651ns (46.046%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          LDCE                         0.000     0.000 r  seg_reg[0]/G
    SLICE_X7Y29          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  seg_reg[0]/Q
                         net (fo=1, routed)           3.651     4.418    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.928 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.928    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.825ns  (logic 4.296ns (54.902%)  route 3.529ns (45.098%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          LDCE                         0.000     0.000 r  seg_reg[1]/G
    SLICE_X7Y29          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  seg_reg[1]/Q
                         net (fo=1, routed)           3.529     4.296    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.825 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.825    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.366ns  (logic 4.303ns (58.414%)  route 3.063ns (41.586%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          LDCE                         0.000     0.000 r  seg_reg[3]/G
    SLICE_X7Y29          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  seg_reg[3]/Q
                         net (fo=1, routed)           3.063     3.830    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.366 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.366    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.461ns (58.916%)  route 1.019ns (41.084%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          LDCE                         0.000     0.000 r  seg_reg[3]/G
    SLICE_X7Y29          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  seg_reg[3]/Q
                         net (fo=1, routed)           1.019     1.244    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.481 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.481    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.775ns  (logic 1.455ns (52.433%)  route 1.320ns (47.567%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          LDCE                         0.000     0.000 r  seg_reg[1]/G
    SLICE_X7Y29          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  seg_reg[1]/Q
                         net (fo=1, routed)           1.320     1.545    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.775 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.775    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.437ns (51.360%)  route 1.361ns (48.640%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          LDCE                         0.000     0.000 r  seg_reg[0]/G
    SLICE_X7Y29          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  seg_reg[0]/Q
                         net (fo=1, routed)           1.361     1.586    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.797 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.797    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.841ns  (logic 1.446ns (50.894%)  route 1.395ns (49.106%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          LDCE                         0.000     0.000 r  seg_reg[4]/G
    SLICE_X7Y30          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  seg_reg[4]/Q
                         net (fo=1, routed)           1.395     1.620    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.841 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.841    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.431ns (49.991%)  route 1.431ns (50.009%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          LDCE                         0.000     0.000 r  seg_reg[5]/G
    SLICE_X7Y30          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  seg_reg[5]/Q
                         net (fo=1, routed)           1.431     1.656    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.862 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.862    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.867ns  (logic 1.461ns (50.962%)  route 1.406ns (49.038%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          LDCE                         0.000     0.000 r  seg_reg[2]/G
    SLICE_X7Y29          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  seg_reg[2]/Q
                         net (fo=1, routed)           1.406     1.631    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.867 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.867    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.954ns  (logic 1.457ns (49.339%)  route 1.496ns (50.661%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          LDCE                         0.000     0.000 r  seg_reg[6]/G
    SLICE_X7Y30          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  seg_reg[6]/Q
                         net (fo=1, routed)           1.496     1.721    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.954 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.954    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.024ns  (logic 3.977ns (44.076%)  route 5.047ns (55.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  LED_reg[15]/Q
                         net (fo=2, routed)           5.047    10.648    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.169 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.169    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.730ns  (logic 3.963ns (45.398%)  route 4.767ns (54.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  LED_reg[13]/Q
                         net (fo=2, routed)           4.767    10.368    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.876 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.876    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.605ns  (logic 3.974ns (46.184%)  route 4.631ns (53.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  LED_reg[12]/Q
                         net (fo=2, routed)           4.631    10.234    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.752 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.752    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.295ns  (logic 3.971ns (47.875%)  route 4.324ns (52.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  LED_reg[14]/Q
                         net (fo=2, routed)           4.324     9.925    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.441 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.441    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.801ns  (logic 4.119ns (52.804%)  route 3.682ns (47.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  LED_reg[10]/Q
                         net (fo=2, routed)           3.682     9.248    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.700    12.949 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.949    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 placement_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            placement[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 4.102ns (52.614%)  route 3.695ns (47.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  placement_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  placement_reg[3]/Q
                         net (fo=1, routed)           3.695     9.256    placement_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.683    12.939 r  placement_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.939    placement[3]
    W4                                                                r  placement[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 placement_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            placement[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.668ns  (logic 4.175ns (54.450%)  route 3.493ns (45.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  placement_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.478     5.622 r  placement_reg[2]/Q
                         net (fo=1, routed)           3.493     9.115    placement_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.697    12.812 r  placement_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.812    placement[2]
    V4                                                                r  placement[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.640ns  (logic 3.964ns (51.890%)  route 3.675ns (48.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  LED_reg[9]/Q
                         net (fo=2, routed)           3.675     9.276    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.784 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.784    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.559ns  (logic 3.960ns (52.383%)  route 3.599ns (47.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  LED_reg[11]/Q
                         net (fo=2, routed)           3.599     9.200    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.703 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.703    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 placement_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            placement[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.537ns  (logic 4.093ns (54.310%)  route 3.443ns (45.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  placement_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  placement_reg[1]/Q
                         net (fo=1, routed)           3.443     9.005    placement_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.674    12.679 r  placement_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.679    placement[1]
    U4                                                                r  placement[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cNumber_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  cNumber_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  cNumber_reg[2]/Q
                         net (fo=8, routed)           0.105     1.737    cNumber_reg_n_0_[2]
    SLICE_X7Y30          LUT4 (Prop_lut4_I3_O)        0.045     1.782 r  seg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.782    seg_reg[4]_i_1_n_0
    SLICE_X7Y30          LDCE                                         r  seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cNumber_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  cNumber_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     1.632 f  cNumber_reg[2]/Q
                         net (fo=8, routed)           0.106     1.738    cNumber_reg_n_0_[2]
    SLICE_X7Y30          LUT4 (Prop_lut4_I1_O)        0.045     1.783 r  seg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.783    seg_reg[5]_i_1_n_0
    SLICE_X7Y30          LDCE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cNumber_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.532%)  route 0.155ns (45.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  cNumber_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cNumber_reg[0]/Q
                         net (fo=7, routed)           0.155     1.762    cNumber_reg_n_0_[0]
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.045     1.807 r  seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.807    seg_reg[0]_i_1_n_0
    SLICE_X7Y29          LDCE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cNumber_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.372%)  route 0.156ns (45.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  cNumber_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cNumber_reg[0]/Q
                         net (fo=7, routed)           0.156     1.763    cNumber_reg_n_0_[0]
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.045     1.808 r  seg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    seg_reg[1]_i_1_n_0
    SLICE_X7Y29          LDCE                                         r  seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cNumber_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.212ns (38.911%)  route 0.333ns (61.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  cNumber_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  cNumber_reg[2]/Q
                         net (fo=8, routed)           0.105     1.737    cNumber_reg_n_0_[2]
    SLICE_X7Y30          LUT4 (Prop_lut4_I1_O)        0.048     1.785 r  seg_reg[6]_i_1/O
                         net (fo=1, routed)           0.227     2.013    seg_reg[6]_i_1_n_0
    SLICE_X7Y30          LDCE                                         r  seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cNumber_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.190ns (34.680%)  route 0.358ns (65.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  cNumber_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 f  cNumber_reg[0]/Q
                         net (fo=7, routed)           0.156     1.763    cNumber_reg_n_0_[0]
    SLICE_X7Y29          LUT4 (Prop_lut4_I0_O)        0.049     1.812 r  seg_reg[2]_i_1/O
                         net (fo=1, routed)           0.202     2.014    seg_reg[2]_i_1_n_0
    SLICE_X7Y29          LDCE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cNumber_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.189ns (34.443%)  route 0.360ns (65.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  cNumber_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cNumber_reg[0]/Q
                         net (fo=7, routed)           0.155     1.762    cNumber_reg_n_0_[0]
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.048     1.810 r  seg_reg[3]_i_1/O
                         net (fo=1, routed)           0.205     2.015    seg_reg[3]_i_1_n_0
    SLICE_X7Y29          LDCE                                         r  seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.366ns (74.163%)  route 0.476ns (25.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  LED_reg[2]/Q
                         net (fo=2, routed)           0.476     2.108    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.310 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.310    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.374ns (73.634%)  route 0.492ns (26.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  LED_reg[4]/Q
                         net (fo=2, routed)           0.492     2.124    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.334 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.334    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.374ns (72.295%)  route 0.527ns (27.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  LED_reg[3]/Q
                         net (fo=2, routed)           0.527     2.159    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.369 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.369    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            num_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.518ns  (logic 2.419ns (32.181%)  route 5.098ns (67.819%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  frz_IBUF_inst/O
                         net (fo=25, routed)          2.251     3.692    frz_IBUF
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.152     3.844 f  LED[15]_i_13/O
                         net (fo=1, routed)           0.290     4.134    LED[15]_i_13_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.348     4.482 r  LED[15]_i_9/O
                         net (fo=1, routed)           0.680     5.162    LED[15]_i_9_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.150     5.312 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     6.416    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328     6.744 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.774     7.518    LED[15]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  num_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  num_reg[2]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            num_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.518ns  (logic 2.419ns (32.181%)  route 5.098ns (67.819%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  frz_IBUF_inst/O
                         net (fo=25, routed)          2.251     3.692    frz_IBUF
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.152     3.844 f  LED[15]_i_13/O
                         net (fo=1, routed)           0.290     4.134    LED[15]_i_13_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.348     4.482 r  LED[15]_i_9/O
                         net (fo=1, routed)           0.680     5.162    LED[15]_i_9_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.150     5.312 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     6.416    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328     6.744 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.774     7.518    LED[15]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  num_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  num_reg[3]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            LED_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.493ns  (logic 2.419ns (32.286%)  route 5.074ns (67.714%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  frz_IBUF_inst/O
                         net (fo=25, routed)          2.251     3.692    frz_IBUF
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.152     3.844 f  LED[15]_i_13/O
                         net (fo=1, routed)           0.290     4.134    LED[15]_i_13_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.348     4.482 r  LED[15]_i_9/O
                         net (fo=1, routed)           0.680     5.162    LED[15]_i_9_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.150     5.312 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     6.416    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328     6.744 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.749     7.493    LED[15]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  LED_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  LED_reg[1]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            LED_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.423ns  (logic 2.419ns (32.591%)  route 5.004ns (67.409%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  frz_IBUF_inst/O
                         net (fo=25, routed)          2.251     3.692    frz_IBUF
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.152     3.844 f  LED[15]_i_13/O
                         net (fo=1, routed)           0.290     4.134    LED[15]_i_13_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.348     4.482 r  LED[15]_i_9/O
                         net (fo=1, routed)           0.680     5.162    LED[15]_i_9_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.150     5.312 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     6.416    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328     6.744 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.679     7.423    LED[15]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  LED_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  LED_reg[11]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            LED_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.423ns  (logic 2.419ns (32.591%)  route 5.004ns (67.409%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  frz_IBUF_inst/O
                         net (fo=25, routed)          2.251     3.692    frz_IBUF
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.152     3.844 f  LED[15]_i_13/O
                         net (fo=1, routed)           0.290     4.134    LED[15]_i_13_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.348     4.482 r  LED[15]_i_9/O
                         net (fo=1, routed)           0.680     5.162    LED[15]_i_9_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.150     5.312 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     6.416    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328     6.744 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.679     7.423    LED[15]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  LED_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  LED_reg[9]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            num_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.423ns  (logic 2.419ns (32.591%)  route 5.004ns (67.409%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  frz_IBUF_inst/O
                         net (fo=25, routed)          2.251     3.692    frz_IBUF
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.152     3.844 f  LED[15]_i_13/O
                         net (fo=1, routed)           0.290     4.134    LED[15]_i_13_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.348     4.482 r  LED[15]_i_9/O
                         net (fo=1, routed)           0.680     5.162    LED[15]_i_9_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.150     5.312 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     6.416    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328     6.744 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.679     7.423    LED[15]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  num_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  num_reg[4]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            LED_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 2.419ns (32.801%)  route 4.956ns (67.199%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  frz_IBUF_inst/O
                         net (fo=25, routed)          2.251     3.692    frz_IBUF
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.152     3.844 f  LED[15]_i_13/O
                         net (fo=1, routed)           0.290     4.134    LED[15]_i_13_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.348     4.482 r  LED[15]_i_9/O
                         net (fo=1, routed)           0.680     5.162    LED[15]_i_9_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.150     5.312 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     6.416    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328     6.744 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.632     7.376    LED[15]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  LED_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505     4.846    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  LED_reg[6]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            num_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 2.419ns (32.801%)  route 4.956ns (67.199%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  frz_IBUF_inst/O
                         net (fo=25, routed)          2.251     3.692    frz_IBUF
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.152     3.844 f  LED[15]_i_13/O
                         net (fo=1, routed)           0.290     4.134    LED[15]_i_13_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.348     4.482 r  LED[15]_i_9/O
                         net (fo=1, routed)           0.680     5.162    LED[15]_i_9_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.150     5.312 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     6.416    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328     6.744 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.632     7.376    LED[15]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505     4.846    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  num_reg[0]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            LED_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.369ns  (logic 2.419ns (32.829%)  route 4.950ns (67.171%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  frz_IBUF_inst/O
                         net (fo=25, routed)          2.251     3.692    frz_IBUF
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.152     3.844 f  LED[15]_i_13/O
                         net (fo=1, routed)           0.290     4.134    LED[15]_i_13_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.348     4.482 r  LED[15]_i_9/O
                         net (fo=1, routed)           0.680     5.162    LED[15]_i_9_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.150     5.312 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     6.416    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328     6.744 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.625     7.369    LED[15]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  LED_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  LED_reg[10]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            LED_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.369ns  (logic 2.419ns (32.829%)  route 4.950ns (67.171%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  frz_IBUF_inst/O
                         net (fo=25, routed)          2.251     3.692    frz_IBUF
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.152     3.844 f  LED[15]_i_13/O
                         net (fo=1, routed)           0.290     4.134    LED[15]_i_13_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.348     4.482 r  LED[15]_i_9/O
                         net (fo=1, routed)           0.680     5.162    LED[15]_i_9_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.150     5.312 r  LED[15]_i_5/O
                         net (fo=1, routed)           1.104     6.416    LED[15]_i_5_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.328     6.744 r  LED[15]_i_1/O
                         net (fo=21, routed)          0.625     7.369    LED[15]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  LED_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  LED_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.255ns (26.331%)  route 0.712ns (73.669%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  frz_IBUF_inst/O
                         net (fo=25, routed)          0.712     0.922    frz_IBUF
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.045     0.967 r  state[11]_i_1/O
                         net (fo=1, routed)           0.000     0.967    state[11]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  state_reg[11]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.255ns (26.304%)  route 0.713ns (73.696%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  frz_IBUF_inst/O
                         net (fo=25, routed)          0.713     0.923    frz_IBUF
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.045     0.968 r  state[9]_i_1/O
                         net (fo=1, routed)           0.000     0.968    state[9]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  state_reg[9]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.255ns (26.135%)  route 0.719ns (73.865%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  frz_IBUF_inst/O
                         net (fo=25, routed)          0.719     0.929    frz_IBUF
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.045     0.974 r  state[6]_i_1/O
                         net (fo=1, routed)           0.000     0.974    state[6]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  state_reg[6]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.255ns (25.597%)  route 0.740ns (74.403%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  frz_IBUF_inst/O
                         net (fo=25, routed)          0.740     0.949    frz_IBUF
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.045     0.994 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.994    state[0]_i_1_n_0
    SLICE_X2Y31          FDSE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X2Y31          FDSE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.255ns (25.597%)  route 0.740ns (74.403%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  frz_IBUF_inst/O
                         net (fo=25, routed)          0.740     0.949    frz_IBUF
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.045     0.994 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.994    state[1]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.255ns (24.840%)  route 0.770ns (75.160%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  frz_IBUF_inst/O
                         net (fo=25, routed)          0.770     0.980    frz_IBUF
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.025 r  state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.025    state[4]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  state_reg[4]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.255ns (24.595%)  route 0.780ns (75.405%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  frz_IBUF_inst/O
                         net (fo=25, routed)          0.780     0.990    frz_IBUF
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.045     1.035 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.035    state[2]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.255ns (23.729%)  route 0.818ns (76.271%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  frz_IBUF_inst/O
                         net (fo=25, routed)          0.818     1.028    frz_IBUF
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.073 r  state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.073    state[8]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  state_reg[8]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.255ns (23.273%)  route 0.839ns (76.727%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  frz_IBUF_inst/O
                         net (fo=25, routed)          0.839     1.049    frz_IBUF
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.094 r  state[10]_i_1/O
                         net (fo=1, routed)           0.000     1.094    state[10]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  state_reg[10]/C

Slack:                    inf
  Source:                 frz
                            (input port)
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.255ns (22.202%)  route 0.892ns (77.798%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  frz (IN)
                         net (fo=0)                   0.000     0.000    frz
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  frz_IBUF_inst/O
                         net (fo=25, routed)          0.892     1.101    frz_IBUF
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.146 r  state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.146    state[3]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  state_reg[3]/C





