from gatesym.gates import Tie, block


@block
def low_literal(clock, write, address, data_in, size):
    """
    mirror the address bits back on the low bits of the data bus, pad with 0's

    address  read  write
    N        N     -
    """
    data_out = []
    data_out.extend(address[:size])
    for i in range(len(data_in) - size):
        data_out.append(Tie(clock.network, False))
    return data_out


@block
def high_literal(clock, write, address, data_in, size):
    """
    mirror the address bits back on the high bits of the data bus, pad with 0's

    address  read                 write
    N        N<<(word_size-size)  -
    """
    data_out = []
    for i in range(len(data_in) - size):
        data_out.append(Tie(clock.network, False))
    data_out.extend(address[:size])
    return data_out
