--- verilog_synth
+++ uhdm_synth
@@ -1,17 +1,12 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-60.10" *)
+(* top =  1  *)
 module gen_test9();
-(* src = "dut.sv:15.16-15.17" *)
 wire [1:0] \A.B.y ;
-(* src = "dut.sv:28.16-28.17" *)
 wire [1:0] \A.C.z ;
-(* src = "dut.sv:13.15-13.16" *)
-wire [1:0] \A.x ;
 (* src = "dut.sv:10.13-10.14" *)
 wire [1:0] w;
-assign \A.C.z  = 2'h1;
 assign \A.B.y  = 2'h0;
-assign \A.x  = 2'h2;
+assign \A.C.z  = 2'h1;
 assign w = 2'h3;
 endmodule
