Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed May  1 13:41:24 2024
| Host         : michael-XPS-13-9360 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
| Design       : mb_usb_hdmi_top
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 591
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 2          |
| TIMING-7  | Critical Warning | No common node between related clocks              | 2          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                        | 430        |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 2          |
| DPIR-1    | Warning          | Asynchronous driver check                          | 50         |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 4          |
| SYNTH-10  | Warning          | Wide multiplier                                    | 6          |
| TIMING-9  | Warning          | Unknown CDC Logic                                  | 1          |
| TIMING-16 | Warning          | Large setup violation                              | 54         |
| TIMING-18 | Warning          | Missing input or output delay                      | 33         |
| TIMING-20 | Warning          | Non-clocked latch                                  | 4          |
| LATCH-1   | Advisory         | Existing latches in the design                     | 1          |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clk_wiz/inst/clk_in1 is defined downstream of clock clk_100 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock mb_block_i/clk_wiz_1/inst/clk_in1 is defined downstream of clock clk_100 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_100 and clk_out1_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_mb_block_clk_wiz_1_0 and clk_100 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_mb_block_clk_wiz_1_0] -to [get_clocks clk_100]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_100 and clk_out1_clk_wiz_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks clk_out1_mb_block_clk_wiz_1_0 and clk_100 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_mb_block_clk_wiz_1_0] -to [get_clocks clk_100]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletX_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletX_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletX_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletX_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletX_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletX_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletX_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletX_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletX_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletX_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletY_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletY_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletY_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletY_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletY_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletY_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletY_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletY_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletY_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/BulletY_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/Bullet_X_Motion_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/Bullet_X_Motion_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/Bullet_X_Motion_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/Bullet_X_Motion_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/Bullet_X_Motion_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/Bullet_X_Motion_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/Bullet_X_Motion_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/Bullet_X_Motion_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/Bullet_X_Motion_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/Bullet_X_Motion_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/Bullet_Y_Motion_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/Bullet_Y_Motion_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/fly_left_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/fly_right_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin bullet_instance/fly_straight_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_draw/FSM_sequential_curr_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_draw/FSM_sequential_curr_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_draw/FSM_sequential_curr_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallX_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallX_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallX_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallX_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallX_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallX_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallX_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallX_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallX_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallX_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallY_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallY_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallY_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallY_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallY_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallY_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallY_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallY_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallY_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/BallY_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_X_Motion_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_X_Motion_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_X_Motion_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_X_Motion_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_X_Motion_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_X_Motion_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_X_Motion_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_X_Motion_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_X_Motion_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_X_Motion_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_Y_Step_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_Y_Step_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_Y_Step_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_Y_Step_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_Y_Step_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_Y_Step_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_Y_Step_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_Y_Step_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_Y_Step_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/Ball_Y_Step_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/acceleration_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/acceleration_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/acceleration_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/acceleration_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/acceleration_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/acceleration_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/acceleration_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/acceleration_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/acceleration_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/acceleration_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/collision_timer_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/collision_timer_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/collision_timer_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/collision_timer_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/collision_timer_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/collision_timer_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/collision_timer_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/collision_timer_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/collision_timer_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/collision_timer_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/gravity_enable_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/score_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/score_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/score_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/score_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/score_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/score_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/score_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin doodle_instance/threshold_pass_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin monster_collision_logic/b_collide_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_x_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_x_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_x_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_x_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_x_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_x_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_x_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_x_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_x_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_y_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_y_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_y_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_y_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_y_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_y_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_y_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_y_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_y_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/monster_y_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Critical Warning
Non-clocked sequential cell  
The clock pin monster_instance/threshold_pass_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[0][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[0][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[0][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[0][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[0][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[0][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[0][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[0][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[0][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[10][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[10][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[10][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[10][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[10][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[10][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[10][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[10][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[10][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[10][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[11][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[11][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[11][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[11][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[11][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[11][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[11][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[11][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[11][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[11][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[12][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[12][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[12][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[12][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[12][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[12][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[12][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[12][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[12][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[12][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[13][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[13][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[13][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[13][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[13][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[13][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[13][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[13][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[13][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[13][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[14][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[14][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[14][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[14][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[14][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[14][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[14][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[14][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[14][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[14][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[15][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[15][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[15][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[15][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[15][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[15][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[15][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[15][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[15][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[15][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[1][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[1][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[1][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[1][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[1][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[1][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[1][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[1][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[1][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[2][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[2][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[2][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[2][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[2][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[2][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[2][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[2][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[2][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[3][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#217 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[3][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#218 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[3][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#219 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[3][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#220 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[3][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#221 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[3][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#222 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[3][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#223 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[3][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#224 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[3][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#225 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[3][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#226 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[4][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#227 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[4][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#228 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[4][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#229 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[4][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#230 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[4][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#231 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[4][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#232 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[4][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#233 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[4][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#234 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[4][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#235 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[4][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#236 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[5][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#237 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[5][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#238 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[5][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#239 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[5][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#240 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[5][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#241 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[5][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#242 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[5][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#243 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[5][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#244 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[5][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#245 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[5][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#246 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[6][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#247 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[6][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#248 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[6][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#249 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[6][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#250 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[6][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#251 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[6][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#252 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[6][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#253 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[6][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#254 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[6][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#255 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[6][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#256 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[7][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#257 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[7][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#258 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[7][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#259 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[7][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#260 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[7][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#261 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[7][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#262 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[7][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#263 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[7][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#264 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[7][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#265 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[7][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#266 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[8][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#267 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[8][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#268 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[8][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#269 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[8][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#270 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[8][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#271 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[8][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#272 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[8][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#273 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[8][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#274 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[8][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#275 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[8][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#276 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[9][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#277 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[9][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#278 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[9][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#279 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[9][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#280 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[9][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#281 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[9][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#282 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[9][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#283 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[9][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#284 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[9][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#285 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_x_reg[9][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#286 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[0][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#287 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[0][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#288 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[0][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#289 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[0][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#290 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[0][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#291 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[0][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#292 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[0][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#293 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[0][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#294 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[0][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#295 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[10][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#296 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[10][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#297 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[10][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#298 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[10][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#299 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[10][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#300 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[10][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#301 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[10][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#302 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[10][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#303 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[10][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#304 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[11][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#305 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[11][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#306 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[11][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#307 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[11][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#308 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[11][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#309 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[11][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#310 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[11][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#311 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[11][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#312 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[11][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#313 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[12][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#314 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[12][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#315 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[12][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#316 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[12][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#317 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[12][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#318 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[12][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#319 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[12][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#320 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[12][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#321 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[12][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#322 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[13][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#323 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[13][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#324 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[13][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#325 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[13][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#326 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[13][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#327 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[13][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#328 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[13][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#329 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[13][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#330 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[13][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#331 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[14][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#332 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[14][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#333 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[14][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#334 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[14][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#335 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[14][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#336 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[14][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#337 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[14][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#338 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[14][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#339 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[14][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#340 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[15][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#341 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[15][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#342 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[15][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#343 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[15][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#344 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[15][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#345 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[15][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#346 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[15][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#347 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[15][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#348 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[15][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#349 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[1][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#350 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[1][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#351 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[1][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#352 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[1][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#353 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[1][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#354 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[1][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#355 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[1][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#356 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[1][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#357 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[1][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#358 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[2][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#359 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[2][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#360 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[2][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#361 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[2][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#362 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[2][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#363 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[2][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#364 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[2][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#365 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[2][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#366 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[2][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#367 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[3][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#368 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[3][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#369 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[3][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#370 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[3][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#371 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[3][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#372 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[3][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#373 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[3][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#374 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[3][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#375 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[3][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#376 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[4][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#377 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[4][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#378 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[4][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#379 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[4][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#380 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[4][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#381 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[4][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#382 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[4][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#383 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[4][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#384 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[4][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#385 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[5][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#386 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[5][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#387 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[5][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#388 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[5][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#389 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[5][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#390 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[5][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#391 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[5][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#392 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[5][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#393 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[5][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#394 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[6][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#395 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[6][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#396 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[6][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#397 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[6][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#398 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[6][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#399 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[6][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#400 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[6][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#401 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[6][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#402 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[6][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#403 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[7][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#404 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[7][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#405 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[7][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#406 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[7][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#407 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[7][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#408 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[7][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#409 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[7][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#410 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[7][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#411 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[7][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#412 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[8][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#413 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[8][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#414 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[8][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#415 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[8][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#416 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[8][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#417 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[8][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#418 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[8][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#419 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[8][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#420 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[8][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#421 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[9][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#422 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[9][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#423 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[9][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#424 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[9][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#425 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[9][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#426 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[9][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#427 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[9][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#428 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[9][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#429 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/plat_y_reg[9][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#430 Critical Warning
Non-clocked sequential cell  
The clock pin platform_inst/threshold_pass_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock clk_wiz/inst/clk_in1 is created on an inappropriate internal pin clk_wiz/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock mb_block_i/clk_wiz_1/inst/clk_in1 is created on an inappropriate internal pin mb_block_i/clk_wiz_1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP color_instance/rom_address_doodle0 input pin color_instance/rom_address_doodle0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP color_instance/rom_address_doodle0 input pin color_instance/rom_address_doodle0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP color_instance/rom_address_doodle0 input pin color_instance/rom_address_doodle0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP color_instance/rom_address_doodle0 input pin color_instance/rom_address_doodle0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP color_instance/rom_address_doodle0 input pin color_instance/rom_address_doodle0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP color_instance/rom_address_doodle0 input pin color_instance/rom_address_doodle0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP color_instance/rom_address_doodle0 input pin color_instance/rom_address_doodle0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP color_instance/rom_address_doodle0 input pin color_instance/rom_address_doodle0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP color_instance/rom_address_doodle0 input pin color_instance/rom_address_doodle0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP color_instance/rom_address_doodle0 input pin color_instance/rom_address_doodle0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP color_instance/rom_address_monster0 input pin color_instance/rom_address_monster0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP color_instance/rom_address_monster0 input pin color_instance/rom_address_monster0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP color_instance/rom_address_monster0 input pin color_instance/rom_address_monster0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP color_instance/rom_address_monster0 input pin color_instance/rom_address_monster0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP color_instance/rom_address_monster0 input pin color_instance/rom_address_monster0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP color_instance/rom_address_monster0 input pin color_instance/rom_address_monster0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP color_instance/rom_address_monster0 input pin color_instance/rom_address_monster0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP color_instance/rom_address_monster0 input pin color_instance/rom_address_monster0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP color_instance/rom_address_monster0 input pin color_instance/rom_address_monster0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP color_instance/rom_address_monster0 input pin color_instance/rom_address_monster0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP gameover/rom_address input pin gameover/rom_address/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP gameover/rom_address input pin gameover/rom_address/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP gameover/rom_address input pin gameover/rom_address/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP gameover/rom_address input pin gameover/rom_address/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP gameover/rom_address input pin gameover/rom_address/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP gameover/rom_address input pin gameover/rom_address/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP gameover/rom_address input pin gameover/rom_address/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP gameover/rom_address input pin gameover/rom_address/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP gameover/rom_address input pin gameover/rom_address/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP gameover/rom_address input pin gameover/rom_address/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP gameover/rom_address0 input pin gameover/rom_address0/D[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP gameover/rom_address0 input pin gameover/rom_address0/D[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP gameover/rom_address0 input pin gameover/rom_address0/D[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP gameover/rom_address0 input pin gameover/rom_address0/D[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP gameover/rom_address0 input pin gameover/rom_address0/D[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP gameover/rom_address0 input pin gameover/rom_address0/D[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP gameover/rom_address0 input pin gameover/rom_address0/D[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP gameover/rom_address0 input pin gameover/rom_address0/D[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP gameover/rom_address0 input pin gameover/rom_address0/D[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP gameover/rom_address0 input pin gameover/rom_address0/D[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP home_screen/rom_address2 input pin home_screen/rom_address2/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP home_screen/rom_address2 input pin home_screen/rom_address2/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP home_screen/rom_address2 input pin home_screen/rom_address2/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP home_screen/rom_address2 input pin home_screen/rom_address2/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP home_screen/rom_address2 input pin home_screen/rom_address2/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP home_screen/rom_address2 input pin home_screen/rom_address2/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP home_screen/rom_address2 input pin home_screen/rom_address2/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP home_screen/rom_address2 input pin home_screen/rom_address2/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP home_screen/rom_address2 input pin home_screen/rom_address2/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP home_screen/rom_address2 input pin home_screen/rom_address2/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell vga_to_hdmi/inst/encr/oserdes_m_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) vga_to_hdmi/inst/encg/dout_reg[9]/CLR,
vga_to_hdmi/inst/encr/cnt_reg[1]/CLR, vga_to_hdmi/inst/encr/cnt_reg[2]/CLR,
vga_to_hdmi/inst/encr/cnt_reg[3]/CLR, vga_to_hdmi/inst/encr/cnt_reg[4]/CLR,
vga_to_hdmi/inst/encr/dout_reg[0]/CLR,
vga_to_hdmi/inst/encr/dout_reg[1]/CLR,
vga_to_hdmi/inst/encr/dout_reg[2]/CLR,
vga_to_hdmi/inst/encr/dout_reg[3]/CLR,
vga_to_hdmi/inst/encr/dout_reg[4]/CLR,
vga_to_hdmi/inst/encr/dout_reg[5]/CLR,
vga_to_hdmi/inst/encr/dout_reg[6]/CLR,
vga_to_hdmi/inst/encr/dout_reg[7]/CLR,
vga_to_hdmi/inst/encr/dout_reg[8]/CLR,
vga_to_hdmi/inst/encr/dout_reg[9]/CLR (the first 15 of 42 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at color_instance/monster_dead3 of size 15x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at color_instance/monster_dead3__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at color_instance/monster_dead3__1 of size 18x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at color_instance/monster_dead3__2 of size 15x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#5 Warning
Wide multiplier  
Detected multiplier at color_instance/monster_dead3__3 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#6 Warning
Wide multiplier  
Detected multiplier at color_instance/monster_dead3__4 of size 18x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.047 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.077 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.077 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.084 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.119 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.130 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.143 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.170 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.267 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.279 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.282 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.373 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.397 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.451 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.537 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.539 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.620 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.677 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.689 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.720 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.746 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.779 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.810 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.844 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.879 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.959 ns between vga/hc_reg[8]_replica/C (clocked by clk_out1_clk_wiz_0) and home_screen/doodlejump_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on gpio_usb_int_tri_i[0] relative to clock(s) mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset_rtl_0 relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on uart_rtl_0_rxd relative to clock(s) mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on usb_spi_miso relative to clock(s) mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on gpio_usb_rst_tri_o relative to clock(s) mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on hex_gridA[0] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on hex_gridA[1] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on hex_gridA[2] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on hex_gridA[3] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on hex_gridB[0] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on hex_gridB[1] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on hex_gridB[2] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on hex_gridB[3] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on hex_segA[0] relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on hex_segA[1] relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on hex_segA[2] relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on hex_segA[3] relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on hex_segA[4] relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on hex_segA[5] relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on hex_segA[6] relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on hex_segA[7] relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on hex_segB[0] relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on hex_segB[1] relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on hex_segB[2] relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on hex_segB[3] relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on hex_segB[4] relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on hex_segB[5] relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on hex_segB[6] relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on hex_segB[7] relative to clock(s) clk_100, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on uart_rtl_0_txd relative to clock(s) mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on usb_spi_mosi relative to clock(s) mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on usb_spi_sclk relative to clock(s) mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on usb_spi_ss relative to clock(s) mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch platform_inst/generate_platform/index_reg[0] cannot be properly analyzed as its control pin platform_inst/generate_platform/index_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch platform_inst/generate_platform/index_reg[1] cannot be properly analyzed as its control pin platform_inst/generate_platform/index_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch platform_inst/generate_platform/index_reg[2] cannot be properly analyzed as its control pin platform_inst/generate_platform/index_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch platform_inst/generate_platform/index_reg[3] cannot be properly analyzed as its control pin platform_inst/generate_platform/index_reg[3]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 4 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


