Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,1508
design__instance__area,26842.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0007657519308850169
power__switching__total,0.00024245167151093483
power__leakage__total,4.230697356888413E-7
power__total,0.0010086266556754708
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.3912142664994967
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3855972594809996
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10476553254790974
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.198753574779462
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.104766
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,8.327275
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5952893901866718
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5825734504144963
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6390423926461489
timing__setup__ws__corner:nom_slow_1p08V_125C,4.432963455120732
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.639042
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,6.405245
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.4705874711994261
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.4622672653285444
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3136653803252265
timing__setup__ws__corner:nom_typ_1p20V_25C,4.915445967164709
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.313665
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,7.615970
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.3912142664994967
clock__skew__worst_setup,0.3855972594809996
timing__hold__ws,0.10476553254790974
timing__setup__ws,4.432963455120732
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.104766
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.405245
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1508
design__instance__area__stdcell,26842.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.927465
design__instance__utilization__stdcell,0.927465
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,5
design__instance__area__class:buffer,36.288
design__instance__count__class:inverter,31
design__instance__area__class:inverter,177.811
design__instance__count__class:sequential_cell,203
design__instance__area__class:sequential_cell,9576.4
design__instance__count__class:multi_input_combinational_cell,827
design__instance__area__class:multi_input_combinational_cell,10948.1
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,358
design__instance__area__class:timing_repair_buffer,5439.57
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,38909.4
design__violations,0
design__instance__count__class:clock_buffer,57
design__instance__area__class:clock_buffer,517.104
design__instance__count__class:clock_inverter,27
design__instance__area__class:clock_inverter,146.966
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,274
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1681
route__net__special,2
route__drc_errors__iter:0,653
route__wirelength__iter:0,42220
route__drc_errors__iter:1,250
route__wirelength__iter:1,42049
route__drc_errors__iter:2,293
route__wirelength__iter:2,41982
route__drc_errors__iter:3,49
route__wirelength__iter:3,41790
route__drc_errors__iter:4,13
route__wirelength__iter:4,41745
route__drc_errors__iter:5,9
route__wirelength__iter:5,41752
route__drc_errors__iter:6,0
route__wirelength__iter:6,41740
route__drc_errors,0
route__wirelength,41740
route__vias,8616
route__vias__singlecut,8616
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,470.295
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,218
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,218
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,218
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,218
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000204836
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000264241
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000128984
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000264241
design_powergrid__voltage__worst,0.0000264241
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000264241
design_powergrid__drop__worst__net:VPWR,0.0000204836
design_powergrid__voltage__worst__net:VGND,0.0000264241
design_powergrid__drop__worst__net:VGND,0.0000264241
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000012999999999999999199967216922946278145900578238070011138916015625
ir__drop__worst,0.00002050000000000000023700659490533126927402918227016925811767578125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
