// Seed: 466821918
module module_0;
  assign id_1 = (1'h0);
  assign id_2 = 1;
  tri1 id_3 = id_1;
  assign id_1 = 1;
  always if (-1) @(-1);
  assign id_1 = -1 || 1;
  assign id_3 = id_1;
  always begin : LABEL_0
    id_1 = -1;
  end
  always assign id_1 = -1;
  wire id_5;
  assign id_2 = -1;
  wire id_6 = id_4 && 1'b0 ? 1 : id_3 & 1;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input supply1 id_2,
    id_13,
    output wire id_3,
    input supply1 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wor id_8,
    input wire id_9,
    input wire id_10,
    input wire id_11
);
  module_0 modCall_1 ();
  wire id_14, id_15;
  wire id_16;
  assign id_6 = -1;
  nand primCall (id_1, id_10, id_11, id_13, id_2, id_4, id_5, id_7, id_8, id_9);
endmodule
