<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="For each bit, if 1, bypass the input synchronizer between that GPIO and the GPIO input register in the SIO. The input synchronizers should generally be unbypassed, to avoid injecting metastabilities into processors. If you’re feeling brave, you can bypass to save two cycles of input latency. This register applies to GPIO 30…35 (the QSPI IOs)."><title>rp2040_pac::syscfg::proc_in_sync_bypass_hi - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-6c3ea77c.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.86.0 (05f9846f8 2025-03-31)" data-channel="1.86.0" data-search-js="search-581efc7a.js" data-settings-js="settings-6dad6058.js" ><script src="../../../static.files/storage-3a5871a4.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-4d63596a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module proc_<wbr>in_<wbr>sync_<wbr>bypass_<wbr>hi</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In rp2040_<wbr>pac::<wbr>syscfg</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">syscfg</a></div><h1>Module <span>proc_in_sync_bypass_hi</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/rp2040_pac/syscfg/proc_in_sync_bypass_hi.rs.html#1-57">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>For each bit, if 1, bypass the input synchronizer between that GPIO<br />
and the GPIO input register in the SIO. The input synchronizers should<br />
generally be unbypassed, to avoid injecting metastabilities into processors.<br />
If you’re feeling brave, you can bypass to save two cycles of input<br />
latency. This register applies to GPIO 30…35 (the QSPI IOs).</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.PROC_IN_SYNC_BYPASS_HI_SPEC.html" title="struct rp2040_pac::syscfg::proc_in_sync_bypass_hi::PROC_IN_SYNC_BYPASS_HI_SPEC">PROC_<wbr>IN_<wbr>SYNC_<wbr>BYPASS_<wbr>HI_<wbr>SPEC</a></dt><dd>For each bit, if 1, bypass the input synchronizer between that GPIO<br />
and the GPIO input register in the SIO. The input synchronizers should<br />
generally be unbypassed, to avoid injecting metastabilities into processors.<br />
If you’re feeling brave, you can bypass to save two cycles of input<br />
latency. This register applies to GPIO 30…35 (the QSPI IOs).</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><dl class="item-table"><dt><a class="type" href="type.PROC_IN_SYNC_BYPASS_HI_R.html" title="type rp2040_pac::syscfg::proc_in_sync_bypass_hi::PROC_IN_SYNC_BYPASS_HI_R">PROC_<wbr>IN_<wbr>SYNC_<wbr>BYPASS_<wbr>HI_<wbr>R</a></dt><dd>Field <code>PROC_IN_SYNC_BYPASS_HI</code> reader -</dd><dt><a class="type" href="type.PROC_IN_SYNC_BYPASS_HI_W.html" title="type rp2040_pac::syscfg::proc_in_sync_bypass_hi::PROC_IN_SYNC_BYPASS_HI_W">PROC_<wbr>IN_<wbr>SYNC_<wbr>BYPASS_<wbr>HI_<wbr>W</a></dt><dd>Field <code>PROC_IN_SYNC_BYPASS_HI</code> writer -</dd><dt><a class="type" href="type.R.html" title="type rp2040_pac::syscfg::proc_in_sync_bypass_hi::R">R</a></dt><dd>Register <code>PROC_IN_SYNC_BYPASS_HI</code> reader</dd><dt><a class="type" href="type.W.html" title="type rp2040_pac::syscfg::proc_in_sync_bypass_hi::W">W</a></dt><dd>Register <code>PROC_IN_SYNC_BYPASS_HI</code> writer</dd></dl></section></div></main></body></html>