
Viper.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004740  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001cc  08004800  08004800  00014800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080049cc  080049cc  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080049cc  080049cc  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080049cc  080049cc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080049cc  080049cc  000149cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080049d0  080049d0  000149d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080049d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  20000070  08004a44  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c0  08004a44  000202c0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000126b5  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002850  00000000  00000000  0003274d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001090  00000000  00000000  00034fa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f58  00000000  00000000  00036030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001224d  00000000  00000000  00036f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000154ee  00000000  00000000  000491d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00068980  00000000  00000000  0005e6c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c7043  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f38  00000000  00000000  000c7094  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080047e8 	.word	0x080047e8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080047e8 	.word	0x080047e8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000244:	b590      	push	{r4, r7, lr}
 8000246:	b08b      	sub	sp, #44	; 0x2c
 8000248:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800024a:	2414      	movs	r4, #20
 800024c:	193b      	adds	r3, r7, r4
 800024e:	0018      	movs	r0, r3
 8000250:	2314      	movs	r3, #20
 8000252:	001a      	movs	r2, r3
 8000254:	2100      	movs	r1, #0
 8000256:	f003 fe5e 	bl	8003f16 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800025a:	4b4d      	ldr	r3, [pc, #308]	; (8000390 <MX_GPIO_Init+0x14c>)
 800025c:	695a      	ldr	r2, [r3, #20]
 800025e:	4b4c      	ldr	r3, [pc, #304]	; (8000390 <MX_GPIO_Init+0x14c>)
 8000260:	2180      	movs	r1, #128	; 0x80
 8000262:	0309      	lsls	r1, r1, #12
 8000264:	430a      	orrs	r2, r1
 8000266:	615a      	str	r2, [r3, #20]
 8000268:	4b49      	ldr	r3, [pc, #292]	; (8000390 <MX_GPIO_Init+0x14c>)
 800026a:	695a      	ldr	r2, [r3, #20]
 800026c:	2380      	movs	r3, #128	; 0x80
 800026e:	031b      	lsls	r3, r3, #12
 8000270:	4013      	ands	r3, r2
 8000272:	613b      	str	r3, [r7, #16]
 8000274:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000276:	4b46      	ldr	r3, [pc, #280]	; (8000390 <MX_GPIO_Init+0x14c>)
 8000278:	695a      	ldr	r2, [r3, #20]
 800027a:	4b45      	ldr	r3, [pc, #276]	; (8000390 <MX_GPIO_Init+0x14c>)
 800027c:	2180      	movs	r1, #128	; 0x80
 800027e:	03c9      	lsls	r1, r1, #15
 8000280:	430a      	orrs	r2, r1
 8000282:	615a      	str	r2, [r3, #20]
 8000284:	4b42      	ldr	r3, [pc, #264]	; (8000390 <MX_GPIO_Init+0x14c>)
 8000286:	695a      	ldr	r2, [r3, #20]
 8000288:	2380      	movs	r3, #128	; 0x80
 800028a:	03db      	lsls	r3, r3, #15
 800028c:	4013      	ands	r3, r2
 800028e:	60fb      	str	r3, [r7, #12]
 8000290:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000292:	4b3f      	ldr	r3, [pc, #252]	; (8000390 <MX_GPIO_Init+0x14c>)
 8000294:	695a      	ldr	r2, [r3, #20]
 8000296:	4b3e      	ldr	r3, [pc, #248]	; (8000390 <MX_GPIO_Init+0x14c>)
 8000298:	2180      	movs	r1, #128	; 0x80
 800029a:	0289      	lsls	r1, r1, #10
 800029c:	430a      	orrs	r2, r1
 800029e:	615a      	str	r2, [r3, #20]
 80002a0:	4b3b      	ldr	r3, [pc, #236]	; (8000390 <MX_GPIO_Init+0x14c>)
 80002a2:	695a      	ldr	r2, [r3, #20]
 80002a4:	2380      	movs	r3, #128	; 0x80
 80002a6:	029b      	lsls	r3, r3, #10
 80002a8:	4013      	ands	r3, r2
 80002aa:	60bb      	str	r3, [r7, #8]
 80002ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002ae:	4b38      	ldr	r3, [pc, #224]	; (8000390 <MX_GPIO_Init+0x14c>)
 80002b0:	695a      	ldr	r2, [r3, #20]
 80002b2:	4b37      	ldr	r3, [pc, #220]	; (8000390 <MX_GPIO_Init+0x14c>)
 80002b4:	2180      	movs	r1, #128	; 0x80
 80002b6:	02c9      	lsls	r1, r1, #11
 80002b8:	430a      	orrs	r2, r1
 80002ba:	615a      	str	r2, [r3, #20]
 80002bc:	4b34      	ldr	r3, [pc, #208]	; (8000390 <MX_GPIO_Init+0x14c>)
 80002be:	695a      	ldr	r2, [r3, #20]
 80002c0:	2380      	movs	r3, #128	; 0x80
 80002c2:	02db      	lsls	r3, r3, #11
 80002c4:	4013      	ands	r3, r2
 80002c6:	607b      	str	r3, [r7, #4]
 80002c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR_DIR_1_Pin|MOTOR_DIR_2_Pin, GPIO_PIN_RESET);
 80002ca:	4b32      	ldr	r3, [pc, #200]	; (8000394 <MX_GPIO_Init+0x150>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	2103      	movs	r1, #3
 80002d0:	0018      	movs	r0, r3
 80002d2:	f000 febf 	bl	8001054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80002d6:	2390      	movs	r3, #144	; 0x90
 80002d8:	05db      	lsls	r3, r3, #23
 80002da:	2200      	movs	r2, #0
 80002dc:	2120      	movs	r1, #32
 80002de:	0018      	movs	r0, r3
 80002e0:	f000 feb8 	bl	8001054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TOF_1_Pin|TOF_2_Pin|TOF_3_Pin, GPIO_PIN_RESET);
 80002e4:	23e0      	movs	r3, #224	; 0xe0
 80002e6:	021b      	lsls	r3, r3, #8
 80002e8:	482b      	ldr	r0, [pc, #172]	; (8000398 <MX_GPIO_Init+0x154>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	0019      	movs	r1, r3
 80002ee:	f000 feb1 	bl	8001054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80002f2:	193b      	adds	r3, r7, r4
 80002f4:	2280      	movs	r2, #128	; 0x80
 80002f6:	0192      	lsls	r2, r2, #6
 80002f8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80002fa:	193b      	adds	r3, r7, r4
 80002fc:	2284      	movs	r2, #132	; 0x84
 80002fe:	0392      	lsls	r2, r2, #14
 8000300:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000302:	193b      	adds	r3, r7, r4
 8000304:	2200      	movs	r2, #0
 8000306:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000308:	193b      	adds	r3, r7, r4
 800030a:	4a22      	ldr	r2, [pc, #136]	; (8000394 <MX_GPIO_Init+0x150>)
 800030c:	0019      	movs	r1, r3
 800030e:	0010      	movs	r0, r2
 8000310:	f000 fd30 	bl	8000d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MOTOR_DIR_1_Pin|MOTOR_DIR_2_Pin;
 8000314:	193b      	adds	r3, r7, r4
 8000316:	2203      	movs	r2, #3
 8000318:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800031a:	193b      	adds	r3, r7, r4
 800031c:	2201      	movs	r2, #1
 800031e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000320:	193b      	adds	r3, r7, r4
 8000322:	2200      	movs	r2, #0
 8000324:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000326:	193b      	adds	r3, r7, r4
 8000328:	2200      	movs	r2, #0
 800032a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800032c:	193b      	adds	r3, r7, r4
 800032e:	4a19      	ldr	r2, [pc, #100]	; (8000394 <MX_GPIO_Init+0x150>)
 8000330:	0019      	movs	r1, r3
 8000332:	0010      	movs	r0, r2
 8000334:	f000 fd1e 	bl	8000d74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000338:	193b      	adds	r3, r7, r4
 800033a:	2220      	movs	r2, #32
 800033c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800033e:	193b      	adds	r3, r7, r4
 8000340:	2201      	movs	r2, #1
 8000342:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000344:	193b      	adds	r3, r7, r4
 8000346:	2200      	movs	r2, #0
 8000348:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800034a:	193b      	adds	r3, r7, r4
 800034c:	2200      	movs	r2, #0
 800034e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000350:	193a      	adds	r2, r7, r4
 8000352:	2390      	movs	r3, #144	; 0x90
 8000354:	05db      	lsls	r3, r3, #23
 8000356:	0011      	movs	r1, r2
 8000358:	0018      	movs	r0, r3
 800035a:	f000 fd0b 	bl	8000d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TOF_1_Pin|TOF_2_Pin|TOF_3_Pin;
 800035e:	0021      	movs	r1, r4
 8000360:	187b      	adds	r3, r7, r1
 8000362:	22e0      	movs	r2, #224	; 0xe0
 8000364:	0212      	lsls	r2, r2, #8
 8000366:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000368:	187b      	adds	r3, r7, r1
 800036a:	2201      	movs	r2, #1
 800036c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800036e:	187b      	adds	r3, r7, r1
 8000370:	2200      	movs	r2, #0
 8000372:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000374:	187b      	adds	r3, r7, r1
 8000376:	2200      	movs	r2, #0
 8000378:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800037a:	187b      	adds	r3, r7, r1
 800037c:	4a06      	ldr	r2, [pc, #24]	; (8000398 <MX_GPIO_Init+0x154>)
 800037e:	0019      	movs	r1, r3
 8000380:	0010      	movs	r0, r2
 8000382:	f000 fcf7 	bl	8000d74 <HAL_GPIO_Init>

}
 8000386:	46c0      	nop			; (mov r8, r8)
 8000388:	46bd      	mov	sp, r7
 800038a:	b00b      	add	sp, #44	; 0x2c
 800038c:	bd90      	pop	{r4, r7, pc}
 800038e:	46c0      	nop			; (mov r8, r8)
 8000390:	40021000 	.word	0x40021000
 8000394:	48000800 	.word	0x48000800
 8000398:	48000400 	.word	0x48000400

0800039c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80003a0:	4b1b      	ldr	r3, [pc, #108]	; (8000410 <MX_I2C1_Init+0x74>)
 80003a2:	4a1c      	ldr	r2, [pc, #112]	; (8000414 <MX_I2C1_Init+0x78>)
 80003a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80003a6:	4b1a      	ldr	r3, [pc, #104]	; (8000410 <MX_I2C1_Init+0x74>)
 80003a8:	4a1b      	ldr	r2, [pc, #108]	; (8000418 <MX_I2C1_Init+0x7c>)
 80003aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80003ac:	4b18      	ldr	r3, [pc, #96]	; (8000410 <MX_I2C1_Init+0x74>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003b2:	4b17      	ldr	r3, [pc, #92]	; (8000410 <MX_I2C1_Init+0x74>)
 80003b4:	2201      	movs	r2, #1
 80003b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003b8:	4b15      	ldr	r3, [pc, #84]	; (8000410 <MX_I2C1_Init+0x74>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80003be:	4b14      	ldr	r3, [pc, #80]	; (8000410 <MX_I2C1_Init+0x74>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80003c4:	4b12      	ldr	r3, [pc, #72]	; (8000410 <MX_I2C1_Init+0x74>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003ca:	4b11      	ldr	r3, [pc, #68]	; (8000410 <MX_I2C1_Init+0x74>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003d0:	4b0f      	ldr	r3, [pc, #60]	; (8000410 <MX_I2C1_Init+0x74>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80003d6:	4b0e      	ldr	r3, [pc, #56]	; (8000410 <MX_I2C1_Init+0x74>)
 80003d8:	0018      	movs	r0, r3
 80003da:	f000 fe59 	bl	8001090 <HAL_I2C_Init>
 80003de:	1e03      	subs	r3, r0, #0
 80003e0:	d001      	beq.n	80003e6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80003e2:	f000 f9a0 	bl	8000726 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80003e6:	4b0a      	ldr	r3, [pc, #40]	; (8000410 <MX_I2C1_Init+0x74>)
 80003e8:	2100      	movs	r1, #0
 80003ea:	0018      	movs	r0, r3
 80003ec:	f001 faee 	bl	80019cc <HAL_I2CEx_ConfigAnalogFilter>
 80003f0:	1e03      	subs	r3, r0, #0
 80003f2:	d001      	beq.n	80003f8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80003f4:	f000 f997 	bl	8000726 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80003f8:	4b05      	ldr	r3, [pc, #20]	; (8000410 <MX_I2C1_Init+0x74>)
 80003fa:	2100      	movs	r1, #0
 80003fc:	0018      	movs	r0, r3
 80003fe:	f001 fb31 	bl	8001a64 <HAL_I2CEx_ConfigDigitalFilter>
 8000402:	1e03      	subs	r3, r0, #0
 8000404:	d001      	beq.n	800040a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000406:	f000 f98e 	bl	8000726 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800040a:	46c0      	nop			; (mov r8, r8)
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}
 8000410:	2000008c 	.word	0x2000008c
 8000414:	40005400 	.word	0x40005400
 8000418:	2000090e 	.word	0x2000090e

0800041c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800041c:	b590      	push	{r4, r7, lr}
 800041e:	b08b      	sub	sp, #44	; 0x2c
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000424:	2414      	movs	r4, #20
 8000426:	193b      	adds	r3, r7, r4
 8000428:	0018      	movs	r0, r3
 800042a:	2314      	movs	r3, #20
 800042c:	001a      	movs	r2, r3
 800042e:	2100      	movs	r1, #0
 8000430:	f003 fd71 	bl	8003f16 <memset>
  if(i2cHandle->Instance==I2C1)
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	4a1c      	ldr	r2, [pc, #112]	; (80004ac <HAL_I2C_MspInit+0x90>)
 800043a:	4293      	cmp	r3, r2
 800043c:	d132      	bne.n	80004a4 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800043e:	4b1c      	ldr	r3, [pc, #112]	; (80004b0 <HAL_I2C_MspInit+0x94>)
 8000440:	695a      	ldr	r2, [r3, #20]
 8000442:	4b1b      	ldr	r3, [pc, #108]	; (80004b0 <HAL_I2C_MspInit+0x94>)
 8000444:	2180      	movs	r1, #128	; 0x80
 8000446:	02c9      	lsls	r1, r1, #11
 8000448:	430a      	orrs	r2, r1
 800044a:	615a      	str	r2, [r3, #20]
 800044c:	4b18      	ldr	r3, [pc, #96]	; (80004b0 <HAL_I2C_MspInit+0x94>)
 800044e:	695a      	ldr	r2, [r3, #20]
 8000450:	2380      	movs	r3, #128	; 0x80
 8000452:	02db      	lsls	r3, r3, #11
 8000454:	4013      	ands	r3, r2
 8000456:	613b      	str	r3, [r7, #16]
 8000458:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = TOF_CLOCK_Pin|TOF_DATA_Pin;
 800045a:	193b      	adds	r3, r7, r4
 800045c:	22c0      	movs	r2, #192	; 0xc0
 800045e:	0092      	lsls	r2, r2, #2
 8000460:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000462:	0021      	movs	r1, r4
 8000464:	187b      	adds	r3, r7, r1
 8000466:	2212      	movs	r2, #18
 8000468:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800046a:	187b      	adds	r3, r7, r1
 800046c:	2200      	movs	r2, #0
 800046e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000470:	187b      	adds	r3, r7, r1
 8000472:	2203      	movs	r2, #3
 8000474:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000476:	187b      	adds	r3, r7, r1
 8000478:	2201      	movs	r2, #1
 800047a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800047c:	187b      	adds	r3, r7, r1
 800047e:	4a0d      	ldr	r2, [pc, #52]	; (80004b4 <HAL_I2C_MspInit+0x98>)
 8000480:	0019      	movs	r1, r3
 8000482:	0010      	movs	r0, r2
 8000484:	f000 fc76 	bl	8000d74 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000488:	4b09      	ldr	r3, [pc, #36]	; (80004b0 <HAL_I2C_MspInit+0x94>)
 800048a:	69da      	ldr	r2, [r3, #28]
 800048c:	4b08      	ldr	r3, [pc, #32]	; (80004b0 <HAL_I2C_MspInit+0x94>)
 800048e:	2180      	movs	r1, #128	; 0x80
 8000490:	0389      	lsls	r1, r1, #14
 8000492:	430a      	orrs	r2, r1
 8000494:	61da      	str	r2, [r3, #28]
 8000496:	4b06      	ldr	r3, [pc, #24]	; (80004b0 <HAL_I2C_MspInit+0x94>)
 8000498:	69da      	ldr	r2, [r3, #28]
 800049a:	2380      	movs	r3, #128	; 0x80
 800049c:	039b      	lsls	r3, r3, #14
 800049e:	4013      	ands	r3, r2
 80004a0:	60fb      	str	r3, [r7, #12]
 80004a2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80004a4:	46c0      	nop			; (mov r8, r8)
 80004a6:	46bd      	mov	sp, r7
 80004a8:	b00b      	add	sp, #44	; 0x2c
 80004aa:	bd90      	pop	{r4, r7, pc}
 80004ac:	40005400 	.word	0x40005400
 80004b0:	40021000 	.word	0x40021000
 80004b4:	48000400 	.word	0x48000400

080004b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ba:	b0c3      	sub	sp, #268	; 0x10c
 80004bc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004be:	f000 fb1d 	bl	8000afc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c2:	f000 f8cf 	bl	8000664 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004c6:	f7ff febd 	bl	8000244 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004ca:	f000 fa71 	bl	80009b0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80004ce:	f7ff ff65 	bl	800039c <MX_I2C1_Init>
  MX_TIM3_Init();
 80004d2:	f000 f9a5 	bl	8000820 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 80004d6:	4b5b      	ldr	r3, [pc, #364]	; (8000644 <main+0x18c>)
 80004d8:	0018      	movs	r0, r3
 80004da:	f002 f849 	bl	8002570 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80004de:	4b59      	ldr	r3, [pc, #356]	; (8000644 <main+0x18c>)
 80004e0:	2100      	movs	r1, #0
 80004e2:	0018      	movs	r0, r3
 80004e4:	f002 f8d8 	bl	8002698 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80004e8:	4b56      	ldr	r3, [pc, #344]	; (8000644 <main+0x18c>)
 80004ea:	2104      	movs	r1, #4
 80004ec:	0018      	movs	r0, r3
 80004ee:	f002 f8d3 	bl	8002698 <HAL_TIM_PWM_Start>

  VL53L1X sensor1;
  VL53L1X sensor2;
  VL53L1X sensor3;

  TOF_InitStruct(&sensor1, &hi2c1, 0x32, TOF_1_GPIO_Port, TOF_1_Pin);
 80004f2:	4a55      	ldr	r2, [pc, #340]	; (8000648 <main+0x190>)
 80004f4:	4955      	ldr	r1, [pc, #340]	; (800064c <main+0x194>)
 80004f6:	24ec      	movs	r4, #236	; 0xec
 80004f8:	1938      	adds	r0, r7, r4
 80004fa:	2380      	movs	r3, #128	; 0x80
 80004fc:	019b      	lsls	r3, r3, #6
 80004fe:	9300      	str	r3, [sp, #0]
 8000500:	0013      	movs	r3, r2
 8000502:	2232      	movs	r2, #50	; 0x32
 8000504:	f003 fc22 	bl	8003d4c <TOF_InitStruct>
  TOF_InitStruct(&sensor2, &hi2c1, 0x33, TOF_2_GPIO_Port, TOF_2_Pin);
 8000508:	4a4f      	ldr	r2, [pc, #316]	; (8000648 <main+0x190>)
 800050a:	4950      	ldr	r1, [pc, #320]	; (800064c <main+0x194>)
 800050c:	25dc      	movs	r5, #220	; 0xdc
 800050e:	1978      	adds	r0, r7, r5
 8000510:	2380      	movs	r3, #128	; 0x80
 8000512:	01db      	lsls	r3, r3, #7
 8000514:	9300      	str	r3, [sp, #0]
 8000516:	0013      	movs	r3, r2
 8000518:	2233      	movs	r2, #51	; 0x33
 800051a:	f003 fc17 	bl	8003d4c <TOF_InitStruct>
  TOF_InitStruct(&sensor3, &hi2c1, 0x34, TOF_3_GPIO_Port, TOF_3_Pin);
 800051e:	4a4a      	ldr	r2, [pc, #296]	; (8000648 <main+0x190>)
 8000520:	494a      	ldr	r1, [pc, #296]	; (800064c <main+0x194>)
 8000522:	26cc      	movs	r6, #204	; 0xcc
 8000524:	19b8      	adds	r0, r7, r6
 8000526:	2380      	movs	r3, #128	; 0x80
 8000528:	021b      	lsls	r3, r3, #8
 800052a:	9300      	str	r3, [sp, #0]
 800052c:	0013      	movs	r3, r2
 800052e:	2234      	movs	r2, #52	; 0x34
 8000530:	f003 fc0c 	bl	8003d4c <TOF_InitStruct>

  TOF_TurnOff(&sensor1);
 8000534:	193b      	adds	r3, r7, r4
 8000536:	0018      	movs	r0, r3
 8000538:	f003 fc3a 	bl	8003db0 <TOF_TurnOff>
  TOF_TurnOff(&sensor2);
 800053c:	197b      	adds	r3, r7, r5
 800053e:	0018      	movs	r0, r3
 8000540:	f003 fc36 	bl	8003db0 <TOF_TurnOff>
  TOF_TurnOff(&sensor3);
 8000544:	19bb      	adds	r3, r7, r6
 8000546:	0018      	movs	r0, r3
 8000548:	f003 fc32 	bl	8003db0 <TOF_TurnOff>

  TOF_BootSensor(&sensor1);
 800054c:	193b      	adds	r3, r7, r4
 800054e:	0018      	movs	r0, r3
 8000550:	f003 fc44 	bl	8003ddc <TOF_BootSensor>
  TOF_BootSensor(&sensor2);
 8000554:	197b      	adds	r3, r7, r5
 8000556:	0018      	movs	r0, r3
 8000558:	f003 fc40 	bl	8003ddc <TOF_BootSensor>
  TOF_BootSensor(&sensor3);
 800055c:	19bb      	adds	r3, r7, r6
 800055e:	0018      	movs	r0, r3
 8000560:	f003 fc3c 	bl	8003ddc <TOF_BootSensor>

  char distanceStr[200] = "wasd";
 8000564:	1d39      	adds	r1, r7, #4
 8000566:	4a3a      	ldr	r2, [pc, #232]	; (8000650 <main+0x198>)
 8000568:	000b      	movs	r3, r1
 800056a:	6810      	ldr	r0, [r2, #0]
 800056c:	6018      	str	r0, [r3, #0]
 800056e:	7912      	ldrb	r2, [r2, #4]
 8000570:	711a      	strb	r2, [r3, #4]
 8000572:	2305      	movs	r3, #5
 8000574:	18cb      	adds	r3, r1, r3
 8000576:	22c3      	movs	r2, #195	; 0xc3
 8000578:	2100      	movs	r1, #0
 800057a:	0018      	movs	r0, r3
 800057c:	f003 fccb 	bl	8003f16 <memset>
  uint16_t distance = 0;
 8000580:	23fe      	movs	r3, #254	; 0xfe
 8000582:	18fb      	adds	r3, r7, r3
 8000584:	2200      	movs	r2, #0
 8000586:	801a      	strh	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //TOF kuulamine
	  distance = TOF_GetDistance(&sensor1);
 8000588:	25fe      	movs	r5, #254	; 0xfe
 800058a:	197c      	adds	r4, r7, r5
 800058c:	23ec      	movs	r3, #236	; 0xec
 800058e:	18fb      	adds	r3, r7, r3
 8000590:	0018      	movs	r0, r3
 8000592:	f003 fc71 	bl	8003e78 <TOF_GetDistance>
 8000596:	0003      	movs	r3, r0
 8000598:	8023      	strh	r3, [r4, #0]
	  sprintf(distanceStr, "Distance 1: %d\n\r", distance);
 800059a:	002c      	movs	r4, r5
 800059c:	193b      	adds	r3, r7, r4
 800059e:	881a      	ldrh	r2, [r3, #0]
 80005a0:	492c      	ldr	r1, [pc, #176]	; (8000654 <main+0x19c>)
 80005a2:	1d3b      	adds	r3, r7, #4
 80005a4:	0018      	movs	r0, r3
 80005a6:	f003 fcbf 	bl	8003f28 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)distanceStr, strlen(distanceStr), 100);
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	0018      	movs	r0, r3
 80005ae:	f7ff fdab 	bl	8000108 <strlen>
 80005b2:	0003      	movs	r3, r0
 80005b4:	b29a      	uxth	r2, r3
 80005b6:	1d39      	adds	r1, r7, #4
 80005b8:	4827      	ldr	r0, [pc, #156]	; (8000658 <main+0x1a0>)
 80005ba:	2364      	movs	r3, #100	; 0x64
 80005bc:	f002 fd26 	bl	800300c <HAL_UART_Transmit>

	  HAL_Delay(500);
 80005c0:	23fa      	movs	r3, #250	; 0xfa
 80005c2:	005b      	lsls	r3, r3, #1
 80005c4:	0018      	movs	r0, r3
 80005c6:	f000 fafd 	bl	8000bc4 <HAL_Delay>

	  distance = TOF_GetDistance(&sensor2);
 80005ca:	0025      	movs	r5, r4
 80005cc:	193c      	adds	r4, r7, r4
 80005ce:	23dc      	movs	r3, #220	; 0xdc
 80005d0:	18fb      	adds	r3, r7, r3
 80005d2:	0018      	movs	r0, r3
 80005d4:	f003 fc50 	bl	8003e78 <TOF_GetDistance>
 80005d8:	0003      	movs	r3, r0
 80005da:	8023      	strh	r3, [r4, #0]
	  sprintf(distanceStr, "Distance 2: %d\n\r", distance);
 80005dc:	002c      	movs	r4, r5
 80005de:	193b      	adds	r3, r7, r4
 80005e0:	881a      	ldrh	r2, [r3, #0]
 80005e2:	491e      	ldr	r1, [pc, #120]	; (800065c <main+0x1a4>)
 80005e4:	1d3b      	adds	r3, r7, #4
 80005e6:	0018      	movs	r0, r3
 80005e8:	f003 fc9e 	bl	8003f28 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)distanceStr, strlen(distanceStr), 100);
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	0018      	movs	r0, r3
 80005f0:	f7ff fd8a 	bl	8000108 <strlen>
 80005f4:	0003      	movs	r3, r0
 80005f6:	b29a      	uxth	r2, r3
 80005f8:	1d39      	adds	r1, r7, #4
 80005fa:	4817      	ldr	r0, [pc, #92]	; (8000658 <main+0x1a0>)
 80005fc:	2364      	movs	r3, #100	; 0x64
 80005fe:	f002 fd05 	bl	800300c <HAL_UART_Transmit>

	  HAL_Delay(500);
 8000602:	23fa      	movs	r3, #250	; 0xfa
 8000604:	005b      	lsls	r3, r3, #1
 8000606:	0018      	movs	r0, r3
 8000608:	f000 fadc 	bl	8000bc4 <HAL_Delay>

	  distance = TOF_GetDistance(&sensor3);
 800060c:	0025      	movs	r5, r4
 800060e:	193c      	adds	r4, r7, r4
 8000610:	23cc      	movs	r3, #204	; 0xcc
 8000612:	18fb      	adds	r3, r7, r3
 8000614:	0018      	movs	r0, r3
 8000616:	f003 fc2f 	bl	8003e78 <TOF_GetDistance>
 800061a:	0003      	movs	r3, r0
 800061c:	8023      	strh	r3, [r4, #0]
	  sprintf(distanceStr, "Distance 3: %d\n\r", distance);
 800061e:	197b      	adds	r3, r7, r5
 8000620:	881a      	ldrh	r2, [r3, #0]
 8000622:	490f      	ldr	r1, [pc, #60]	; (8000660 <main+0x1a8>)
 8000624:	1d3b      	adds	r3, r7, #4
 8000626:	0018      	movs	r0, r3
 8000628:	f003 fc7e 	bl	8003f28 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)distanceStr, strlen(distanceStr), 100);
 800062c:	1d3b      	adds	r3, r7, #4
 800062e:	0018      	movs	r0, r3
 8000630:	f7ff fd6a 	bl	8000108 <strlen>
 8000634:	0003      	movs	r3, r0
 8000636:	b29a      	uxth	r2, r3
 8000638:	1d39      	adds	r1, r7, #4
 800063a:	4807      	ldr	r0, [pc, #28]	; (8000658 <main+0x1a0>)
 800063c:	2364      	movs	r3, #100	; 0x64
 800063e:	f002 fce5 	bl	800300c <HAL_UART_Transmit>
	  distance = TOF_GetDistance(&sensor1);
 8000642:	e7a1      	b.n	8000588 <main+0xd0>
 8000644:	200000dc 	.word	0x200000dc
 8000648:	48000400 	.word	0x48000400
 800064c:	2000008c 	.word	0x2000008c
 8000650:	0800483c 	.word	0x0800483c
 8000654:	08004800 	.word	0x08004800
 8000658:	20000124 	.word	0x20000124
 800065c:	08004814 	.word	0x08004814
 8000660:	08004828 	.word	0x08004828

08000664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000664:	b590      	push	{r4, r7, lr}
 8000666:	b095      	sub	sp, #84	; 0x54
 8000668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066a:	2420      	movs	r4, #32
 800066c:	193b      	adds	r3, r7, r4
 800066e:	0018      	movs	r0, r3
 8000670:	2330      	movs	r3, #48	; 0x30
 8000672:	001a      	movs	r2, r3
 8000674:	2100      	movs	r1, #0
 8000676:	f003 fc4e 	bl	8003f16 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800067a:	2310      	movs	r3, #16
 800067c:	18fb      	adds	r3, r7, r3
 800067e:	0018      	movs	r0, r3
 8000680:	2310      	movs	r3, #16
 8000682:	001a      	movs	r2, r3
 8000684:	2100      	movs	r1, #0
 8000686:	f003 fc46 	bl	8003f16 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800068a:	003b      	movs	r3, r7
 800068c:	0018      	movs	r0, r3
 800068e:	2310      	movs	r3, #16
 8000690:	001a      	movs	r2, r3
 8000692:	2100      	movs	r1, #0
 8000694:	f003 fc3f 	bl	8003f16 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000698:	0021      	movs	r1, r4
 800069a:	187b      	adds	r3, r7, r1
 800069c:	2202      	movs	r2, #2
 800069e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a0:	187b      	adds	r3, r7, r1
 80006a2:	2201      	movs	r2, #1
 80006a4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a6:	187b      	adds	r3, r7, r1
 80006a8:	2210      	movs	r2, #16
 80006aa:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ac:	187b      	adds	r3, r7, r1
 80006ae:	2202      	movs	r2, #2
 80006b0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006b2:	187b      	adds	r3, r7, r1
 80006b4:	2200      	movs	r2, #0
 80006b6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80006b8:	187b      	adds	r3, r7, r1
 80006ba:	22a0      	movs	r2, #160	; 0xa0
 80006bc:	0392      	lsls	r2, r2, #14
 80006be:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	2200      	movs	r2, #0
 80006c4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c6:	187b      	adds	r3, r7, r1
 80006c8:	0018      	movs	r0, r3
 80006ca:	f001 fa17 	bl	8001afc <HAL_RCC_OscConfig>
 80006ce:	1e03      	subs	r3, r0, #0
 80006d0:	d001      	beq.n	80006d6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80006d2:	f000 f828 	bl	8000726 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d6:	2110      	movs	r1, #16
 80006d8:	187b      	adds	r3, r7, r1
 80006da:	2207      	movs	r2, #7
 80006dc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006de:	187b      	adds	r3, r7, r1
 80006e0:	2202      	movs	r2, #2
 80006e2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e4:	187b      	adds	r3, r7, r1
 80006e6:	2200      	movs	r2, #0
 80006e8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006ea:	187b      	adds	r3, r7, r1
 80006ec:	2200      	movs	r2, #0
 80006ee:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006f0:	187b      	adds	r3, r7, r1
 80006f2:	2101      	movs	r1, #1
 80006f4:	0018      	movs	r0, r3
 80006f6:	f001 fd1b 	bl	8002130 <HAL_RCC_ClockConfig>
 80006fa:	1e03      	subs	r3, r0, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006fe:	f000 f812 	bl	8000726 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000702:	003b      	movs	r3, r7
 8000704:	2220      	movs	r2, #32
 8000706:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000708:	003b      	movs	r3, r7
 800070a:	2200      	movs	r2, #0
 800070c:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800070e:	003b      	movs	r3, r7
 8000710:	0018      	movs	r0, r3
 8000712:	f001 fe5f 	bl	80023d4 <HAL_RCCEx_PeriphCLKConfig>
 8000716:	1e03      	subs	r3, r0, #0
 8000718:	d001      	beq.n	800071e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800071a:	f000 f804 	bl	8000726 <Error_Handler>
  }
}
 800071e:	46c0      	nop			; (mov r8, r8)
 8000720:	46bd      	mov	sp, r7
 8000722:	b015      	add	sp, #84	; 0x54
 8000724:	bd90      	pop	{r4, r7, pc}

08000726 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000726:	b580      	push	{r7, lr}
 8000728:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800072a:	b672      	cpsid	i
}
 800072c:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800072e:	e7fe      	b.n	800072e <Error_Handler+0x8>

08000730 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000736:	4b0f      	ldr	r3, [pc, #60]	; (8000774 <HAL_MspInit+0x44>)
 8000738:	699a      	ldr	r2, [r3, #24]
 800073a:	4b0e      	ldr	r3, [pc, #56]	; (8000774 <HAL_MspInit+0x44>)
 800073c:	2101      	movs	r1, #1
 800073e:	430a      	orrs	r2, r1
 8000740:	619a      	str	r2, [r3, #24]
 8000742:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <HAL_MspInit+0x44>)
 8000744:	699b      	ldr	r3, [r3, #24]
 8000746:	2201      	movs	r2, #1
 8000748:	4013      	ands	r3, r2
 800074a:	607b      	str	r3, [r7, #4]
 800074c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800074e:	4b09      	ldr	r3, [pc, #36]	; (8000774 <HAL_MspInit+0x44>)
 8000750:	69da      	ldr	r2, [r3, #28]
 8000752:	4b08      	ldr	r3, [pc, #32]	; (8000774 <HAL_MspInit+0x44>)
 8000754:	2180      	movs	r1, #128	; 0x80
 8000756:	0549      	lsls	r1, r1, #21
 8000758:	430a      	orrs	r2, r1
 800075a:	61da      	str	r2, [r3, #28]
 800075c:	4b05      	ldr	r3, [pc, #20]	; (8000774 <HAL_MspInit+0x44>)
 800075e:	69da      	ldr	r2, [r3, #28]
 8000760:	2380      	movs	r3, #128	; 0x80
 8000762:	055b      	lsls	r3, r3, #21
 8000764:	4013      	ands	r3, r2
 8000766:	603b      	str	r3, [r7, #0]
 8000768:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800076a:	46c0      	nop			; (mov r8, r8)
 800076c:	46bd      	mov	sp, r7
 800076e:	b002      	add	sp, #8
 8000770:	bd80      	pop	{r7, pc}
 8000772:	46c0      	nop			; (mov r8, r8)
 8000774:	40021000 	.word	0x40021000

08000778 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800077c:	e7fe      	b.n	800077c <NMI_Handler+0x4>

0800077e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800077e:	b580      	push	{r7, lr}
 8000780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000782:	e7fe      	b.n	8000782 <HardFault_Handler+0x4>

08000784 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000788:	46c0      	nop			; (mov r8, r8)
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}

0800078e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800078e:	b580      	push	{r7, lr}
 8000790:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000792:	46c0      	nop			; (mov r8, r8)
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}

08000798 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800079c:	f000 f9f6 	bl	8000b8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007a0:	46c0      	nop			; (mov r8, r8)
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
	...

080007a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b086      	sub	sp, #24
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007b0:	4a14      	ldr	r2, [pc, #80]	; (8000804 <_sbrk+0x5c>)
 80007b2:	4b15      	ldr	r3, [pc, #84]	; (8000808 <_sbrk+0x60>)
 80007b4:	1ad3      	subs	r3, r2, r3
 80007b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007bc:	4b13      	ldr	r3, [pc, #76]	; (800080c <_sbrk+0x64>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d102      	bne.n	80007ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007c4:	4b11      	ldr	r3, [pc, #68]	; (800080c <_sbrk+0x64>)
 80007c6:	4a12      	ldr	r2, [pc, #72]	; (8000810 <_sbrk+0x68>)
 80007c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007ca:	4b10      	ldr	r3, [pc, #64]	; (800080c <_sbrk+0x64>)
 80007cc:	681a      	ldr	r2, [r3, #0]
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	18d3      	adds	r3, r2, r3
 80007d2:	693a      	ldr	r2, [r7, #16]
 80007d4:	429a      	cmp	r2, r3
 80007d6:	d207      	bcs.n	80007e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007d8:	f003 fb6a 	bl	8003eb0 <__errno>
 80007dc:	0003      	movs	r3, r0
 80007de:	220c      	movs	r2, #12
 80007e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007e2:	2301      	movs	r3, #1
 80007e4:	425b      	negs	r3, r3
 80007e6:	e009      	b.n	80007fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007e8:	4b08      	ldr	r3, [pc, #32]	; (800080c <_sbrk+0x64>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007ee:	4b07      	ldr	r3, [pc, #28]	; (800080c <_sbrk+0x64>)
 80007f0:	681a      	ldr	r2, [r3, #0]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	18d2      	adds	r2, r2, r3
 80007f6:	4b05      	ldr	r3, [pc, #20]	; (800080c <_sbrk+0x64>)
 80007f8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80007fa:	68fb      	ldr	r3, [r7, #12]
}
 80007fc:	0018      	movs	r0, r3
 80007fe:	46bd      	mov	sp, r7
 8000800:	b006      	add	sp, #24
 8000802:	bd80      	pop	{r7, pc}
 8000804:	20002000 	.word	0x20002000
 8000808:	00000400 	.word	0x00000400
 800080c:	200000d8 	.word	0x200000d8
 8000810:	200002c0 	.word	0x200002c0

08000814 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000818:	46c0      	nop			; (mov r8, r8)
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
	...

08000820 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b08a      	sub	sp, #40	; 0x28
 8000824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000826:	2320      	movs	r3, #32
 8000828:	18fb      	adds	r3, r7, r3
 800082a:	0018      	movs	r0, r3
 800082c:	2308      	movs	r3, #8
 800082e:	001a      	movs	r2, r3
 8000830:	2100      	movs	r1, #0
 8000832:	f003 fb70 	bl	8003f16 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000836:	1d3b      	adds	r3, r7, #4
 8000838:	0018      	movs	r0, r3
 800083a:	231c      	movs	r3, #28
 800083c:	001a      	movs	r2, r3
 800083e:	2100      	movs	r1, #0
 8000840:	f003 fb69 	bl	8003f16 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000844:	4b2a      	ldr	r3, [pc, #168]	; (80008f0 <MX_TIM3_Init+0xd0>)
 8000846:	4a2b      	ldr	r2, [pc, #172]	; (80008f4 <MX_TIM3_Init+0xd4>)
 8000848:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 960;
 800084a:	4b29      	ldr	r3, [pc, #164]	; (80008f0 <MX_TIM3_Init+0xd0>)
 800084c:	22f0      	movs	r2, #240	; 0xf0
 800084e:	0092      	lsls	r2, r2, #2
 8000850:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000852:	4b27      	ldr	r3, [pc, #156]	; (80008f0 <MX_TIM3_Init+0xd0>)
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8000858:	4b25      	ldr	r3, [pc, #148]	; (80008f0 <MX_TIM3_Init+0xd0>)
 800085a:	22fa      	movs	r2, #250	; 0xfa
 800085c:	0092      	lsls	r2, r2, #2
 800085e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000860:	4b23      	ldr	r3, [pc, #140]	; (80008f0 <MX_TIM3_Init+0xd0>)
 8000862:	2200      	movs	r2, #0
 8000864:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000866:	4b22      	ldr	r3, [pc, #136]	; (80008f0 <MX_TIM3_Init+0xd0>)
 8000868:	2280      	movs	r2, #128	; 0x80
 800086a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800086c:	4b20      	ldr	r3, [pc, #128]	; (80008f0 <MX_TIM3_Init+0xd0>)
 800086e:	0018      	movs	r0, r3
 8000870:	f001 fec2 	bl	80025f8 <HAL_TIM_PWM_Init>
 8000874:	1e03      	subs	r3, r0, #0
 8000876:	d001      	beq.n	800087c <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8000878:	f7ff ff55 	bl	8000726 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800087c:	2120      	movs	r1, #32
 800087e:	187b      	adds	r3, r7, r1
 8000880:	2200      	movs	r2, #0
 8000882:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000884:	187b      	adds	r3, r7, r1
 8000886:	2200      	movs	r2, #0
 8000888:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800088a:	187a      	adds	r2, r7, r1
 800088c:	4b18      	ldr	r3, [pc, #96]	; (80008f0 <MX_TIM3_Init+0xd0>)
 800088e:	0011      	movs	r1, r2
 8000890:	0018      	movs	r0, r3
 8000892:	f002 fb0f 	bl	8002eb4 <HAL_TIMEx_MasterConfigSynchronization>
 8000896:	1e03      	subs	r3, r0, #0
 8000898:	d001      	beq.n	800089e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800089a:	f7ff ff44 	bl	8000726 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	2260      	movs	r2, #96	; 0x60
 80008a2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80008a4:	1d3b      	adds	r3, r7, #4
 80008a6:	2200      	movs	r2, #0
 80008a8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008aa:	1d3b      	adds	r3, r7, #4
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008b0:	1d3b      	adds	r3, r7, #4
 80008b2:	2200      	movs	r2, #0
 80008b4:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008b6:	1d39      	adds	r1, r7, #4
 80008b8:	4b0d      	ldr	r3, [pc, #52]	; (80008f0 <MX_TIM3_Init+0xd0>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	0018      	movs	r0, r3
 80008be:	f001 ff9d 	bl	80027fc <HAL_TIM_PWM_ConfigChannel>
 80008c2:	1e03      	subs	r3, r0, #0
 80008c4:	d001      	beq.n	80008ca <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80008c6:	f7ff ff2e 	bl	8000726 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80008ca:	1d39      	adds	r1, r7, #4
 80008cc:	4b08      	ldr	r3, [pc, #32]	; (80008f0 <MX_TIM3_Init+0xd0>)
 80008ce:	2204      	movs	r2, #4
 80008d0:	0018      	movs	r0, r3
 80008d2:	f001 ff93 	bl	80027fc <HAL_TIM_PWM_ConfigChannel>
 80008d6:	1e03      	subs	r3, r0, #0
 80008d8:	d001      	beq.n	80008de <MX_TIM3_Init+0xbe>
  {
    Error_Handler();
 80008da:	f7ff ff24 	bl	8000726 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80008de:	4b04      	ldr	r3, [pc, #16]	; (80008f0 <MX_TIM3_Init+0xd0>)
 80008e0:	0018      	movs	r0, r3
 80008e2:	f000 f827 	bl	8000934 <HAL_TIM_MspPostInit>

}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	46bd      	mov	sp, r7
 80008ea:	b00a      	add	sp, #40	; 0x28
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	46c0      	nop			; (mov r8, r8)
 80008f0:	200000dc 	.word	0x200000dc
 80008f4:	40000400 	.word	0x40000400

080008f8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a09      	ldr	r2, [pc, #36]	; (800092c <HAL_TIM_PWM_MspInit+0x34>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d10b      	bne.n	8000922 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800090a:	4b09      	ldr	r3, [pc, #36]	; (8000930 <HAL_TIM_PWM_MspInit+0x38>)
 800090c:	69da      	ldr	r2, [r3, #28]
 800090e:	4b08      	ldr	r3, [pc, #32]	; (8000930 <HAL_TIM_PWM_MspInit+0x38>)
 8000910:	2102      	movs	r1, #2
 8000912:	430a      	orrs	r2, r1
 8000914:	61da      	str	r2, [r3, #28]
 8000916:	4b06      	ldr	r3, [pc, #24]	; (8000930 <HAL_TIM_PWM_MspInit+0x38>)
 8000918:	69db      	ldr	r3, [r3, #28]
 800091a:	2202      	movs	r2, #2
 800091c:	4013      	ands	r3, r2
 800091e:	60fb      	str	r3, [r7, #12]
 8000920:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	46bd      	mov	sp, r7
 8000926:	b004      	add	sp, #16
 8000928:	bd80      	pop	{r7, pc}
 800092a:	46c0      	nop			; (mov r8, r8)
 800092c:	40000400 	.word	0x40000400
 8000930:	40021000 	.word	0x40021000

08000934 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000934:	b590      	push	{r4, r7, lr}
 8000936:	b089      	sub	sp, #36	; 0x24
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800093c:	240c      	movs	r4, #12
 800093e:	193b      	adds	r3, r7, r4
 8000940:	0018      	movs	r0, r3
 8000942:	2314      	movs	r3, #20
 8000944:	001a      	movs	r2, r3
 8000946:	2100      	movs	r1, #0
 8000948:	f003 fae5 	bl	8003f16 <memset>
  if(timHandle->Instance==TIM3)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a15      	ldr	r2, [pc, #84]	; (80009a8 <HAL_TIM_MspPostInit+0x74>)
 8000952:	4293      	cmp	r3, r2
 8000954:	d124      	bne.n	80009a0 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000956:	4b15      	ldr	r3, [pc, #84]	; (80009ac <HAL_TIM_MspPostInit+0x78>)
 8000958:	695a      	ldr	r2, [r3, #20]
 800095a:	4b14      	ldr	r3, [pc, #80]	; (80009ac <HAL_TIM_MspPostInit+0x78>)
 800095c:	2180      	movs	r1, #128	; 0x80
 800095e:	0289      	lsls	r1, r1, #10
 8000960:	430a      	orrs	r2, r1
 8000962:	615a      	str	r2, [r3, #20]
 8000964:	4b11      	ldr	r3, [pc, #68]	; (80009ac <HAL_TIM_MspPostInit+0x78>)
 8000966:	695a      	ldr	r2, [r3, #20]
 8000968:	2380      	movs	r3, #128	; 0x80
 800096a:	029b      	lsls	r3, r3, #10
 800096c:	4013      	ands	r3, r2
 800096e:	60bb      	str	r3, [r7, #8]
 8000970:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_PWM_1_Pin|MOTOR_PWM_2_Pin;
 8000972:	0021      	movs	r1, r4
 8000974:	187b      	adds	r3, r7, r1
 8000976:	22c0      	movs	r2, #192	; 0xc0
 8000978:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2202      	movs	r2, #2
 800097e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	187b      	adds	r3, r7, r1
 8000982:	2200      	movs	r2, #0
 8000984:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2200      	movs	r2, #0
 800098a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800098c:	187b      	adds	r3, r7, r1
 800098e:	2201      	movs	r2, #1
 8000990:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000992:	187a      	adds	r2, r7, r1
 8000994:	2390      	movs	r3, #144	; 0x90
 8000996:	05db      	lsls	r3, r3, #23
 8000998:	0011      	movs	r1, r2
 800099a:	0018      	movs	r0, r3
 800099c:	f000 f9ea 	bl	8000d74 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80009a0:	46c0      	nop			; (mov r8, r8)
 80009a2:	46bd      	mov	sp, r7
 80009a4:	b009      	add	sp, #36	; 0x24
 80009a6:	bd90      	pop	{r4, r7, pc}
 80009a8:	40000400 	.word	0x40000400
 80009ac:	40021000 	.word	0x40021000

080009b0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009b4:	4b14      	ldr	r3, [pc, #80]	; (8000a08 <MX_USART2_UART_Init+0x58>)
 80009b6:	4a15      	ldr	r2, [pc, #84]	; (8000a0c <MX_USART2_UART_Init+0x5c>)
 80009b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009ba:	4b13      	ldr	r3, [pc, #76]	; (8000a08 <MX_USART2_UART_Init+0x58>)
 80009bc:	22e1      	movs	r2, #225	; 0xe1
 80009be:	0252      	lsls	r2, r2, #9
 80009c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009c2:	4b11      	ldr	r3, [pc, #68]	; (8000a08 <MX_USART2_UART_Init+0x58>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009c8:	4b0f      	ldr	r3, [pc, #60]	; (8000a08 <MX_USART2_UART_Init+0x58>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009ce:	4b0e      	ldr	r3, [pc, #56]	; (8000a08 <MX_USART2_UART_Init+0x58>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009d4:	4b0c      	ldr	r3, [pc, #48]	; (8000a08 <MX_USART2_UART_Init+0x58>)
 80009d6:	220c      	movs	r2, #12
 80009d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009da:	4b0b      	ldr	r3, [pc, #44]	; (8000a08 <MX_USART2_UART_Init+0x58>)
 80009dc:	2200      	movs	r2, #0
 80009de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009e0:	4b09      	ldr	r3, [pc, #36]	; (8000a08 <MX_USART2_UART_Init+0x58>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009e6:	4b08      	ldr	r3, [pc, #32]	; (8000a08 <MX_USART2_UART_Init+0x58>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009ec:	4b06      	ldr	r3, [pc, #24]	; (8000a08 <MX_USART2_UART_Init+0x58>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009f2:	4b05      	ldr	r3, [pc, #20]	; (8000a08 <MX_USART2_UART_Init+0x58>)
 80009f4:	0018      	movs	r0, r3
 80009f6:	f002 fab5 	bl	8002f64 <HAL_UART_Init>
 80009fa:	1e03      	subs	r3, r0, #0
 80009fc:	d001      	beq.n	8000a02 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80009fe:	f7ff fe92 	bl	8000726 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a02:	46c0      	nop			; (mov r8, r8)
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	20000124 	.word	0x20000124
 8000a0c:	40004400 	.word	0x40004400

08000a10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a10:	b590      	push	{r4, r7, lr}
 8000a12:	b08b      	sub	sp, #44	; 0x2c
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a18:	2414      	movs	r4, #20
 8000a1a:	193b      	adds	r3, r7, r4
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	2314      	movs	r3, #20
 8000a20:	001a      	movs	r2, r3
 8000a22:	2100      	movs	r1, #0
 8000a24:	f003 fa77 	bl	8003f16 <memset>
  if(uartHandle->Instance==USART2)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a1c      	ldr	r2, [pc, #112]	; (8000aa0 <HAL_UART_MspInit+0x90>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d132      	bne.n	8000a98 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a32:	4b1c      	ldr	r3, [pc, #112]	; (8000aa4 <HAL_UART_MspInit+0x94>)
 8000a34:	69da      	ldr	r2, [r3, #28]
 8000a36:	4b1b      	ldr	r3, [pc, #108]	; (8000aa4 <HAL_UART_MspInit+0x94>)
 8000a38:	2180      	movs	r1, #128	; 0x80
 8000a3a:	0289      	lsls	r1, r1, #10
 8000a3c:	430a      	orrs	r2, r1
 8000a3e:	61da      	str	r2, [r3, #28]
 8000a40:	4b18      	ldr	r3, [pc, #96]	; (8000aa4 <HAL_UART_MspInit+0x94>)
 8000a42:	69da      	ldr	r2, [r3, #28]
 8000a44:	2380      	movs	r3, #128	; 0x80
 8000a46:	029b      	lsls	r3, r3, #10
 8000a48:	4013      	ands	r3, r2
 8000a4a:	613b      	str	r3, [r7, #16]
 8000a4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4e:	4b15      	ldr	r3, [pc, #84]	; (8000aa4 <HAL_UART_MspInit+0x94>)
 8000a50:	695a      	ldr	r2, [r3, #20]
 8000a52:	4b14      	ldr	r3, [pc, #80]	; (8000aa4 <HAL_UART_MspInit+0x94>)
 8000a54:	2180      	movs	r1, #128	; 0x80
 8000a56:	0289      	lsls	r1, r1, #10
 8000a58:	430a      	orrs	r2, r1
 8000a5a:	615a      	str	r2, [r3, #20]
 8000a5c:	4b11      	ldr	r3, [pc, #68]	; (8000aa4 <HAL_UART_MspInit+0x94>)
 8000a5e:	695a      	ldr	r2, [r3, #20]
 8000a60:	2380      	movs	r3, #128	; 0x80
 8000a62:	029b      	lsls	r3, r3, #10
 8000a64:	4013      	ands	r3, r2
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a6a:	0021      	movs	r1, r4
 8000a6c:	187b      	adds	r3, r7, r1
 8000a6e:	220c      	movs	r2, #12
 8000a70:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a72:	187b      	adds	r3, r7, r1
 8000a74:	2202      	movs	r2, #2
 8000a76:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a78:	187b      	adds	r3, r7, r1
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7e:	187b      	adds	r3, r7, r1
 8000a80:	2200      	movs	r2, #0
 8000a82:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000a84:	187b      	adds	r3, r7, r1
 8000a86:	2201      	movs	r2, #1
 8000a88:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a8a:	187a      	adds	r2, r7, r1
 8000a8c:	2390      	movs	r3, #144	; 0x90
 8000a8e:	05db      	lsls	r3, r3, #23
 8000a90:	0011      	movs	r1, r2
 8000a92:	0018      	movs	r0, r3
 8000a94:	f000 f96e 	bl	8000d74 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000a98:	46c0      	nop			; (mov r8, r8)
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	b00b      	add	sp, #44	; 0x2c
 8000a9e:	bd90      	pop	{r4, r7, pc}
 8000aa0:	40004400 	.word	0x40004400
 8000aa4:	40021000 	.word	0x40021000

08000aa8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000aa8:	480d      	ldr	r0, [pc, #52]	; (8000ae0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000aaa:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000aac:	480d      	ldr	r0, [pc, #52]	; (8000ae4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000aae:	490e      	ldr	r1, [pc, #56]	; (8000ae8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ab0:	4a0e      	ldr	r2, [pc, #56]	; (8000aec <LoopForever+0xe>)
  movs r3, #0
 8000ab2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ab4:	e002      	b.n	8000abc <LoopCopyDataInit>

08000ab6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ab6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ab8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aba:	3304      	adds	r3, #4

08000abc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000abc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000abe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ac0:	d3f9      	bcc.n	8000ab6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ac2:	4a0b      	ldr	r2, [pc, #44]	; (8000af0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ac4:	4c0b      	ldr	r4, [pc, #44]	; (8000af4 <LoopForever+0x16>)
  movs r3, #0
 8000ac6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ac8:	e001      	b.n	8000ace <LoopFillZerobss>

08000aca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000acc:	3204      	adds	r2, #4

08000ace <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ace:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ad0:	d3fb      	bcc.n	8000aca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000ad2:	f7ff fe9f 	bl	8000814 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000ad6:	f003 f9f1 	bl	8003ebc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ada:	f7ff fced 	bl	80004b8 <main>

08000ade <LoopForever>:

LoopForever:
    b LoopForever
 8000ade:	e7fe      	b.n	8000ade <LoopForever>
  ldr   r0, =_estack
 8000ae0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000ae4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ae8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000aec:	080049d4 	.word	0x080049d4
  ldr r2, =_sbss
 8000af0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000af4:	200002c0 	.word	0x200002c0

08000af8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000af8:	e7fe      	b.n	8000af8 <ADC1_IRQHandler>
	...

08000afc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b00:	4b07      	ldr	r3, [pc, #28]	; (8000b20 <HAL_Init+0x24>)
 8000b02:	681a      	ldr	r2, [r3, #0]
 8000b04:	4b06      	ldr	r3, [pc, #24]	; (8000b20 <HAL_Init+0x24>)
 8000b06:	2110      	movs	r1, #16
 8000b08:	430a      	orrs	r2, r1
 8000b0a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000b0c:	2000      	movs	r0, #0
 8000b0e:	f000 f809 	bl	8000b24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b12:	f7ff fe0d 	bl	8000730 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b16:	2300      	movs	r3, #0
}
 8000b18:	0018      	movs	r0, r3
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	46c0      	nop			; (mov r8, r8)
 8000b20:	40022000 	.word	0x40022000

08000b24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b24:	b590      	push	{r4, r7, lr}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b2c:	4b14      	ldr	r3, [pc, #80]	; (8000b80 <HAL_InitTick+0x5c>)
 8000b2e:	681c      	ldr	r4, [r3, #0]
 8000b30:	4b14      	ldr	r3, [pc, #80]	; (8000b84 <HAL_InitTick+0x60>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	0019      	movs	r1, r3
 8000b36:	23fa      	movs	r3, #250	; 0xfa
 8000b38:	0098      	lsls	r0, r3, #2
 8000b3a:	f7ff faf7 	bl	800012c <__udivsi3>
 8000b3e:	0003      	movs	r3, r0
 8000b40:	0019      	movs	r1, r3
 8000b42:	0020      	movs	r0, r4
 8000b44:	f7ff faf2 	bl	800012c <__udivsi3>
 8000b48:	0003      	movs	r3, r0
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f000 f905 	bl	8000d5a <HAL_SYSTICK_Config>
 8000b50:	1e03      	subs	r3, r0, #0
 8000b52:	d001      	beq.n	8000b58 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000b54:	2301      	movs	r3, #1
 8000b56:	e00f      	b.n	8000b78 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2b03      	cmp	r3, #3
 8000b5c:	d80b      	bhi.n	8000b76 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b5e:	6879      	ldr	r1, [r7, #4]
 8000b60:	2301      	movs	r3, #1
 8000b62:	425b      	negs	r3, r3
 8000b64:	2200      	movs	r2, #0
 8000b66:	0018      	movs	r0, r3
 8000b68:	f000 f8e2 	bl	8000d30 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b6c:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <HAL_InitTick+0x64>)
 8000b6e:	687a      	ldr	r2, [r7, #4]
 8000b70:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000b72:	2300      	movs	r3, #0
 8000b74:	e000      	b.n	8000b78 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000b76:	2301      	movs	r3, #1
}
 8000b78:	0018      	movs	r0, r3
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	b003      	add	sp, #12
 8000b7e:	bd90      	pop	{r4, r7, pc}
 8000b80:	20000000 	.word	0x20000000
 8000b84:	20000008 	.word	0x20000008
 8000b88:	20000004 	.word	0x20000004

08000b8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b90:	4b05      	ldr	r3, [pc, #20]	; (8000ba8 <HAL_IncTick+0x1c>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	001a      	movs	r2, r3
 8000b96:	4b05      	ldr	r3, [pc, #20]	; (8000bac <HAL_IncTick+0x20>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	18d2      	adds	r2, r2, r3
 8000b9c:	4b03      	ldr	r3, [pc, #12]	; (8000bac <HAL_IncTick+0x20>)
 8000b9e:	601a      	str	r2, [r3, #0]
}
 8000ba0:	46c0      	nop			; (mov r8, r8)
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	46c0      	nop			; (mov r8, r8)
 8000ba8:	20000008 	.word	0x20000008
 8000bac:	200001a8 	.word	0x200001a8

08000bb0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000bb4:	4b02      	ldr	r3, [pc, #8]	; (8000bc0 <HAL_GetTick+0x10>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
}
 8000bb8:	0018      	movs	r0, r3
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	46c0      	nop			; (mov r8, r8)
 8000bc0:	200001a8 	.word	0x200001a8

08000bc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b084      	sub	sp, #16
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bcc:	f7ff fff0 	bl	8000bb0 <HAL_GetTick>
 8000bd0:	0003      	movs	r3, r0
 8000bd2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	3301      	adds	r3, #1
 8000bdc:	d005      	beq.n	8000bea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bde:	4b0a      	ldr	r3, [pc, #40]	; (8000c08 <HAL_Delay+0x44>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	001a      	movs	r2, r3
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	189b      	adds	r3, r3, r2
 8000be8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	f7ff ffe0 	bl	8000bb0 <HAL_GetTick>
 8000bf0:	0002      	movs	r2, r0
 8000bf2:	68bb      	ldr	r3, [r7, #8]
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	68fa      	ldr	r2, [r7, #12]
 8000bf8:	429a      	cmp	r2, r3
 8000bfa:	d8f7      	bhi.n	8000bec <HAL_Delay+0x28>
  {
  }
}
 8000bfc:	46c0      	nop			; (mov r8, r8)
 8000bfe:	46c0      	nop			; (mov r8, r8)
 8000c00:	46bd      	mov	sp, r7
 8000c02:	b004      	add	sp, #16
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	46c0      	nop			; (mov r8, r8)
 8000c08:	20000008 	.word	0x20000008

08000c0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c0c:	b590      	push	{r4, r7, lr}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	0002      	movs	r2, r0
 8000c14:	6039      	str	r1, [r7, #0]
 8000c16:	1dfb      	adds	r3, r7, #7
 8000c18:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c1a:	1dfb      	adds	r3, r7, #7
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	2b7f      	cmp	r3, #127	; 0x7f
 8000c20:	d828      	bhi.n	8000c74 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c22:	4a2f      	ldr	r2, [pc, #188]	; (8000ce0 <__NVIC_SetPriority+0xd4>)
 8000c24:	1dfb      	adds	r3, r7, #7
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	b25b      	sxtb	r3, r3
 8000c2a:	089b      	lsrs	r3, r3, #2
 8000c2c:	33c0      	adds	r3, #192	; 0xc0
 8000c2e:	009b      	lsls	r3, r3, #2
 8000c30:	589b      	ldr	r3, [r3, r2]
 8000c32:	1dfa      	adds	r2, r7, #7
 8000c34:	7812      	ldrb	r2, [r2, #0]
 8000c36:	0011      	movs	r1, r2
 8000c38:	2203      	movs	r2, #3
 8000c3a:	400a      	ands	r2, r1
 8000c3c:	00d2      	lsls	r2, r2, #3
 8000c3e:	21ff      	movs	r1, #255	; 0xff
 8000c40:	4091      	lsls	r1, r2
 8000c42:	000a      	movs	r2, r1
 8000c44:	43d2      	mvns	r2, r2
 8000c46:	401a      	ands	r2, r3
 8000c48:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	019b      	lsls	r3, r3, #6
 8000c4e:	22ff      	movs	r2, #255	; 0xff
 8000c50:	401a      	ands	r2, r3
 8000c52:	1dfb      	adds	r3, r7, #7
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	0018      	movs	r0, r3
 8000c58:	2303      	movs	r3, #3
 8000c5a:	4003      	ands	r3, r0
 8000c5c:	00db      	lsls	r3, r3, #3
 8000c5e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c60:	481f      	ldr	r0, [pc, #124]	; (8000ce0 <__NVIC_SetPriority+0xd4>)
 8000c62:	1dfb      	adds	r3, r7, #7
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	b25b      	sxtb	r3, r3
 8000c68:	089b      	lsrs	r3, r3, #2
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	33c0      	adds	r3, #192	; 0xc0
 8000c6e:	009b      	lsls	r3, r3, #2
 8000c70:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000c72:	e031      	b.n	8000cd8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c74:	4a1b      	ldr	r2, [pc, #108]	; (8000ce4 <__NVIC_SetPriority+0xd8>)
 8000c76:	1dfb      	adds	r3, r7, #7
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	0019      	movs	r1, r3
 8000c7c:	230f      	movs	r3, #15
 8000c7e:	400b      	ands	r3, r1
 8000c80:	3b08      	subs	r3, #8
 8000c82:	089b      	lsrs	r3, r3, #2
 8000c84:	3306      	adds	r3, #6
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	18d3      	adds	r3, r2, r3
 8000c8a:	3304      	adds	r3, #4
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	1dfa      	adds	r2, r7, #7
 8000c90:	7812      	ldrb	r2, [r2, #0]
 8000c92:	0011      	movs	r1, r2
 8000c94:	2203      	movs	r2, #3
 8000c96:	400a      	ands	r2, r1
 8000c98:	00d2      	lsls	r2, r2, #3
 8000c9a:	21ff      	movs	r1, #255	; 0xff
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	000a      	movs	r2, r1
 8000ca0:	43d2      	mvns	r2, r2
 8000ca2:	401a      	ands	r2, r3
 8000ca4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	019b      	lsls	r3, r3, #6
 8000caa:	22ff      	movs	r2, #255	; 0xff
 8000cac:	401a      	ands	r2, r3
 8000cae:	1dfb      	adds	r3, r7, #7
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	4003      	ands	r3, r0
 8000cb8:	00db      	lsls	r3, r3, #3
 8000cba:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cbc:	4809      	ldr	r0, [pc, #36]	; (8000ce4 <__NVIC_SetPriority+0xd8>)
 8000cbe:	1dfb      	adds	r3, r7, #7
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	001c      	movs	r4, r3
 8000cc4:	230f      	movs	r3, #15
 8000cc6:	4023      	ands	r3, r4
 8000cc8:	3b08      	subs	r3, #8
 8000cca:	089b      	lsrs	r3, r3, #2
 8000ccc:	430a      	orrs	r2, r1
 8000cce:	3306      	adds	r3, #6
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	18c3      	adds	r3, r0, r3
 8000cd4:	3304      	adds	r3, #4
 8000cd6:	601a      	str	r2, [r3, #0]
}
 8000cd8:	46c0      	nop			; (mov r8, r8)
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	b003      	add	sp, #12
 8000cde:	bd90      	pop	{r4, r7, pc}
 8000ce0:	e000e100 	.word	0xe000e100
 8000ce4:	e000ed00 	.word	0xe000ed00

08000ce8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	1e5a      	subs	r2, r3, #1
 8000cf4:	2380      	movs	r3, #128	; 0x80
 8000cf6:	045b      	lsls	r3, r3, #17
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d301      	bcc.n	8000d00 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	e010      	b.n	8000d22 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d00:	4b0a      	ldr	r3, [pc, #40]	; (8000d2c <SysTick_Config+0x44>)
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	3a01      	subs	r2, #1
 8000d06:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d08:	2301      	movs	r3, #1
 8000d0a:	425b      	negs	r3, r3
 8000d0c:	2103      	movs	r1, #3
 8000d0e:	0018      	movs	r0, r3
 8000d10:	f7ff ff7c 	bl	8000c0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d14:	4b05      	ldr	r3, [pc, #20]	; (8000d2c <SysTick_Config+0x44>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d1a:	4b04      	ldr	r3, [pc, #16]	; (8000d2c <SysTick_Config+0x44>)
 8000d1c:	2207      	movs	r2, #7
 8000d1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d20:	2300      	movs	r3, #0
}
 8000d22:	0018      	movs	r0, r3
 8000d24:	46bd      	mov	sp, r7
 8000d26:	b002      	add	sp, #8
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	46c0      	nop			; (mov r8, r8)
 8000d2c:	e000e010 	.word	0xe000e010

08000d30 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	60b9      	str	r1, [r7, #8]
 8000d38:	607a      	str	r2, [r7, #4]
 8000d3a:	210f      	movs	r1, #15
 8000d3c:	187b      	adds	r3, r7, r1
 8000d3e:	1c02      	adds	r2, r0, #0
 8000d40:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000d42:	68ba      	ldr	r2, [r7, #8]
 8000d44:	187b      	adds	r3, r7, r1
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	b25b      	sxtb	r3, r3
 8000d4a:	0011      	movs	r1, r2
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	f7ff ff5d 	bl	8000c0c <__NVIC_SetPriority>
}
 8000d52:	46c0      	nop			; (mov r8, r8)
 8000d54:	46bd      	mov	sp, r7
 8000d56:	b004      	add	sp, #16
 8000d58:	bd80      	pop	{r7, pc}

08000d5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d5a:	b580      	push	{r7, lr}
 8000d5c:	b082      	sub	sp, #8
 8000d5e:	af00      	add	r7, sp, #0
 8000d60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	0018      	movs	r0, r3
 8000d66:	f7ff ffbf 	bl	8000ce8 <SysTick_Config>
 8000d6a:	0003      	movs	r3, r0
}
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	b002      	add	sp, #8
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b086      	sub	sp, #24
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d82:	e14f      	b.n	8001024 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	2101      	movs	r1, #1
 8000d8a:	697a      	ldr	r2, [r7, #20]
 8000d8c:	4091      	lsls	r1, r2
 8000d8e:	000a      	movs	r2, r1
 8000d90:	4013      	ands	r3, r2
 8000d92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d100      	bne.n	8000d9c <HAL_GPIO_Init+0x28>
 8000d9a:	e140      	b.n	800101e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	2203      	movs	r2, #3
 8000da2:	4013      	ands	r3, r2
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d005      	beq.n	8000db4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	2203      	movs	r2, #3
 8000dae:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000db0:	2b02      	cmp	r3, #2
 8000db2:	d130      	bne.n	8000e16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	689b      	ldr	r3, [r3, #8]
 8000db8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	2203      	movs	r2, #3
 8000dc0:	409a      	lsls	r2, r3
 8000dc2:	0013      	movs	r3, r2
 8000dc4:	43da      	mvns	r2, r3
 8000dc6:	693b      	ldr	r3, [r7, #16]
 8000dc8:	4013      	ands	r3, r2
 8000dca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	68da      	ldr	r2, [r3, #12]
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	005b      	lsls	r3, r3, #1
 8000dd4:	409a      	lsls	r2, r3
 8000dd6:	0013      	movs	r3, r2
 8000dd8:	693a      	ldr	r2, [r7, #16]
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	693a      	ldr	r2, [r7, #16]
 8000de2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dea:	2201      	movs	r2, #1
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	409a      	lsls	r2, r3
 8000df0:	0013      	movs	r3, r2
 8000df2:	43da      	mvns	r2, r3
 8000df4:	693b      	ldr	r3, [r7, #16]
 8000df6:	4013      	ands	r3, r2
 8000df8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	091b      	lsrs	r3, r3, #4
 8000e00:	2201      	movs	r2, #1
 8000e02:	401a      	ands	r2, r3
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	409a      	lsls	r2, r3
 8000e08:	0013      	movs	r3, r2
 8000e0a:	693a      	ldr	r2, [r7, #16]
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	2203      	movs	r2, #3
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	2b03      	cmp	r3, #3
 8000e20:	d017      	beq.n	8000e52 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	68db      	ldr	r3, [r3, #12]
 8000e26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	2203      	movs	r2, #3
 8000e2e:	409a      	lsls	r2, r3
 8000e30:	0013      	movs	r3, r2
 8000e32:	43da      	mvns	r2, r3
 8000e34:	693b      	ldr	r3, [r7, #16]
 8000e36:	4013      	ands	r3, r2
 8000e38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	689a      	ldr	r2, [r3, #8]
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	005b      	lsls	r3, r3, #1
 8000e42:	409a      	lsls	r2, r3
 8000e44:	0013      	movs	r3, r2
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	2203      	movs	r2, #3
 8000e58:	4013      	ands	r3, r2
 8000e5a:	2b02      	cmp	r3, #2
 8000e5c:	d123      	bne.n	8000ea6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	08da      	lsrs	r2, r3, #3
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	3208      	adds	r2, #8
 8000e66:	0092      	lsls	r2, r2, #2
 8000e68:	58d3      	ldr	r3, [r2, r3]
 8000e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	2207      	movs	r2, #7
 8000e70:	4013      	ands	r3, r2
 8000e72:	009b      	lsls	r3, r3, #2
 8000e74:	220f      	movs	r2, #15
 8000e76:	409a      	lsls	r2, r3
 8000e78:	0013      	movs	r3, r2
 8000e7a:	43da      	mvns	r2, r3
 8000e7c:	693b      	ldr	r3, [r7, #16]
 8000e7e:	4013      	ands	r3, r2
 8000e80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	691a      	ldr	r2, [r3, #16]
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	2107      	movs	r1, #7
 8000e8a:	400b      	ands	r3, r1
 8000e8c:	009b      	lsls	r3, r3, #2
 8000e8e:	409a      	lsls	r2, r3
 8000e90:	0013      	movs	r3, r2
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	4313      	orrs	r3, r2
 8000e96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	08da      	lsrs	r2, r3, #3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	3208      	adds	r2, #8
 8000ea0:	0092      	lsls	r2, r2, #2
 8000ea2:	6939      	ldr	r1, [r7, #16]
 8000ea4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	2203      	movs	r2, #3
 8000eb2:	409a      	lsls	r2, r3
 8000eb4:	0013      	movs	r3, r2
 8000eb6:	43da      	mvns	r2, r3
 8000eb8:	693b      	ldr	r3, [r7, #16]
 8000eba:	4013      	ands	r3, r2
 8000ebc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	2203      	movs	r2, #3
 8000ec4:	401a      	ands	r2, r3
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	409a      	lsls	r2, r3
 8000ecc:	0013      	movs	r3, r2
 8000ece:	693a      	ldr	r2, [r7, #16]
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685a      	ldr	r2, [r3, #4]
 8000ede:	23c0      	movs	r3, #192	; 0xc0
 8000ee0:	029b      	lsls	r3, r3, #10
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	d100      	bne.n	8000ee8 <HAL_GPIO_Init+0x174>
 8000ee6:	e09a      	b.n	800101e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ee8:	4b54      	ldr	r3, [pc, #336]	; (800103c <HAL_GPIO_Init+0x2c8>)
 8000eea:	699a      	ldr	r2, [r3, #24]
 8000eec:	4b53      	ldr	r3, [pc, #332]	; (800103c <HAL_GPIO_Init+0x2c8>)
 8000eee:	2101      	movs	r1, #1
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	619a      	str	r2, [r3, #24]
 8000ef4:	4b51      	ldr	r3, [pc, #324]	; (800103c <HAL_GPIO_Init+0x2c8>)
 8000ef6:	699b      	ldr	r3, [r3, #24]
 8000ef8:	2201      	movs	r2, #1
 8000efa:	4013      	ands	r3, r2
 8000efc:	60bb      	str	r3, [r7, #8]
 8000efe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f00:	4a4f      	ldr	r2, [pc, #316]	; (8001040 <HAL_GPIO_Init+0x2cc>)
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	089b      	lsrs	r3, r3, #2
 8000f06:	3302      	adds	r3, #2
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	589b      	ldr	r3, [r3, r2]
 8000f0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	2203      	movs	r2, #3
 8000f12:	4013      	ands	r3, r2
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	220f      	movs	r2, #15
 8000f18:	409a      	lsls	r2, r3
 8000f1a:	0013      	movs	r3, r2
 8000f1c:	43da      	mvns	r2, r3
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	4013      	ands	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f24:	687a      	ldr	r2, [r7, #4]
 8000f26:	2390      	movs	r3, #144	; 0x90
 8000f28:	05db      	lsls	r3, r3, #23
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d013      	beq.n	8000f56 <HAL_GPIO_Init+0x1e2>
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4a44      	ldr	r2, [pc, #272]	; (8001044 <HAL_GPIO_Init+0x2d0>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d00d      	beq.n	8000f52 <HAL_GPIO_Init+0x1de>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4a43      	ldr	r2, [pc, #268]	; (8001048 <HAL_GPIO_Init+0x2d4>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d007      	beq.n	8000f4e <HAL_GPIO_Init+0x1da>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a42      	ldr	r2, [pc, #264]	; (800104c <HAL_GPIO_Init+0x2d8>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d101      	bne.n	8000f4a <HAL_GPIO_Init+0x1d6>
 8000f46:	2303      	movs	r3, #3
 8000f48:	e006      	b.n	8000f58 <HAL_GPIO_Init+0x1e4>
 8000f4a:	2305      	movs	r3, #5
 8000f4c:	e004      	b.n	8000f58 <HAL_GPIO_Init+0x1e4>
 8000f4e:	2302      	movs	r3, #2
 8000f50:	e002      	b.n	8000f58 <HAL_GPIO_Init+0x1e4>
 8000f52:	2301      	movs	r3, #1
 8000f54:	e000      	b.n	8000f58 <HAL_GPIO_Init+0x1e4>
 8000f56:	2300      	movs	r3, #0
 8000f58:	697a      	ldr	r2, [r7, #20]
 8000f5a:	2103      	movs	r1, #3
 8000f5c:	400a      	ands	r2, r1
 8000f5e:	0092      	lsls	r2, r2, #2
 8000f60:	4093      	lsls	r3, r2
 8000f62:	693a      	ldr	r2, [r7, #16]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f68:	4935      	ldr	r1, [pc, #212]	; (8001040 <HAL_GPIO_Init+0x2cc>)
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	089b      	lsrs	r3, r3, #2
 8000f6e:	3302      	adds	r3, #2
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f76:	4b36      	ldr	r3, [pc, #216]	; (8001050 <HAL_GPIO_Init+0x2dc>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	43da      	mvns	r2, r3
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	4013      	ands	r3, r2
 8000f84:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685a      	ldr	r2, [r3, #4]
 8000f8a:	2380      	movs	r3, #128	; 0x80
 8000f8c:	025b      	lsls	r3, r3, #9
 8000f8e:	4013      	ands	r3, r2
 8000f90:	d003      	beq.n	8000f9a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f9a:	4b2d      	ldr	r3, [pc, #180]	; (8001050 <HAL_GPIO_Init+0x2dc>)
 8000f9c:	693a      	ldr	r2, [r7, #16]
 8000f9e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000fa0:	4b2b      	ldr	r3, [pc, #172]	; (8001050 <HAL_GPIO_Init+0x2dc>)
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	43da      	mvns	r2, r3
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	4013      	ands	r3, r2
 8000fae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	685a      	ldr	r2, [r3, #4]
 8000fb4:	2380      	movs	r3, #128	; 0x80
 8000fb6:	029b      	lsls	r3, r3, #10
 8000fb8:	4013      	ands	r3, r2
 8000fba:	d003      	beq.n	8000fc4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000fc4:	4b22      	ldr	r3, [pc, #136]	; (8001050 <HAL_GPIO_Init+0x2dc>)
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fca:	4b21      	ldr	r3, [pc, #132]	; (8001050 <HAL_GPIO_Init+0x2dc>)
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	43da      	mvns	r2, r3
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	685a      	ldr	r2, [r3, #4]
 8000fde:	2380      	movs	r3, #128	; 0x80
 8000fe0:	035b      	lsls	r3, r3, #13
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	d003      	beq.n	8000fee <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	4313      	orrs	r3, r2
 8000fec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000fee:	4b18      	ldr	r3, [pc, #96]	; (8001050 <HAL_GPIO_Init+0x2dc>)
 8000ff0:	693a      	ldr	r2, [r7, #16]
 8000ff2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000ff4:	4b16      	ldr	r3, [pc, #88]	; (8001050 <HAL_GPIO_Init+0x2dc>)
 8000ff6:	68db      	ldr	r3, [r3, #12]
 8000ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	43da      	mvns	r2, r3
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	4013      	ands	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	685a      	ldr	r2, [r3, #4]
 8001008:	2380      	movs	r3, #128	; 0x80
 800100a:	039b      	lsls	r3, r3, #14
 800100c:	4013      	ands	r3, r2
 800100e:	d003      	beq.n	8001018 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001010:	693a      	ldr	r2, [r7, #16]
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	4313      	orrs	r3, r2
 8001016:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001018:	4b0d      	ldr	r3, [pc, #52]	; (8001050 <HAL_GPIO_Init+0x2dc>)
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	3301      	adds	r3, #1
 8001022:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	681a      	ldr	r2, [r3, #0]
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	40da      	lsrs	r2, r3
 800102c:	1e13      	subs	r3, r2, #0
 800102e:	d000      	beq.n	8001032 <HAL_GPIO_Init+0x2be>
 8001030:	e6a8      	b.n	8000d84 <HAL_GPIO_Init+0x10>
  } 
}
 8001032:	46c0      	nop			; (mov r8, r8)
 8001034:	46c0      	nop			; (mov r8, r8)
 8001036:	46bd      	mov	sp, r7
 8001038:	b006      	add	sp, #24
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40021000 	.word	0x40021000
 8001040:	40010000 	.word	0x40010000
 8001044:	48000400 	.word	0x48000400
 8001048:	48000800 	.word	0x48000800
 800104c:	48000c00 	.word	0x48000c00
 8001050:	40010400 	.word	0x40010400

08001054 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	0008      	movs	r0, r1
 800105e:	0011      	movs	r1, r2
 8001060:	1cbb      	adds	r3, r7, #2
 8001062:	1c02      	adds	r2, r0, #0
 8001064:	801a      	strh	r2, [r3, #0]
 8001066:	1c7b      	adds	r3, r7, #1
 8001068:	1c0a      	adds	r2, r1, #0
 800106a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800106c:	1c7b      	adds	r3, r7, #1
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d004      	beq.n	800107e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001074:	1cbb      	adds	r3, r7, #2
 8001076:	881a      	ldrh	r2, [r3, #0]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800107c:	e003      	b.n	8001086 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800107e:	1cbb      	adds	r3, r7, #2
 8001080:	881a      	ldrh	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001086:	46c0      	nop			; (mov r8, r8)
 8001088:	46bd      	mov	sp, r7
 800108a:	b002      	add	sp, #8
 800108c:	bd80      	pop	{r7, pc}
	...

08001090 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d101      	bne.n	80010a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e082      	b.n	80011a8 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2241      	movs	r2, #65	; 0x41
 80010a6:	5c9b      	ldrb	r3, [r3, r2]
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d107      	bne.n	80010be <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2240      	movs	r2, #64	; 0x40
 80010b2:	2100      	movs	r1, #0
 80010b4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	0018      	movs	r0, r3
 80010ba:	f7ff f9af 	bl	800041c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2241      	movs	r2, #65	; 0x41
 80010c2:	2124      	movs	r1, #36	; 0x24
 80010c4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	2101      	movs	r1, #1
 80010d2:	438a      	bics	r2, r1
 80010d4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	685a      	ldr	r2, [r3, #4]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4934      	ldr	r1, [pc, #208]	; (80011b0 <HAL_I2C_Init+0x120>)
 80010e0:	400a      	ands	r2, r1
 80010e2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	689a      	ldr	r2, [r3, #8]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4931      	ldr	r1, [pc, #196]	; (80011b4 <HAL_I2C_Init+0x124>)
 80010f0:	400a      	ands	r2, r1
 80010f2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d108      	bne.n	800110e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	689a      	ldr	r2, [r3, #8]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2180      	movs	r1, #128	; 0x80
 8001106:	0209      	lsls	r1, r1, #8
 8001108:	430a      	orrs	r2, r1
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	e007      	b.n	800111e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	689a      	ldr	r2, [r3, #8]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2184      	movs	r1, #132	; 0x84
 8001118:	0209      	lsls	r1, r1, #8
 800111a:	430a      	orrs	r2, r1
 800111c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	68db      	ldr	r3, [r3, #12]
 8001122:	2b02      	cmp	r3, #2
 8001124:	d104      	bne.n	8001130 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	2280      	movs	r2, #128	; 0x80
 800112c:	0112      	lsls	r2, r2, #4
 800112e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	685a      	ldr	r2, [r3, #4]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	491f      	ldr	r1, [pc, #124]	; (80011b8 <HAL_I2C_Init+0x128>)
 800113c:	430a      	orrs	r2, r1
 800113e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	68da      	ldr	r2, [r3, #12]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	491a      	ldr	r1, [pc, #104]	; (80011b4 <HAL_I2C_Init+0x124>)
 800114c:	400a      	ands	r2, r1
 800114e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	691a      	ldr	r2, [r3, #16]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	695b      	ldr	r3, [r3, #20]
 8001158:	431a      	orrs	r2, r3
 800115a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	430a      	orrs	r2, r1
 8001168:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	69d9      	ldr	r1, [r3, #28]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6a1a      	ldr	r2, [r3, #32]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	430a      	orrs	r2, r1
 8001178:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2101      	movs	r1, #1
 8001186:	430a      	orrs	r2, r1
 8001188:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2241      	movs	r2, #65	; 0x41
 8001194:	2120      	movs	r1, #32
 8001196:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2200      	movs	r2, #0
 800119c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2242      	movs	r2, #66	; 0x42
 80011a2:	2100      	movs	r1, #0
 80011a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80011a6:	2300      	movs	r3, #0
}
 80011a8:	0018      	movs	r0, r3
 80011aa:	46bd      	mov	sp, r7
 80011ac:	b002      	add	sp, #8
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	f0ffffff 	.word	0xf0ffffff
 80011b4:	ffff7fff 	.word	0xffff7fff
 80011b8:	02008000 	.word	0x02008000

080011bc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80011bc:	b590      	push	{r4, r7, lr}
 80011be:	b089      	sub	sp, #36	; 0x24
 80011c0:	af02      	add	r7, sp, #8
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	0008      	movs	r0, r1
 80011c6:	607a      	str	r2, [r7, #4]
 80011c8:	0019      	movs	r1, r3
 80011ca:	230a      	movs	r3, #10
 80011cc:	18fb      	adds	r3, r7, r3
 80011ce:	1c02      	adds	r2, r0, #0
 80011d0:	801a      	strh	r2, [r3, #0]
 80011d2:	2308      	movs	r3, #8
 80011d4:	18fb      	adds	r3, r7, r3
 80011d6:	1c0a      	adds	r2, r1, #0
 80011d8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	2241      	movs	r2, #65	; 0x41
 80011de:	5c9b      	ldrb	r3, [r3, r2]
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	2b20      	cmp	r3, #32
 80011e4:	d000      	beq.n	80011e8 <HAL_I2C_Master_Transmit+0x2c>
 80011e6:	e0e7      	b.n	80013b8 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	2240      	movs	r2, #64	; 0x40
 80011ec:	5c9b      	ldrb	r3, [r3, r2]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d101      	bne.n	80011f6 <HAL_I2C_Master_Transmit+0x3a>
 80011f2:	2302      	movs	r3, #2
 80011f4:	e0e1      	b.n	80013ba <HAL_I2C_Master_Transmit+0x1fe>
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	2240      	movs	r2, #64	; 0x40
 80011fa:	2101      	movs	r1, #1
 80011fc:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80011fe:	f7ff fcd7 	bl	8000bb0 <HAL_GetTick>
 8001202:	0003      	movs	r3, r0
 8001204:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001206:	2380      	movs	r3, #128	; 0x80
 8001208:	0219      	lsls	r1, r3, #8
 800120a:	68f8      	ldr	r0, [r7, #12]
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	2319      	movs	r3, #25
 8001212:	2201      	movs	r2, #1
 8001214:	f000 fa04 	bl	8001620 <I2C_WaitOnFlagUntilTimeout>
 8001218:	1e03      	subs	r3, r0, #0
 800121a:	d001      	beq.n	8001220 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 800121c:	2301      	movs	r3, #1
 800121e:	e0cc      	b.n	80013ba <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	2241      	movs	r2, #65	; 0x41
 8001224:	2121      	movs	r1, #33	; 0x21
 8001226:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	2242      	movs	r2, #66	; 0x42
 800122c:	2110      	movs	r1, #16
 800122e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	2200      	movs	r2, #0
 8001234:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	687a      	ldr	r2, [r7, #4]
 800123a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	2208      	movs	r2, #8
 8001240:	18ba      	adds	r2, r7, r2
 8001242:	8812      	ldrh	r2, [r2, #0]
 8001244:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	2200      	movs	r2, #0
 800124a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001250:	b29b      	uxth	r3, r3
 8001252:	2bff      	cmp	r3, #255	; 0xff
 8001254:	d911      	bls.n	800127a <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	22ff      	movs	r2, #255	; 0xff
 800125a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001260:	b2da      	uxtb	r2, r3
 8001262:	2380      	movs	r3, #128	; 0x80
 8001264:	045c      	lsls	r4, r3, #17
 8001266:	230a      	movs	r3, #10
 8001268:	18fb      	adds	r3, r7, r3
 800126a:	8819      	ldrh	r1, [r3, #0]
 800126c:	68f8      	ldr	r0, [r7, #12]
 800126e:	4b55      	ldr	r3, [pc, #340]	; (80013c4 <HAL_I2C_Master_Transmit+0x208>)
 8001270:	9300      	str	r3, [sp, #0]
 8001272:	0023      	movs	r3, r4
 8001274:	f000 fb74 	bl	8001960 <I2C_TransferConfig>
 8001278:	e075      	b.n	8001366 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800127e:	b29a      	uxth	r2, r3
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001288:	b2da      	uxtb	r2, r3
 800128a:	2380      	movs	r3, #128	; 0x80
 800128c:	049c      	lsls	r4, r3, #18
 800128e:	230a      	movs	r3, #10
 8001290:	18fb      	adds	r3, r7, r3
 8001292:	8819      	ldrh	r1, [r3, #0]
 8001294:	68f8      	ldr	r0, [r7, #12]
 8001296:	4b4b      	ldr	r3, [pc, #300]	; (80013c4 <HAL_I2C_Master_Transmit+0x208>)
 8001298:	9300      	str	r3, [sp, #0]
 800129a:	0023      	movs	r3, r4
 800129c:	f000 fb60 	bl	8001960 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80012a0:	e061      	b.n	8001366 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80012a2:	697a      	ldr	r2, [r7, #20]
 80012a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	0018      	movs	r0, r3
 80012aa:	f000 f9f8 	bl	800169e <I2C_WaitOnTXISFlagUntilTimeout>
 80012ae:	1e03      	subs	r3, r0, #0
 80012b0:	d001      	beq.n	80012b6 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e081      	b.n	80013ba <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ba:	781a      	ldrb	r2, [r3, #0]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c6:	1c5a      	adds	r2, r3, #1
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012d0:	b29b      	uxth	r3, r3
 80012d2:	3b01      	subs	r3, #1
 80012d4:	b29a      	uxth	r2, r3
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012de:	3b01      	subs	r3, #1
 80012e0:	b29a      	uxth	r2, r3
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d03a      	beq.n	8001366 <HAL_I2C_Master_Transmit+0x1aa>
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d136      	bne.n	8001366 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80012f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012fa:	68f8      	ldr	r0, [r7, #12]
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	0013      	movs	r3, r2
 8001302:	2200      	movs	r2, #0
 8001304:	2180      	movs	r1, #128	; 0x80
 8001306:	f000 f98b 	bl	8001620 <I2C_WaitOnFlagUntilTimeout>
 800130a:	1e03      	subs	r3, r0, #0
 800130c:	d001      	beq.n	8001312 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e053      	b.n	80013ba <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001316:	b29b      	uxth	r3, r3
 8001318:	2bff      	cmp	r3, #255	; 0xff
 800131a:	d911      	bls.n	8001340 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	22ff      	movs	r2, #255	; 0xff
 8001320:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001326:	b2da      	uxtb	r2, r3
 8001328:	2380      	movs	r3, #128	; 0x80
 800132a:	045c      	lsls	r4, r3, #17
 800132c:	230a      	movs	r3, #10
 800132e:	18fb      	adds	r3, r7, r3
 8001330:	8819      	ldrh	r1, [r3, #0]
 8001332:	68f8      	ldr	r0, [r7, #12]
 8001334:	2300      	movs	r3, #0
 8001336:	9300      	str	r3, [sp, #0]
 8001338:	0023      	movs	r3, r4
 800133a:	f000 fb11 	bl	8001960 <I2C_TransferConfig>
 800133e:	e012      	b.n	8001366 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001344:	b29a      	uxth	r2, r3
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800134e:	b2da      	uxtb	r2, r3
 8001350:	2380      	movs	r3, #128	; 0x80
 8001352:	049c      	lsls	r4, r3, #18
 8001354:	230a      	movs	r3, #10
 8001356:	18fb      	adds	r3, r7, r3
 8001358:	8819      	ldrh	r1, [r3, #0]
 800135a:	68f8      	ldr	r0, [r7, #12]
 800135c:	2300      	movs	r3, #0
 800135e:	9300      	str	r3, [sp, #0]
 8001360:	0023      	movs	r3, r4
 8001362:	f000 fafd 	bl	8001960 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800136a:	b29b      	uxth	r3, r3
 800136c:	2b00      	cmp	r3, #0
 800136e:	d198      	bne.n	80012a2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001370:	697a      	ldr	r2, [r7, #20]
 8001372:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	0018      	movs	r0, r3
 8001378:	f000 f9d0 	bl	800171c <I2C_WaitOnSTOPFlagUntilTimeout>
 800137c:	1e03      	subs	r3, r0, #0
 800137e:	d001      	beq.n	8001384 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8001380:	2301      	movs	r3, #1
 8001382:	e01a      	b.n	80013ba <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2220      	movs	r2, #32
 800138a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	685a      	ldr	r2, [r3, #4]
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	490c      	ldr	r1, [pc, #48]	; (80013c8 <HAL_I2C_Master_Transmit+0x20c>)
 8001398:	400a      	ands	r2, r1
 800139a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	2241      	movs	r2, #65	; 0x41
 80013a0:	2120      	movs	r1, #32
 80013a2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2242      	movs	r2, #66	; 0x42
 80013a8:	2100      	movs	r1, #0
 80013aa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	2240      	movs	r2, #64	; 0x40
 80013b0:	2100      	movs	r1, #0
 80013b2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80013b4:	2300      	movs	r3, #0
 80013b6:	e000      	b.n	80013ba <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80013b8:	2302      	movs	r3, #2
  }
}
 80013ba:	0018      	movs	r0, r3
 80013bc:	46bd      	mov	sp, r7
 80013be:	b007      	add	sp, #28
 80013c0:	bd90      	pop	{r4, r7, pc}
 80013c2:	46c0      	nop			; (mov r8, r8)
 80013c4:	80002000 	.word	0x80002000
 80013c8:	fe00e800 	.word	0xfe00e800

080013cc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80013cc:	b590      	push	{r4, r7, lr}
 80013ce:	b089      	sub	sp, #36	; 0x24
 80013d0:	af02      	add	r7, sp, #8
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	0008      	movs	r0, r1
 80013d6:	607a      	str	r2, [r7, #4]
 80013d8:	0019      	movs	r1, r3
 80013da:	230a      	movs	r3, #10
 80013dc:	18fb      	adds	r3, r7, r3
 80013de:	1c02      	adds	r2, r0, #0
 80013e0:	801a      	strh	r2, [r3, #0]
 80013e2:	2308      	movs	r3, #8
 80013e4:	18fb      	adds	r3, r7, r3
 80013e6:	1c0a      	adds	r2, r1, #0
 80013e8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	2241      	movs	r2, #65	; 0x41
 80013ee:	5c9b      	ldrb	r3, [r3, r2]
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	2b20      	cmp	r3, #32
 80013f4:	d000      	beq.n	80013f8 <HAL_I2C_Master_Receive+0x2c>
 80013f6:	e0e8      	b.n	80015ca <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	2240      	movs	r2, #64	; 0x40
 80013fc:	5c9b      	ldrb	r3, [r3, r2]
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d101      	bne.n	8001406 <HAL_I2C_Master_Receive+0x3a>
 8001402:	2302      	movs	r3, #2
 8001404:	e0e2      	b.n	80015cc <HAL_I2C_Master_Receive+0x200>
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	2240      	movs	r2, #64	; 0x40
 800140a:	2101      	movs	r1, #1
 800140c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800140e:	f7ff fbcf 	bl	8000bb0 <HAL_GetTick>
 8001412:	0003      	movs	r3, r0
 8001414:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001416:	2380      	movs	r3, #128	; 0x80
 8001418:	0219      	lsls	r1, r3, #8
 800141a:	68f8      	ldr	r0, [r7, #12]
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	9300      	str	r3, [sp, #0]
 8001420:	2319      	movs	r3, #25
 8001422:	2201      	movs	r2, #1
 8001424:	f000 f8fc 	bl	8001620 <I2C_WaitOnFlagUntilTimeout>
 8001428:	1e03      	subs	r3, r0, #0
 800142a:	d001      	beq.n	8001430 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 800142c:	2301      	movs	r3, #1
 800142e:	e0cd      	b.n	80015cc <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	2241      	movs	r2, #65	; 0x41
 8001434:	2122      	movs	r1, #34	; 0x22
 8001436:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	2242      	movs	r2, #66	; 0x42
 800143c:	2110      	movs	r1, #16
 800143e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	2200      	movs	r2, #0
 8001444:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	2208      	movs	r2, #8
 8001450:	18ba      	adds	r2, r7, r2
 8001452:	8812      	ldrh	r2, [r2, #0]
 8001454:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	2200      	movs	r2, #0
 800145a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001460:	b29b      	uxth	r3, r3
 8001462:	2bff      	cmp	r3, #255	; 0xff
 8001464:	d911      	bls.n	800148a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	22ff      	movs	r2, #255	; 0xff
 800146a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001470:	b2da      	uxtb	r2, r3
 8001472:	2380      	movs	r3, #128	; 0x80
 8001474:	045c      	lsls	r4, r3, #17
 8001476:	230a      	movs	r3, #10
 8001478:	18fb      	adds	r3, r7, r3
 800147a:	8819      	ldrh	r1, [r3, #0]
 800147c:	68f8      	ldr	r0, [r7, #12]
 800147e:	4b55      	ldr	r3, [pc, #340]	; (80015d4 <HAL_I2C_Master_Receive+0x208>)
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	0023      	movs	r3, r4
 8001484:	f000 fa6c 	bl	8001960 <I2C_TransferConfig>
 8001488:	e076      	b.n	8001578 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800148e:	b29a      	uxth	r2, r3
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001498:	b2da      	uxtb	r2, r3
 800149a:	2380      	movs	r3, #128	; 0x80
 800149c:	049c      	lsls	r4, r3, #18
 800149e:	230a      	movs	r3, #10
 80014a0:	18fb      	adds	r3, r7, r3
 80014a2:	8819      	ldrh	r1, [r3, #0]
 80014a4:	68f8      	ldr	r0, [r7, #12]
 80014a6:	4b4b      	ldr	r3, [pc, #300]	; (80015d4 <HAL_I2C_Master_Receive+0x208>)
 80014a8:	9300      	str	r3, [sp, #0]
 80014aa:	0023      	movs	r3, r4
 80014ac:	f000 fa58 	bl	8001960 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80014b0:	e062      	b.n	8001578 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014b2:	697a      	ldr	r2, [r7, #20]
 80014b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	0018      	movs	r0, r3
 80014ba:	f000 f96b 	bl	8001794 <I2C_WaitOnRXNEFlagUntilTimeout>
 80014be:	1e03      	subs	r3, r0, #0
 80014c0:	d001      	beq.n	80014c6 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e082      	b.n	80015cc <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014d0:	b2d2      	uxtb	r2, r2
 80014d2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014d8:	1c5a      	adds	r2, r3, #1
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014e2:	3b01      	subs	r3, #1
 80014e4:	b29a      	uxth	r2, r3
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014ee:	b29b      	uxth	r3, r3
 80014f0:	3b01      	subs	r3, #1
 80014f2:	b29a      	uxth	r2, r3
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d03a      	beq.n	8001578 <HAL_I2C_Master_Receive+0x1ac>
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001506:	2b00      	cmp	r3, #0
 8001508:	d136      	bne.n	8001578 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800150a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800150c:	68f8      	ldr	r0, [r7, #12]
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	9300      	str	r3, [sp, #0]
 8001512:	0013      	movs	r3, r2
 8001514:	2200      	movs	r2, #0
 8001516:	2180      	movs	r1, #128	; 0x80
 8001518:	f000 f882 	bl	8001620 <I2C_WaitOnFlagUntilTimeout>
 800151c:	1e03      	subs	r3, r0, #0
 800151e:	d001      	beq.n	8001524 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8001520:	2301      	movs	r3, #1
 8001522:	e053      	b.n	80015cc <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001528:	b29b      	uxth	r3, r3
 800152a:	2bff      	cmp	r3, #255	; 0xff
 800152c:	d911      	bls.n	8001552 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	22ff      	movs	r2, #255	; 0xff
 8001532:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001538:	b2da      	uxtb	r2, r3
 800153a:	2380      	movs	r3, #128	; 0x80
 800153c:	045c      	lsls	r4, r3, #17
 800153e:	230a      	movs	r3, #10
 8001540:	18fb      	adds	r3, r7, r3
 8001542:	8819      	ldrh	r1, [r3, #0]
 8001544:	68f8      	ldr	r0, [r7, #12]
 8001546:	2300      	movs	r3, #0
 8001548:	9300      	str	r3, [sp, #0]
 800154a:	0023      	movs	r3, r4
 800154c:	f000 fa08 	bl	8001960 <I2C_TransferConfig>
 8001550:	e012      	b.n	8001578 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001556:	b29a      	uxth	r2, r3
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001560:	b2da      	uxtb	r2, r3
 8001562:	2380      	movs	r3, #128	; 0x80
 8001564:	049c      	lsls	r4, r3, #18
 8001566:	230a      	movs	r3, #10
 8001568:	18fb      	adds	r3, r7, r3
 800156a:	8819      	ldrh	r1, [r3, #0]
 800156c:	68f8      	ldr	r0, [r7, #12]
 800156e:	2300      	movs	r3, #0
 8001570:	9300      	str	r3, [sp, #0]
 8001572:	0023      	movs	r3, r4
 8001574:	f000 f9f4 	bl	8001960 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800157c:	b29b      	uxth	r3, r3
 800157e:	2b00      	cmp	r3, #0
 8001580:	d197      	bne.n	80014b2 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001582:	697a      	ldr	r2, [r7, #20]
 8001584:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	0018      	movs	r0, r3
 800158a:	f000 f8c7 	bl	800171c <I2C_WaitOnSTOPFlagUntilTimeout>
 800158e:	1e03      	subs	r3, r0, #0
 8001590:	d001      	beq.n	8001596 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e01a      	b.n	80015cc <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2220      	movs	r2, #32
 800159c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	685a      	ldr	r2, [r3, #4]
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	490b      	ldr	r1, [pc, #44]	; (80015d8 <HAL_I2C_Master_Receive+0x20c>)
 80015aa:	400a      	ands	r2, r1
 80015ac:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	2241      	movs	r2, #65	; 0x41
 80015b2:	2120      	movs	r1, #32
 80015b4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	2242      	movs	r2, #66	; 0x42
 80015ba:	2100      	movs	r1, #0
 80015bc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	2240      	movs	r2, #64	; 0x40
 80015c2:	2100      	movs	r1, #0
 80015c4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80015c6:	2300      	movs	r3, #0
 80015c8:	e000      	b.n	80015cc <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80015ca:	2302      	movs	r3, #2
  }
}
 80015cc:	0018      	movs	r0, r3
 80015ce:	46bd      	mov	sp, r7
 80015d0:	b007      	add	sp, #28
 80015d2:	bd90      	pop	{r4, r7, pc}
 80015d4:	80002400 	.word	0x80002400
 80015d8:	fe00e800 	.word	0xfe00e800

080015dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	699b      	ldr	r3, [r3, #24]
 80015ea:	2202      	movs	r2, #2
 80015ec:	4013      	ands	r3, r2
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d103      	bne.n	80015fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	2200      	movs	r2, #0
 80015f8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	2201      	movs	r2, #1
 8001602:	4013      	ands	r3, r2
 8001604:	2b01      	cmp	r3, #1
 8001606:	d007      	beq.n	8001618 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	699a      	ldr	r2, [r3, #24]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2101      	movs	r1, #1
 8001614:	430a      	orrs	r2, r1
 8001616:	619a      	str	r2, [r3, #24]
  }
}
 8001618:	46c0      	nop			; (mov r8, r8)
 800161a:	46bd      	mov	sp, r7
 800161c:	b002      	add	sp, #8
 800161e:	bd80      	pop	{r7, pc}

08001620 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	60b9      	str	r1, [r7, #8]
 800162a:	603b      	str	r3, [r7, #0]
 800162c:	1dfb      	adds	r3, r7, #7
 800162e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001630:	e021      	b.n	8001676 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	3301      	adds	r3, #1
 8001636:	d01e      	beq.n	8001676 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001638:	f7ff faba 	bl	8000bb0 <HAL_GetTick>
 800163c:	0002      	movs	r2, r0
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	683a      	ldr	r2, [r7, #0]
 8001644:	429a      	cmp	r2, r3
 8001646:	d302      	bcc.n	800164e <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d113      	bne.n	8001676 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001652:	2220      	movs	r2, #32
 8001654:	431a      	orrs	r2, r3
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	2241      	movs	r2, #65	; 0x41
 800165e:	2120      	movs	r1, #32
 8001660:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	2242      	movs	r2, #66	; 0x42
 8001666:	2100      	movs	r1, #0
 8001668:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	2240      	movs	r2, #64	; 0x40
 800166e:	2100      	movs	r1, #0
 8001670:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e00f      	b.n	8001696 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	699b      	ldr	r3, [r3, #24]
 800167c:	68ba      	ldr	r2, [r7, #8]
 800167e:	4013      	ands	r3, r2
 8001680:	68ba      	ldr	r2, [r7, #8]
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	425a      	negs	r2, r3
 8001686:	4153      	adcs	r3, r2
 8001688:	b2db      	uxtb	r3, r3
 800168a:	001a      	movs	r2, r3
 800168c:	1dfb      	adds	r3, r7, #7
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	429a      	cmp	r2, r3
 8001692:	d0ce      	beq.n	8001632 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001694:	2300      	movs	r3, #0
}
 8001696:	0018      	movs	r0, r3
 8001698:	46bd      	mov	sp, r7
 800169a:	b004      	add	sp, #16
 800169c:	bd80      	pop	{r7, pc}

0800169e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b084      	sub	sp, #16
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	60f8      	str	r0, [r7, #12]
 80016a6:	60b9      	str	r1, [r7, #8]
 80016a8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80016aa:	e02b      	b.n	8001704 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	68b9      	ldr	r1, [r7, #8]
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	0018      	movs	r0, r3
 80016b4:	f000 f8da 	bl	800186c <I2C_IsAcknowledgeFailed>
 80016b8:	1e03      	subs	r3, r0, #0
 80016ba:	d001      	beq.n	80016c0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	e029      	b.n	8001714 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	3301      	adds	r3, #1
 80016c4:	d01e      	beq.n	8001704 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016c6:	f7ff fa73 	bl	8000bb0 <HAL_GetTick>
 80016ca:	0002      	movs	r2, r0
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	68ba      	ldr	r2, [r7, #8]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d302      	bcc.n	80016dc <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d113      	bne.n	8001704 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e0:	2220      	movs	r2, #32
 80016e2:	431a      	orrs	r2, r3
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2241      	movs	r2, #65	; 0x41
 80016ec:	2120      	movs	r1, #32
 80016ee:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	2242      	movs	r2, #66	; 0x42
 80016f4:	2100      	movs	r1, #0
 80016f6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	2240      	movs	r2, #64	; 0x40
 80016fc:	2100      	movs	r1, #0
 80016fe:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001700:	2301      	movs	r3, #1
 8001702:	e007      	b.n	8001714 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	699b      	ldr	r3, [r3, #24]
 800170a:	2202      	movs	r2, #2
 800170c:	4013      	ands	r3, r2
 800170e:	2b02      	cmp	r3, #2
 8001710:	d1cc      	bne.n	80016ac <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001712:	2300      	movs	r3, #0
}
 8001714:	0018      	movs	r0, r3
 8001716:	46bd      	mov	sp, r7
 8001718:	b004      	add	sp, #16
 800171a:	bd80      	pop	{r7, pc}

0800171c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001728:	e028      	b.n	800177c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	68b9      	ldr	r1, [r7, #8]
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	0018      	movs	r0, r3
 8001732:	f000 f89b 	bl	800186c <I2C_IsAcknowledgeFailed>
 8001736:	1e03      	subs	r3, r0, #0
 8001738:	d001      	beq.n	800173e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e026      	b.n	800178c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800173e:	f7ff fa37 	bl	8000bb0 <HAL_GetTick>
 8001742:	0002      	movs	r2, r0
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	68ba      	ldr	r2, [r7, #8]
 800174a:	429a      	cmp	r2, r3
 800174c:	d302      	bcc.n	8001754 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d113      	bne.n	800177c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001758:	2220      	movs	r2, #32
 800175a:	431a      	orrs	r2, r3
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	2241      	movs	r2, #65	; 0x41
 8001764:	2120      	movs	r1, #32
 8001766:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	2242      	movs	r2, #66	; 0x42
 800176c:	2100      	movs	r1, #0
 800176e:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	2240      	movs	r2, #64	; 0x40
 8001774:	2100      	movs	r1, #0
 8001776:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e007      	b.n	800178c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	2220      	movs	r2, #32
 8001784:	4013      	ands	r3, r2
 8001786:	2b20      	cmp	r3, #32
 8001788:	d1cf      	bne.n	800172a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800178a:	2300      	movs	r3, #0
}
 800178c:	0018      	movs	r0, r3
 800178e:	46bd      	mov	sp, r7
 8001790:	b004      	add	sp, #16
 8001792:	bd80      	pop	{r7, pc}

08001794 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80017a0:	e055      	b.n	800184e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	68b9      	ldr	r1, [r7, #8]
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	0018      	movs	r0, r3
 80017aa:	f000 f85f 	bl	800186c <I2C_IsAcknowledgeFailed>
 80017ae:	1e03      	subs	r3, r0, #0
 80017b0:	d001      	beq.n	80017b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e053      	b.n	800185e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	2220      	movs	r2, #32
 80017be:	4013      	ands	r3, r2
 80017c0:	2b20      	cmp	r3, #32
 80017c2:	d129      	bne.n	8001818 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	699b      	ldr	r3, [r3, #24]
 80017ca:	2204      	movs	r2, #4
 80017cc:	4013      	ands	r3, r2
 80017ce:	2b04      	cmp	r3, #4
 80017d0:	d105      	bne.n	80017de <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80017da:	2300      	movs	r3, #0
 80017dc:	e03f      	b.n	800185e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	2220      	movs	r2, #32
 80017e4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	685a      	ldr	r2, [r3, #4]
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	491d      	ldr	r1, [pc, #116]	; (8001868 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80017f2:	400a      	ands	r2, r1
 80017f4:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	2200      	movs	r2, #0
 80017fa:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	2241      	movs	r2, #65	; 0x41
 8001800:	2120      	movs	r1, #32
 8001802:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	2242      	movs	r2, #66	; 0x42
 8001808:	2100      	movs	r1, #0
 800180a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	2240      	movs	r2, #64	; 0x40
 8001810:	2100      	movs	r1, #0
 8001812:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e022      	b.n	800185e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001818:	f7ff f9ca 	bl	8000bb0 <HAL_GetTick>
 800181c:	0002      	movs	r2, r0
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	68ba      	ldr	r2, [r7, #8]
 8001824:	429a      	cmp	r2, r3
 8001826:	d302      	bcc.n	800182e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d10f      	bne.n	800184e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001832:	2220      	movs	r2, #32
 8001834:	431a      	orrs	r2, r3
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	2241      	movs	r2, #65	; 0x41
 800183e:	2120      	movs	r1, #32
 8001840:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	2240      	movs	r2, #64	; 0x40
 8001846:	2100      	movs	r1, #0
 8001848:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e007      	b.n	800185e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	2204      	movs	r2, #4
 8001856:	4013      	ands	r3, r2
 8001858:	2b04      	cmp	r3, #4
 800185a:	d1a2      	bne.n	80017a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800185c:	2300      	movs	r3, #0
}
 800185e:	0018      	movs	r0, r3
 8001860:	46bd      	mov	sp, r7
 8001862:	b004      	add	sp, #16
 8001864:	bd80      	pop	{r7, pc}
 8001866:	46c0      	nop			; (mov r8, r8)
 8001868:	fe00e800 	.word	0xfe00e800

0800186c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	60b9      	str	r1, [r7, #8]
 8001876:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	699b      	ldr	r3, [r3, #24]
 800187e:	2210      	movs	r2, #16
 8001880:	4013      	ands	r3, r2
 8001882:	2b10      	cmp	r3, #16
 8001884:	d164      	bne.n	8001950 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	685a      	ldr	r2, [r3, #4]
 800188c:	2380      	movs	r3, #128	; 0x80
 800188e:	049b      	lsls	r3, r3, #18
 8001890:	401a      	ands	r2, r3
 8001892:	2380      	movs	r3, #128	; 0x80
 8001894:	049b      	lsls	r3, r3, #18
 8001896:	429a      	cmp	r2, r3
 8001898:	d02b      	beq.n	80018f2 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	685a      	ldr	r2, [r3, #4]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2180      	movs	r1, #128	; 0x80
 80018a6:	01c9      	lsls	r1, r1, #7
 80018a8:	430a      	orrs	r2, r1
 80018aa:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018ac:	e021      	b.n	80018f2 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	3301      	adds	r3, #1
 80018b2:	d01e      	beq.n	80018f2 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018b4:	f7ff f97c 	bl	8000bb0 <HAL_GetTick>
 80018b8:	0002      	movs	r2, r0
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	68ba      	ldr	r2, [r7, #8]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d302      	bcc.n	80018ca <I2C_IsAcknowledgeFailed+0x5e>
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d113      	bne.n	80018f2 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ce:	2220      	movs	r2, #32
 80018d0:	431a      	orrs	r2, r3
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	2241      	movs	r2, #65	; 0x41
 80018da:	2120      	movs	r1, #32
 80018dc:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	2242      	movs	r2, #66	; 0x42
 80018e2:	2100      	movs	r1, #0
 80018e4:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	2240      	movs	r2, #64	; 0x40
 80018ea:	2100      	movs	r1, #0
 80018ec:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e02f      	b.n	8001952 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	2220      	movs	r2, #32
 80018fa:	4013      	ands	r3, r2
 80018fc:	2b20      	cmp	r3, #32
 80018fe:	d1d6      	bne.n	80018ae <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2210      	movs	r2, #16
 8001906:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	2220      	movs	r2, #32
 800190e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	0018      	movs	r0, r3
 8001914:	f7ff fe62 	bl	80015dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	685a      	ldr	r2, [r3, #4]
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	490e      	ldr	r1, [pc, #56]	; (800195c <I2C_IsAcknowledgeFailed+0xf0>)
 8001924:	400a      	ands	r2, r1
 8001926:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800192c:	2204      	movs	r2, #4
 800192e:	431a      	orrs	r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	2241      	movs	r2, #65	; 0x41
 8001938:	2120      	movs	r1, #32
 800193a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	2242      	movs	r2, #66	; 0x42
 8001940:	2100      	movs	r1, #0
 8001942:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	2240      	movs	r2, #64	; 0x40
 8001948:	2100      	movs	r1, #0
 800194a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	e000      	b.n	8001952 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8001950:	2300      	movs	r3, #0
}
 8001952:	0018      	movs	r0, r3
 8001954:	46bd      	mov	sp, r7
 8001956:	b004      	add	sp, #16
 8001958:	bd80      	pop	{r7, pc}
 800195a:	46c0      	nop			; (mov r8, r8)
 800195c:	fe00e800 	.word	0xfe00e800

08001960 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001960:	b590      	push	{r4, r7, lr}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	0008      	movs	r0, r1
 800196a:	0011      	movs	r1, r2
 800196c:	607b      	str	r3, [r7, #4]
 800196e:	240a      	movs	r4, #10
 8001970:	193b      	adds	r3, r7, r4
 8001972:	1c02      	adds	r2, r0, #0
 8001974:	801a      	strh	r2, [r3, #0]
 8001976:	2009      	movs	r0, #9
 8001978:	183b      	adds	r3, r7, r0
 800197a:	1c0a      	adds	r2, r1, #0
 800197c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	6a3a      	ldr	r2, [r7, #32]
 8001986:	0d51      	lsrs	r1, r2, #21
 8001988:	2280      	movs	r2, #128	; 0x80
 800198a:	00d2      	lsls	r2, r2, #3
 800198c:	400a      	ands	r2, r1
 800198e:	490e      	ldr	r1, [pc, #56]	; (80019c8 <I2C_TransferConfig+0x68>)
 8001990:	430a      	orrs	r2, r1
 8001992:	43d2      	mvns	r2, r2
 8001994:	401a      	ands	r2, r3
 8001996:	0011      	movs	r1, r2
 8001998:	193b      	adds	r3, r7, r4
 800199a:	881b      	ldrh	r3, [r3, #0]
 800199c:	059b      	lsls	r3, r3, #22
 800199e:	0d9a      	lsrs	r2, r3, #22
 80019a0:	183b      	adds	r3, r7, r0
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	0418      	lsls	r0, r3, #16
 80019a6:	23ff      	movs	r3, #255	; 0xff
 80019a8:	041b      	lsls	r3, r3, #16
 80019aa:	4003      	ands	r3, r0
 80019ac:	431a      	orrs	r2, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	431a      	orrs	r2, r3
 80019b2:	6a3b      	ldr	r3, [r7, #32]
 80019b4:	431a      	orrs	r2, r3
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	430a      	orrs	r2, r1
 80019bc:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80019be:	46c0      	nop			; (mov r8, r8)
 80019c0:	46bd      	mov	sp, r7
 80019c2:	b005      	add	sp, #20
 80019c4:	bd90      	pop	{r4, r7, pc}
 80019c6:	46c0      	nop			; (mov r8, r8)
 80019c8:	03ff63ff 	.word	0x03ff63ff

080019cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2241      	movs	r2, #65	; 0x41
 80019da:	5c9b      	ldrb	r3, [r3, r2]
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	2b20      	cmp	r3, #32
 80019e0:	d138      	bne.n	8001a54 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2240      	movs	r2, #64	; 0x40
 80019e6:	5c9b      	ldrb	r3, [r3, r2]
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d101      	bne.n	80019f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80019ec:	2302      	movs	r3, #2
 80019ee:	e032      	b.n	8001a56 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2240      	movs	r2, #64	; 0x40
 80019f4:	2101      	movs	r1, #1
 80019f6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2241      	movs	r2, #65	; 0x41
 80019fc:	2124      	movs	r1, #36	; 0x24
 80019fe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2101      	movs	r1, #1
 8001a0c:	438a      	bics	r2, r1
 8001a0e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4911      	ldr	r1, [pc, #68]	; (8001a60 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001a1c:	400a      	ands	r2, r1
 8001a1e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	6819      	ldr	r1, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	683a      	ldr	r2, [r7, #0]
 8001a2c:	430a      	orrs	r2, r1
 8001a2e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	430a      	orrs	r2, r1
 8001a3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2241      	movs	r2, #65	; 0x41
 8001a44:	2120      	movs	r1, #32
 8001a46:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2240      	movs	r2, #64	; 0x40
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001a50:	2300      	movs	r3, #0
 8001a52:	e000      	b.n	8001a56 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001a54:	2302      	movs	r3, #2
  }
}
 8001a56:	0018      	movs	r0, r3
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	b002      	add	sp, #8
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	46c0      	nop			; (mov r8, r8)
 8001a60:	ffffefff 	.word	0xffffefff

08001a64 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2241      	movs	r2, #65	; 0x41
 8001a72:	5c9b      	ldrb	r3, [r3, r2]
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	2b20      	cmp	r3, #32
 8001a78:	d139      	bne.n	8001aee <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2240      	movs	r2, #64	; 0x40
 8001a7e:	5c9b      	ldrb	r3, [r3, r2]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d101      	bne.n	8001a88 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001a84:	2302      	movs	r3, #2
 8001a86:	e033      	b.n	8001af0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2240      	movs	r2, #64	; 0x40
 8001a8c:	2101      	movs	r1, #1
 8001a8e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2241      	movs	r2, #65	; 0x41
 8001a94:	2124      	movs	r1, #36	; 0x24
 8001a96:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2101      	movs	r1, #1
 8001aa4:	438a      	bics	r2, r1
 8001aa6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	4a11      	ldr	r2, [pc, #68]	; (8001af8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	021b      	lsls	r3, r3, #8
 8001abc:	68fa      	ldr	r2, [r7, #12]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	430a      	orrs	r2, r1
 8001ad8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2241      	movs	r2, #65	; 0x41
 8001ade:	2120      	movs	r1, #32
 8001ae0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2240      	movs	r2, #64	; 0x40
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001aea:	2300      	movs	r3, #0
 8001aec:	e000      	b.n	8001af0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001aee:	2302      	movs	r3, #2
  }
}
 8001af0:	0018      	movs	r0, r3
 8001af2:	46bd      	mov	sp, r7
 8001af4:	b004      	add	sp, #16
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	fffff0ff 	.word	0xfffff0ff

08001afc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b088      	sub	sp, #32
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d101      	bne.n	8001b0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e301      	b.n	8002112 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2201      	movs	r2, #1
 8001b14:	4013      	ands	r3, r2
 8001b16:	d100      	bne.n	8001b1a <HAL_RCC_OscConfig+0x1e>
 8001b18:	e08d      	b.n	8001c36 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b1a:	4bc3      	ldr	r3, [pc, #780]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	220c      	movs	r2, #12
 8001b20:	4013      	ands	r3, r2
 8001b22:	2b04      	cmp	r3, #4
 8001b24:	d00e      	beq.n	8001b44 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b26:	4bc0      	ldr	r3, [pc, #768]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	220c      	movs	r2, #12
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	2b08      	cmp	r3, #8
 8001b30:	d116      	bne.n	8001b60 <HAL_RCC_OscConfig+0x64>
 8001b32:	4bbd      	ldr	r3, [pc, #756]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b34:	685a      	ldr	r2, [r3, #4]
 8001b36:	2380      	movs	r3, #128	; 0x80
 8001b38:	025b      	lsls	r3, r3, #9
 8001b3a:	401a      	ands	r2, r3
 8001b3c:	2380      	movs	r3, #128	; 0x80
 8001b3e:	025b      	lsls	r3, r3, #9
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d10d      	bne.n	8001b60 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b44:	4bb8      	ldr	r3, [pc, #736]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	2380      	movs	r3, #128	; 0x80
 8001b4a:	029b      	lsls	r3, r3, #10
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	d100      	bne.n	8001b52 <HAL_RCC_OscConfig+0x56>
 8001b50:	e070      	b.n	8001c34 <HAL_RCC_OscConfig+0x138>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d000      	beq.n	8001b5c <HAL_RCC_OscConfig+0x60>
 8001b5a:	e06b      	b.n	8001c34 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e2d8      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d107      	bne.n	8001b78 <HAL_RCC_OscConfig+0x7c>
 8001b68:	4baf      	ldr	r3, [pc, #700]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	4bae      	ldr	r3, [pc, #696]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b6e:	2180      	movs	r1, #128	; 0x80
 8001b70:	0249      	lsls	r1, r1, #9
 8001b72:	430a      	orrs	r2, r1
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	e02f      	b.n	8001bd8 <HAL_RCC_OscConfig+0xdc>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d10c      	bne.n	8001b9a <HAL_RCC_OscConfig+0x9e>
 8001b80:	4ba9      	ldr	r3, [pc, #676]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	4ba8      	ldr	r3, [pc, #672]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b86:	49a9      	ldr	r1, [pc, #676]	; (8001e2c <HAL_RCC_OscConfig+0x330>)
 8001b88:	400a      	ands	r2, r1
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	4ba6      	ldr	r3, [pc, #664]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	4ba5      	ldr	r3, [pc, #660]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b92:	49a7      	ldr	r1, [pc, #668]	; (8001e30 <HAL_RCC_OscConfig+0x334>)
 8001b94:	400a      	ands	r2, r1
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	e01e      	b.n	8001bd8 <HAL_RCC_OscConfig+0xdc>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	2b05      	cmp	r3, #5
 8001ba0:	d10e      	bne.n	8001bc0 <HAL_RCC_OscConfig+0xc4>
 8001ba2:	4ba1      	ldr	r3, [pc, #644]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	4ba0      	ldr	r3, [pc, #640]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001ba8:	2180      	movs	r1, #128	; 0x80
 8001baa:	02c9      	lsls	r1, r1, #11
 8001bac:	430a      	orrs	r2, r1
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	4b9d      	ldr	r3, [pc, #628]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	4b9c      	ldr	r3, [pc, #624]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001bb6:	2180      	movs	r1, #128	; 0x80
 8001bb8:	0249      	lsls	r1, r1, #9
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	e00b      	b.n	8001bd8 <HAL_RCC_OscConfig+0xdc>
 8001bc0:	4b99      	ldr	r3, [pc, #612]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	4b98      	ldr	r3, [pc, #608]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001bc6:	4999      	ldr	r1, [pc, #612]	; (8001e2c <HAL_RCC_OscConfig+0x330>)
 8001bc8:	400a      	ands	r2, r1
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	4b96      	ldr	r3, [pc, #600]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	4b95      	ldr	r3, [pc, #596]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001bd2:	4997      	ldr	r1, [pc, #604]	; (8001e30 <HAL_RCC_OscConfig+0x334>)
 8001bd4:	400a      	ands	r2, r1
 8001bd6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d014      	beq.n	8001c0a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be0:	f7fe ffe6 	bl	8000bb0 <HAL_GetTick>
 8001be4:	0003      	movs	r3, r0
 8001be6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be8:	e008      	b.n	8001bfc <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bea:	f7fe ffe1 	bl	8000bb0 <HAL_GetTick>
 8001bee:	0002      	movs	r2, r0
 8001bf0:	69bb      	ldr	r3, [r7, #24]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	2b64      	cmp	r3, #100	; 0x64
 8001bf6:	d901      	bls.n	8001bfc <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e28a      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bfc:	4b8a      	ldr	r3, [pc, #552]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	2380      	movs	r3, #128	; 0x80
 8001c02:	029b      	lsls	r3, r3, #10
 8001c04:	4013      	ands	r3, r2
 8001c06:	d0f0      	beq.n	8001bea <HAL_RCC_OscConfig+0xee>
 8001c08:	e015      	b.n	8001c36 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c0a:	f7fe ffd1 	bl	8000bb0 <HAL_GetTick>
 8001c0e:	0003      	movs	r3, r0
 8001c10:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c14:	f7fe ffcc 	bl	8000bb0 <HAL_GetTick>
 8001c18:	0002      	movs	r2, r0
 8001c1a:	69bb      	ldr	r3, [r7, #24]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b64      	cmp	r3, #100	; 0x64
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e275      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c26:	4b80      	ldr	r3, [pc, #512]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	2380      	movs	r3, #128	; 0x80
 8001c2c:	029b      	lsls	r3, r3, #10
 8001c2e:	4013      	ands	r3, r2
 8001c30:	d1f0      	bne.n	8001c14 <HAL_RCC_OscConfig+0x118>
 8001c32:	e000      	b.n	8001c36 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c34:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	d100      	bne.n	8001c42 <HAL_RCC_OscConfig+0x146>
 8001c40:	e069      	b.n	8001d16 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001c42:	4b79      	ldr	r3, [pc, #484]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	220c      	movs	r2, #12
 8001c48:	4013      	ands	r3, r2
 8001c4a:	d00b      	beq.n	8001c64 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001c4c:	4b76      	ldr	r3, [pc, #472]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	220c      	movs	r2, #12
 8001c52:	4013      	ands	r3, r2
 8001c54:	2b08      	cmp	r3, #8
 8001c56:	d11c      	bne.n	8001c92 <HAL_RCC_OscConfig+0x196>
 8001c58:	4b73      	ldr	r3, [pc, #460]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001c5a:	685a      	ldr	r2, [r3, #4]
 8001c5c:	2380      	movs	r3, #128	; 0x80
 8001c5e:	025b      	lsls	r3, r3, #9
 8001c60:	4013      	ands	r3, r2
 8001c62:	d116      	bne.n	8001c92 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c64:	4b70      	ldr	r3, [pc, #448]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2202      	movs	r2, #2
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	d005      	beq.n	8001c7a <HAL_RCC_OscConfig+0x17e>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d001      	beq.n	8001c7a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e24b      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c7a:	4b6b      	ldr	r3, [pc, #428]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	22f8      	movs	r2, #248	; 0xf8
 8001c80:	4393      	bics	r3, r2
 8001c82:	0019      	movs	r1, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	691b      	ldr	r3, [r3, #16]
 8001c88:	00da      	lsls	r2, r3, #3
 8001c8a:	4b67      	ldr	r3, [pc, #412]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c90:	e041      	b.n	8001d16 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d024      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c9a:	4b63      	ldr	r3, [pc, #396]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	4b62      	ldr	r3, [pc, #392]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001ca0:	2101      	movs	r1, #1
 8001ca2:	430a      	orrs	r2, r1
 8001ca4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca6:	f7fe ff83 	bl	8000bb0 <HAL_GetTick>
 8001caa:	0003      	movs	r3, r0
 8001cac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cae:	e008      	b.n	8001cc2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cb0:	f7fe ff7e 	bl	8000bb0 <HAL_GetTick>
 8001cb4:	0002      	movs	r2, r0
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d901      	bls.n	8001cc2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	e227      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc2:	4b59      	ldr	r3, [pc, #356]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2202      	movs	r2, #2
 8001cc8:	4013      	ands	r3, r2
 8001cca:	d0f1      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ccc:	4b56      	ldr	r3, [pc, #344]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	22f8      	movs	r2, #248	; 0xf8
 8001cd2:	4393      	bics	r3, r2
 8001cd4:	0019      	movs	r1, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	00da      	lsls	r2, r3, #3
 8001cdc:	4b52      	ldr	r3, [pc, #328]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	e018      	b.n	8001d16 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ce4:	4b50      	ldr	r3, [pc, #320]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	4b4f      	ldr	r3, [pc, #316]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001cea:	2101      	movs	r1, #1
 8001cec:	438a      	bics	r2, r1
 8001cee:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf0:	f7fe ff5e 	bl	8000bb0 <HAL_GetTick>
 8001cf4:	0003      	movs	r3, r0
 8001cf6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf8:	e008      	b.n	8001d0c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cfa:	f7fe ff59 	bl	8000bb0 <HAL_GetTick>
 8001cfe:	0002      	movs	r2, r0
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d901      	bls.n	8001d0c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e202      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d0c:	4b46      	ldr	r3, [pc, #280]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2202      	movs	r2, #2
 8001d12:	4013      	ands	r3, r2
 8001d14:	d1f1      	bne.n	8001cfa <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2208      	movs	r2, #8
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	d036      	beq.n	8001d8e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	69db      	ldr	r3, [r3, #28]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d019      	beq.n	8001d5c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d28:	4b3f      	ldr	r3, [pc, #252]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001d2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d2c:	4b3e      	ldr	r3, [pc, #248]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001d2e:	2101      	movs	r1, #1
 8001d30:	430a      	orrs	r2, r1
 8001d32:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d34:	f7fe ff3c 	bl	8000bb0 <HAL_GetTick>
 8001d38:	0003      	movs	r3, r0
 8001d3a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d3c:	e008      	b.n	8001d50 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d3e:	f7fe ff37 	bl	8000bb0 <HAL_GetTick>
 8001d42:	0002      	movs	r2, r0
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d901      	bls.n	8001d50 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e1e0      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d50:	4b35      	ldr	r3, [pc, #212]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d54:	2202      	movs	r2, #2
 8001d56:	4013      	ands	r3, r2
 8001d58:	d0f1      	beq.n	8001d3e <HAL_RCC_OscConfig+0x242>
 8001d5a:	e018      	b.n	8001d8e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d5c:	4b32      	ldr	r3, [pc, #200]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001d5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d60:	4b31      	ldr	r3, [pc, #196]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001d62:	2101      	movs	r1, #1
 8001d64:	438a      	bics	r2, r1
 8001d66:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d68:	f7fe ff22 	bl	8000bb0 <HAL_GetTick>
 8001d6c:	0003      	movs	r3, r0
 8001d6e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d70:	e008      	b.n	8001d84 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d72:	f7fe ff1d 	bl	8000bb0 <HAL_GetTick>
 8001d76:	0002      	movs	r2, r0
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	d901      	bls.n	8001d84 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e1c6      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d84:	4b28      	ldr	r3, [pc, #160]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d88:	2202      	movs	r2, #2
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	d1f1      	bne.n	8001d72 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2204      	movs	r2, #4
 8001d94:	4013      	ands	r3, r2
 8001d96:	d100      	bne.n	8001d9a <HAL_RCC_OscConfig+0x29e>
 8001d98:	e0b4      	b.n	8001f04 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d9a:	201f      	movs	r0, #31
 8001d9c:	183b      	adds	r3, r7, r0
 8001d9e:	2200      	movs	r2, #0
 8001da0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001da2:	4b21      	ldr	r3, [pc, #132]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001da4:	69da      	ldr	r2, [r3, #28]
 8001da6:	2380      	movs	r3, #128	; 0x80
 8001da8:	055b      	lsls	r3, r3, #21
 8001daa:	4013      	ands	r3, r2
 8001dac:	d110      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dae:	4b1e      	ldr	r3, [pc, #120]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001db0:	69da      	ldr	r2, [r3, #28]
 8001db2:	4b1d      	ldr	r3, [pc, #116]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001db4:	2180      	movs	r1, #128	; 0x80
 8001db6:	0549      	lsls	r1, r1, #21
 8001db8:	430a      	orrs	r2, r1
 8001dba:	61da      	str	r2, [r3, #28]
 8001dbc:	4b1a      	ldr	r3, [pc, #104]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001dbe:	69da      	ldr	r2, [r3, #28]
 8001dc0:	2380      	movs	r3, #128	; 0x80
 8001dc2:	055b      	lsls	r3, r3, #21
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001dca:	183b      	adds	r3, r7, r0
 8001dcc:	2201      	movs	r2, #1
 8001dce:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd0:	4b18      	ldr	r3, [pc, #96]	; (8001e34 <HAL_RCC_OscConfig+0x338>)
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	2380      	movs	r3, #128	; 0x80
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	4013      	ands	r3, r2
 8001dda:	d11a      	bne.n	8001e12 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ddc:	4b15      	ldr	r3, [pc, #84]	; (8001e34 <HAL_RCC_OscConfig+0x338>)
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	4b14      	ldr	r3, [pc, #80]	; (8001e34 <HAL_RCC_OscConfig+0x338>)
 8001de2:	2180      	movs	r1, #128	; 0x80
 8001de4:	0049      	lsls	r1, r1, #1
 8001de6:	430a      	orrs	r2, r1
 8001de8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dea:	f7fe fee1 	bl	8000bb0 <HAL_GetTick>
 8001dee:	0003      	movs	r3, r0
 8001df0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001df2:	e008      	b.n	8001e06 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001df4:	f7fe fedc 	bl	8000bb0 <HAL_GetTick>
 8001df8:	0002      	movs	r2, r0
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b64      	cmp	r3, #100	; 0x64
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e185      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e06:	4b0b      	ldr	r3, [pc, #44]	; (8001e34 <HAL_RCC_OscConfig+0x338>)
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	2380      	movs	r3, #128	; 0x80
 8001e0c:	005b      	lsls	r3, r3, #1
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d0f0      	beq.n	8001df4 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d10e      	bne.n	8001e38 <HAL_RCC_OscConfig+0x33c>
 8001e1a:	4b03      	ldr	r3, [pc, #12]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001e1c:	6a1a      	ldr	r2, [r3, #32]
 8001e1e:	4b02      	ldr	r3, [pc, #8]	; (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001e20:	2101      	movs	r1, #1
 8001e22:	430a      	orrs	r2, r1
 8001e24:	621a      	str	r2, [r3, #32]
 8001e26:	e035      	b.n	8001e94 <HAL_RCC_OscConfig+0x398>
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	fffeffff 	.word	0xfffeffff
 8001e30:	fffbffff 	.word	0xfffbffff
 8001e34:	40007000 	.word	0x40007000
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d10c      	bne.n	8001e5a <HAL_RCC_OscConfig+0x35e>
 8001e40:	4bb6      	ldr	r3, [pc, #728]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001e42:	6a1a      	ldr	r2, [r3, #32]
 8001e44:	4bb5      	ldr	r3, [pc, #724]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001e46:	2101      	movs	r1, #1
 8001e48:	438a      	bics	r2, r1
 8001e4a:	621a      	str	r2, [r3, #32]
 8001e4c:	4bb3      	ldr	r3, [pc, #716]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001e4e:	6a1a      	ldr	r2, [r3, #32]
 8001e50:	4bb2      	ldr	r3, [pc, #712]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001e52:	2104      	movs	r1, #4
 8001e54:	438a      	bics	r2, r1
 8001e56:	621a      	str	r2, [r3, #32]
 8001e58:	e01c      	b.n	8001e94 <HAL_RCC_OscConfig+0x398>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	2b05      	cmp	r3, #5
 8001e60:	d10c      	bne.n	8001e7c <HAL_RCC_OscConfig+0x380>
 8001e62:	4bae      	ldr	r3, [pc, #696]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001e64:	6a1a      	ldr	r2, [r3, #32]
 8001e66:	4bad      	ldr	r3, [pc, #692]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001e68:	2104      	movs	r1, #4
 8001e6a:	430a      	orrs	r2, r1
 8001e6c:	621a      	str	r2, [r3, #32]
 8001e6e:	4bab      	ldr	r3, [pc, #684]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001e70:	6a1a      	ldr	r2, [r3, #32]
 8001e72:	4baa      	ldr	r3, [pc, #680]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001e74:	2101      	movs	r1, #1
 8001e76:	430a      	orrs	r2, r1
 8001e78:	621a      	str	r2, [r3, #32]
 8001e7a:	e00b      	b.n	8001e94 <HAL_RCC_OscConfig+0x398>
 8001e7c:	4ba7      	ldr	r3, [pc, #668]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001e7e:	6a1a      	ldr	r2, [r3, #32]
 8001e80:	4ba6      	ldr	r3, [pc, #664]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001e82:	2101      	movs	r1, #1
 8001e84:	438a      	bics	r2, r1
 8001e86:	621a      	str	r2, [r3, #32]
 8001e88:	4ba4      	ldr	r3, [pc, #656]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001e8a:	6a1a      	ldr	r2, [r3, #32]
 8001e8c:	4ba3      	ldr	r3, [pc, #652]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001e8e:	2104      	movs	r1, #4
 8001e90:	438a      	bics	r2, r1
 8001e92:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d014      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e9c:	f7fe fe88 	bl	8000bb0 <HAL_GetTick>
 8001ea0:	0003      	movs	r3, r0
 8001ea2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea4:	e009      	b.n	8001eba <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ea6:	f7fe fe83 	bl	8000bb0 <HAL_GetTick>
 8001eaa:	0002      	movs	r2, r0
 8001eac:	69bb      	ldr	r3, [r7, #24]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	4a9b      	ldr	r2, [pc, #620]	; (8002120 <HAL_RCC_OscConfig+0x624>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d901      	bls.n	8001eba <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e12b      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eba:	4b98      	ldr	r3, [pc, #608]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001ebc:	6a1b      	ldr	r3, [r3, #32]
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d0f0      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x3aa>
 8001ec4:	e013      	b.n	8001eee <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ec6:	f7fe fe73 	bl	8000bb0 <HAL_GetTick>
 8001eca:	0003      	movs	r3, r0
 8001ecc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ece:	e009      	b.n	8001ee4 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ed0:	f7fe fe6e 	bl	8000bb0 <HAL_GetTick>
 8001ed4:	0002      	movs	r2, r0
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	4a91      	ldr	r2, [pc, #580]	; (8002120 <HAL_RCC_OscConfig+0x624>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d901      	bls.n	8001ee4 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e116      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ee4:	4b8d      	ldr	r3, [pc, #564]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001ee6:	6a1b      	ldr	r3, [r3, #32]
 8001ee8:	2202      	movs	r2, #2
 8001eea:	4013      	ands	r3, r2
 8001eec:	d1f0      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001eee:	231f      	movs	r3, #31
 8001ef0:	18fb      	adds	r3, r7, r3
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d105      	bne.n	8001f04 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ef8:	4b88      	ldr	r3, [pc, #544]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001efa:	69da      	ldr	r2, [r3, #28]
 8001efc:	4b87      	ldr	r3, [pc, #540]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001efe:	4989      	ldr	r1, [pc, #548]	; (8002124 <HAL_RCC_OscConfig+0x628>)
 8001f00:	400a      	ands	r2, r1
 8001f02:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2210      	movs	r2, #16
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	d063      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	695b      	ldr	r3, [r3, #20]
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d12a      	bne.n	8001f6c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001f16:	4b81      	ldr	r3, [pc, #516]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001f18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f1a:	4b80      	ldr	r3, [pc, #512]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001f1c:	2104      	movs	r1, #4
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001f22:	4b7e      	ldr	r3, [pc, #504]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001f24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f26:	4b7d      	ldr	r3, [pc, #500]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001f28:	2101      	movs	r1, #1
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f2e:	f7fe fe3f 	bl	8000bb0 <HAL_GetTick>
 8001f32:	0003      	movs	r3, r0
 8001f34:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001f36:	e008      	b.n	8001f4a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001f38:	f7fe fe3a 	bl	8000bb0 <HAL_GetTick>
 8001f3c:	0002      	movs	r2, r0
 8001f3e:	69bb      	ldr	r3, [r7, #24]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e0e3      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001f4a:	4b74      	ldr	r3, [pc, #464]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001f4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f4e:	2202      	movs	r2, #2
 8001f50:	4013      	ands	r3, r2
 8001f52:	d0f1      	beq.n	8001f38 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001f54:	4b71      	ldr	r3, [pc, #452]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001f56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f58:	22f8      	movs	r2, #248	; 0xf8
 8001f5a:	4393      	bics	r3, r2
 8001f5c:	0019      	movs	r1, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	699b      	ldr	r3, [r3, #24]
 8001f62:	00da      	lsls	r2, r3, #3
 8001f64:	4b6d      	ldr	r3, [pc, #436]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001f66:	430a      	orrs	r2, r1
 8001f68:	635a      	str	r2, [r3, #52]	; 0x34
 8001f6a:	e034      	b.n	8001fd6 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	695b      	ldr	r3, [r3, #20]
 8001f70:	3305      	adds	r3, #5
 8001f72:	d111      	bne.n	8001f98 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001f74:	4b69      	ldr	r3, [pc, #420]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001f76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f78:	4b68      	ldr	r3, [pc, #416]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001f7a:	2104      	movs	r1, #4
 8001f7c:	438a      	bics	r2, r1
 8001f7e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001f80:	4b66      	ldr	r3, [pc, #408]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001f82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f84:	22f8      	movs	r2, #248	; 0xf8
 8001f86:	4393      	bics	r3, r2
 8001f88:	0019      	movs	r1, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	699b      	ldr	r3, [r3, #24]
 8001f8e:	00da      	lsls	r2, r3, #3
 8001f90:	4b62      	ldr	r3, [pc, #392]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001f92:	430a      	orrs	r2, r1
 8001f94:	635a      	str	r2, [r3, #52]	; 0x34
 8001f96:	e01e      	b.n	8001fd6 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001f98:	4b60      	ldr	r3, [pc, #384]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001f9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f9c:	4b5f      	ldr	r3, [pc, #380]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001f9e:	2104      	movs	r1, #4
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001fa4:	4b5d      	ldr	r3, [pc, #372]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001fa6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fa8:	4b5c      	ldr	r3, [pc, #368]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001faa:	2101      	movs	r1, #1
 8001fac:	438a      	bics	r2, r1
 8001fae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fb0:	f7fe fdfe 	bl	8000bb0 <HAL_GetTick>
 8001fb4:	0003      	movs	r3, r0
 8001fb6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001fb8:	e008      	b.n	8001fcc <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001fba:	f7fe fdf9 	bl	8000bb0 <HAL_GetTick>
 8001fbe:	0002      	movs	r2, r0
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e0a2      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001fcc:	4b53      	ldr	r3, [pc, #332]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001fce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fd0:	2202      	movs	r2, #2
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	d1f1      	bne.n	8001fba <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a1b      	ldr	r3, [r3, #32]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d100      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x4e4>
 8001fde:	e097      	b.n	8002110 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fe0:	4b4e      	ldr	r3, [pc, #312]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	220c      	movs	r2, #12
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	2b08      	cmp	r3, #8
 8001fea:	d100      	bne.n	8001fee <HAL_RCC_OscConfig+0x4f2>
 8001fec:	e06b      	b.n	80020c6 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6a1b      	ldr	r3, [r3, #32]
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d14c      	bne.n	8002090 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ff6:	4b49      	ldr	r3, [pc, #292]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	4b48      	ldr	r3, [pc, #288]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8001ffc:	494a      	ldr	r1, [pc, #296]	; (8002128 <HAL_RCC_OscConfig+0x62c>)
 8001ffe:	400a      	ands	r2, r1
 8002000:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002002:	f7fe fdd5 	bl	8000bb0 <HAL_GetTick>
 8002006:	0003      	movs	r3, r0
 8002008:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800200a:	e008      	b.n	800201e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800200c:	f7fe fdd0 	bl	8000bb0 <HAL_GetTick>
 8002010:	0002      	movs	r2, r0
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e079      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800201e:	4b3f      	ldr	r3, [pc, #252]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	2380      	movs	r3, #128	; 0x80
 8002024:	049b      	lsls	r3, r3, #18
 8002026:	4013      	ands	r3, r2
 8002028:	d1f0      	bne.n	800200c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800202a:	4b3c      	ldr	r3, [pc, #240]	; (800211c <HAL_RCC_OscConfig+0x620>)
 800202c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800202e:	220f      	movs	r2, #15
 8002030:	4393      	bics	r3, r2
 8002032:	0019      	movs	r1, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002038:	4b38      	ldr	r3, [pc, #224]	; (800211c <HAL_RCC_OscConfig+0x620>)
 800203a:	430a      	orrs	r2, r1
 800203c:	62da      	str	r2, [r3, #44]	; 0x2c
 800203e:	4b37      	ldr	r3, [pc, #220]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	4a3a      	ldr	r2, [pc, #232]	; (800212c <HAL_RCC_OscConfig+0x630>)
 8002044:	4013      	ands	r3, r2
 8002046:	0019      	movs	r1, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002050:	431a      	orrs	r2, r3
 8002052:	4b32      	ldr	r3, [pc, #200]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8002054:	430a      	orrs	r2, r1
 8002056:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002058:	4b30      	ldr	r3, [pc, #192]	; (800211c <HAL_RCC_OscConfig+0x620>)
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	4b2f      	ldr	r3, [pc, #188]	; (800211c <HAL_RCC_OscConfig+0x620>)
 800205e:	2180      	movs	r1, #128	; 0x80
 8002060:	0449      	lsls	r1, r1, #17
 8002062:	430a      	orrs	r2, r1
 8002064:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002066:	f7fe fda3 	bl	8000bb0 <HAL_GetTick>
 800206a:	0003      	movs	r3, r0
 800206c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800206e:	e008      	b.n	8002082 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002070:	f7fe fd9e 	bl	8000bb0 <HAL_GetTick>
 8002074:	0002      	movs	r2, r0
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	2b02      	cmp	r3, #2
 800207c:	d901      	bls.n	8002082 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800207e:	2303      	movs	r3, #3
 8002080:	e047      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002082:	4b26      	ldr	r3, [pc, #152]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	2380      	movs	r3, #128	; 0x80
 8002088:	049b      	lsls	r3, r3, #18
 800208a:	4013      	ands	r3, r2
 800208c:	d0f0      	beq.n	8002070 <HAL_RCC_OscConfig+0x574>
 800208e:	e03f      	b.n	8002110 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002090:	4b22      	ldr	r3, [pc, #136]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	4b21      	ldr	r3, [pc, #132]	; (800211c <HAL_RCC_OscConfig+0x620>)
 8002096:	4924      	ldr	r1, [pc, #144]	; (8002128 <HAL_RCC_OscConfig+0x62c>)
 8002098:	400a      	ands	r2, r1
 800209a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209c:	f7fe fd88 	bl	8000bb0 <HAL_GetTick>
 80020a0:	0003      	movs	r3, r0
 80020a2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020a4:	e008      	b.n	80020b8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020a6:	f7fe fd83 	bl	8000bb0 <HAL_GetTick>
 80020aa:	0002      	movs	r2, r0
 80020ac:	69bb      	ldr	r3, [r7, #24]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e02c      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020b8:	4b18      	ldr	r3, [pc, #96]	; (800211c <HAL_RCC_OscConfig+0x620>)
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	2380      	movs	r3, #128	; 0x80
 80020be:	049b      	lsls	r3, r3, #18
 80020c0:	4013      	ands	r3, r2
 80020c2:	d1f0      	bne.n	80020a6 <HAL_RCC_OscConfig+0x5aa>
 80020c4:	e024      	b.n	8002110 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a1b      	ldr	r3, [r3, #32]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d101      	bne.n	80020d2 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e01f      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80020d2:	4b12      	ldr	r3, [pc, #72]	; (800211c <HAL_RCC_OscConfig+0x620>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80020d8:	4b10      	ldr	r3, [pc, #64]	; (800211c <HAL_RCC_OscConfig+0x620>)
 80020da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020dc:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80020de:	697a      	ldr	r2, [r7, #20]
 80020e0:	2380      	movs	r3, #128	; 0x80
 80020e2:	025b      	lsls	r3, r3, #9
 80020e4:	401a      	ands	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d10e      	bne.n	800210c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	220f      	movs	r2, #15
 80020f2:	401a      	ands	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d107      	bne.n	800210c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80020fc:	697a      	ldr	r2, [r7, #20]
 80020fe:	23f0      	movs	r3, #240	; 0xf0
 8002100:	039b      	lsls	r3, r3, #14
 8002102:	401a      	ands	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002108:	429a      	cmp	r2, r3
 800210a:	d001      	beq.n	8002110 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e000      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	0018      	movs	r0, r3
 8002114:	46bd      	mov	sp, r7
 8002116:	b008      	add	sp, #32
 8002118:	bd80      	pop	{r7, pc}
 800211a:	46c0      	nop			; (mov r8, r8)
 800211c:	40021000 	.word	0x40021000
 8002120:	00001388 	.word	0x00001388
 8002124:	efffffff 	.word	0xefffffff
 8002128:	feffffff 	.word	0xfeffffff
 800212c:	ffc2ffff 	.word	0xffc2ffff

08002130 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d101      	bne.n	8002144 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e0b3      	b.n	80022ac <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002144:	4b5b      	ldr	r3, [pc, #364]	; (80022b4 <HAL_RCC_ClockConfig+0x184>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2201      	movs	r2, #1
 800214a:	4013      	ands	r3, r2
 800214c:	683a      	ldr	r2, [r7, #0]
 800214e:	429a      	cmp	r2, r3
 8002150:	d911      	bls.n	8002176 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002152:	4b58      	ldr	r3, [pc, #352]	; (80022b4 <HAL_RCC_ClockConfig+0x184>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2201      	movs	r2, #1
 8002158:	4393      	bics	r3, r2
 800215a:	0019      	movs	r1, r3
 800215c:	4b55      	ldr	r3, [pc, #340]	; (80022b4 <HAL_RCC_ClockConfig+0x184>)
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	430a      	orrs	r2, r1
 8002162:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002164:	4b53      	ldr	r3, [pc, #332]	; (80022b4 <HAL_RCC_ClockConfig+0x184>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2201      	movs	r2, #1
 800216a:	4013      	ands	r3, r2
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	429a      	cmp	r2, r3
 8002170:	d001      	beq.n	8002176 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e09a      	b.n	80022ac <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	2202      	movs	r2, #2
 800217c:	4013      	ands	r3, r2
 800217e:	d015      	beq.n	80021ac <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2204      	movs	r2, #4
 8002186:	4013      	ands	r3, r2
 8002188:	d006      	beq.n	8002198 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800218a:	4b4b      	ldr	r3, [pc, #300]	; (80022b8 <HAL_RCC_ClockConfig+0x188>)
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	4b4a      	ldr	r3, [pc, #296]	; (80022b8 <HAL_RCC_ClockConfig+0x188>)
 8002190:	21e0      	movs	r1, #224	; 0xe0
 8002192:	00c9      	lsls	r1, r1, #3
 8002194:	430a      	orrs	r2, r1
 8002196:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002198:	4b47      	ldr	r3, [pc, #284]	; (80022b8 <HAL_RCC_ClockConfig+0x188>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	22f0      	movs	r2, #240	; 0xf0
 800219e:	4393      	bics	r3, r2
 80021a0:	0019      	movs	r1, r3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	689a      	ldr	r2, [r3, #8]
 80021a6:	4b44      	ldr	r3, [pc, #272]	; (80022b8 <HAL_RCC_ClockConfig+0x188>)
 80021a8:	430a      	orrs	r2, r1
 80021aa:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2201      	movs	r2, #1
 80021b2:	4013      	ands	r3, r2
 80021b4:	d040      	beq.n	8002238 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d107      	bne.n	80021ce <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021be:	4b3e      	ldr	r3, [pc, #248]	; (80022b8 <HAL_RCC_ClockConfig+0x188>)
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	2380      	movs	r3, #128	; 0x80
 80021c4:	029b      	lsls	r3, r3, #10
 80021c6:	4013      	ands	r3, r2
 80021c8:	d114      	bne.n	80021f4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e06e      	b.n	80022ac <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d107      	bne.n	80021e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021d6:	4b38      	ldr	r3, [pc, #224]	; (80022b8 <HAL_RCC_ClockConfig+0x188>)
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	2380      	movs	r3, #128	; 0x80
 80021dc:	049b      	lsls	r3, r3, #18
 80021de:	4013      	ands	r3, r2
 80021e0:	d108      	bne.n	80021f4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e062      	b.n	80022ac <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021e6:	4b34      	ldr	r3, [pc, #208]	; (80022b8 <HAL_RCC_ClockConfig+0x188>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2202      	movs	r2, #2
 80021ec:	4013      	ands	r3, r2
 80021ee:	d101      	bne.n	80021f4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e05b      	b.n	80022ac <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021f4:	4b30      	ldr	r3, [pc, #192]	; (80022b8 <HAL_RCC_ClockConfig+0x188>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	2203      	movs	r2, #3
 80021fa:	4393      	bics	r3, r2
 80021fc:	0019      	movs	r1, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685a      	ldr	r2, [r3, #4]
 8002202:	4b2d      	ldr	r3, [pc, #180]	; (80022b8 <HAL_RCC_ClockConfig+0x188>)
 8002204:	430a      	orrs	r2, r1
 8002206:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002208:	f7fe fcd2 	bl	8000bb0 <HAL_GetTick>
 800220c:	0003      	movs	r3, r0
 800220e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002210:	e009      	b.n	8002226 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002212:	f7fe fccd 	bl	8000bb0 <HAL_GetTick>
 8002216:	0002      	movs	r2, r0
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	4a27      	ldr	r2, [pc, #156]	; (80022bc <HAL_RCC_ClockConfig+0x18c>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d901      	bls.n	8002226 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e042      	b.n	80022ac <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002226:	4b24      	ldr	r3, [pc, #144]	; (80022b8 <HAL_RCC_ClockConfig+0x188>)
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	220c      	movs	r2, #12
 800222c:	401a      	ands	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	429a      	cmp	r2, r3
 8002236:	d1ec      	bne.n	8002212 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002238:	4b1e      	ldr	r3, [pc, #120]	; (80022b4 <HAL_RCC_ClockConfig+0x184>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2201      	movs	r2, #1
 800223e:	4013      	ands	r3, r2
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	429a      	cmp	r2, r3
 8002244:	d211      	bcs.n	800226a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002246:	4b1b      	ldr	r3, [pc, #108]	; (80022b4 <HAL_RCC_ClockConfig+0x184>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2201      	movs	r2, #1
 800224c:	4393      	bics	r3, r2
 800224e:	0019      	movs	r1, r3
 8002250:	4b18      	ldr	r3, [pc, #96]	; (80022b4 <HAL_RCC_ClockConfig+0x184>)
 8002252:	683a      	ldr	r2, [r7, #0]
 8002254:	430a      	orrs	r2, r1
 8002256:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002258:	4b16      	ldr	r3, [pc, #88]	; (80022b4 <HAL_RCC_ClockConfig+0x184>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2201      	movs	r2, #1
 800225e:	4013      	ands	r3, r2
 8002260:	683a      	ldr	r2, [r7, #0]
 8002262:	429a      	cmp	r2, r3
 8002264:	d001      	beq.n	800226a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e020      	b.n	80022ac <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2204      	movs	r2, #4
 8002270:	4013      	ands	r3, r2
 8002272:	d009      	beq.n	8002288 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002274:	4b10      	ldr	r3, [pc, #64]	; (80022b8 <HAL_RCC_ClockConfig+0x188>)
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	4a11      	ldr	r2, [pc, #68]	; (80022c0 <HAL_RCC_ClockConfig+0x190>)
 800227a:	4013      	ands	r3, r2
 800227c:	0019      	movs	r1, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	68da      	ldr	r2, [r3, #12]
 8002282:	4b0d      	ldr	r3, [pc, #52]	; (80022b8 <HAL_RCC_ClockConfig+0x188>)
 8002284:	430a      	orrs	r2, r1
 8002286:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002288:	f000 f820 	bl	80022cc <HAL_RCC_GetSysClockFreq>
 800228c:	0001      	movs	r1, r0
 800228e:	4b0a      	ldr	r3, [pc, #40]	; (80022b8 <HAL_RCC_ClockConfig+0x188>)
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	091b      	lsrs	r3, r3, #4
 8002294:	220f      	movs	r2, #15
 8002296:	4013      	ands	r3, r2
 8002298:	4a0a      	ldr	r2, [pc, #40]	; (80022c4 <HAL_RCC_ClockConfig+0x194>)
 800229a:	5cd3      	ldrb	r3, [r2, r3]
 800229c:	000a      	movs	r2, r1
 800229e:	40da      	lsrs	r2, r3
 80022a0:	4b09      	ldr	r3, [pc, #36]	; (80022c8 <HAL_RCC_ClockConfig+0x198>)
 80022a2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80022a4:	2000      	movs	r0, #0
 80022a6:	f7fe fc3d 	bl	8000b24 <HAL_InitTick>
  
  return HAL_OK;
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	0018      	movs	r0, r3
 80022ae:	46bd      	mov	sp, r7
 80022b0:	b004      	add	sp, #16
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	40022000 	.word	0x40022000
 80022b8:	40021000 	.word	0x40021000
 80022bc:	00001388 	.word	0x00001388
 80022c0:	fffff8ff 	.word	0xfffff8ff
 80022c4:	08004924 	.word	0x08004924
 80022c8:	20000000 	.word	0x20000000

080022cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022cc:	b590      	push	{r4, r7, lr}
 80022ce:	b08f      	sub	sp, #60	; 0x3c
 80022d0:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80022d2:	2314      	movs	r3, #20
 80022d4:	18fb      	adds	r3, r7, r3
 80022d6:	4a2b      	ldr	r2, [pc, #172]	; (8002384 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022d8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80022da:	c313      	stmia	r3!, {r0, r1, r4}
 80022dc:	6812      	ldr	r2, [r2, #0]
 80022de:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80022e0:	1d3b      	adds	r3, r7, #4
 80022e2:	4a29      	ldr	r2, [pc, #164]	; (8002388 <HAL_RCC_GetSysClockFreq+0xbc>)
 80022e4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80022e6:	c313      	stmia	r3!, {r0, r1, r4}
 80022e8:	6812      	ldr	r2, [r2, #0]
 80022ea:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80022ec:	2300      	movs	r3, #0
 80022ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022f0:	2300      	movs	r3, #0
 80022f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80022f4:	2300      	movs	r3, #0
 80022f6:	637b      	str	r3, [r7, #52]	; 0x34
 80022f8:	2300      	movs	r3, #0
 80022fa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80022fc:	2300      	movs	r3, #0
 80022fe:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002300:	4b22      	ldr	r3, [pc, #136]	; (800238c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002308:	220c      	movs	r2, #12
 800230a:	4013      	ands	r3, r2
 800230c:	2b04      	cmp	r3, #4
 800230e:	d002      	beq.n	8002316 <HAL_RCC_GetSysClockFreq+0x4a>
 8002310:	2b08      	cmp	r3, #8
 8002312:	d003      	beq.n	800231c <HAL_RCC_GetSysClockFreq+0x50>
 8002314:	e02d      	b.n	8002372 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002316:	4b1e      	ldr	r3, [pc, #120]	; (8002390 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002318:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800231a:	e02d      	b.n	8002378 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800231c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800231e:	0c9b      	lsrs	r3, r3, #18
 8002320:	220f      	movs	r2, #15
 8002322:	4013      	ands	r3, r2
 8002324:	2214      	movs	r2, #20
 8002326:	18ba      	adds	r2, r7, r2
 8002328:	5cd3      	ldrb	r3, [r2, r3]
 800232a:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800232c:	4b17      	ldr	r3, [pc, #92]	; (800238c <HAL_RCC_GetSysClockFreq+0xc0>)
 800232e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002330:	220f      	movs	r2, #15
 8002332:	4013      	ands	r3, r2
 8002334:	1d3a      	adds	r2, r7, #4
 8002336:	5cd3      	ldrb	r3, [r2, r3]
 8002338:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800233a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800233c:	2380      	movs	r3, #128	; 0x80
 800233e:	025b      	lsls	r3, r3, #9
 8002340:	4013      	ands	r3, r2
 8002342:	d009      	beq.n	8002358 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002344:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002346:	4812      	ldr	r0, [pc, #72]	; (8002390 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002348:	f7fd fef0 	bl	800012c <__udivsi3>
 800234c:	0003      	movs	r3, r0
 800234e:	001a      	movs	r2, r3
 8002350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002352:	4353      	muls	r3, r2
 8002354:	637b      	str	r3, [r7, #52]	; 0x34
 8002356:	e009      	b.n	800236c <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002358:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800235a:	000a      	movs	r2, r1
 800235c:	0152      	lsls	r2, r2, #5
 800235e:	1a52      	subs	r2, r2, r1
 8002360:	0193      	lsls	r3, r2, #6
 8002362:	1a9b      	subs	r3, r3, r2
 8002364:	00db      	lsls	r3, r3, #3
 8002366:	185b      	adds	r3, r3, r1
 8002368:	021b      	lsls	r3, r3, #8
 800236a:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 800236c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800236e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002370:	e002      	b.n	8002378 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002372:	4b07      	ldr	r3, [pc, #28]	; (8002390 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002374:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002376:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800237a:	0018      	movs	r0, r3
 800237c:	46bd      	mov	sp, r7
 800237e:	b00f      	add	sp, #60	; 0x3c
 8002380:	bd90      	pop	{r4, r7, pc}
 8002382:	46c0      	nop			; (mov r8, r8)
 8002384:	08004904 	.word	0x08004904
 8002388:	08004914 	.word	0x08004914
 800238c:	40021000 	.word	0x40021000
 8002390:	007a1200 	.word	0x007a1200

08002394 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002398:	4b02      	ldr	r3, [pc, #8]	; (80023a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800239a:	681b      	ldr	r3, [r3, #0]
}
 800239c:	0018      	movs	r0, r3
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	46c0      	nop			; (mov r8, r8)
 80023a4:	20000000 	.word	0x20000000

080023a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80023ac:	f7ff fff2 	bl	8002394 <HAL_RCC_GetHCLKFreq>
 80023b0:	0001      	movs	r1, r0
 80023b2:	4b06      	ldr	r3, [pc, #24]	; (80023cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	0a1b      	lsrs	r3, r3, #8
 80023b8:	2207      	movs	r2, #7
 80023ba:	4013      	ands	r3, r2
 80023bc:	4a04      	ldr	r2, [pc, #16]	; (80023d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80023be:	5cd3      	ldrb	r3, [r2, r3]
 80023c0:	40d9      	lsrs	r1, r3
 80023c2:	000b      	movs	r3, r1
}    
 80023c4:	0018      	movs	r0, r3
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	46c0      	nop			; (mov r8, r8)
 80023cc:	40021000 	.word	0x40021000
 80023d0:	08004934 	.word	0x08004934

080023d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b086      	sub	sp, #24
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023dc:	2300      	movs	r3, #0
 80023de:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80023e0:	2300      	movs	r3, #0
 80023e2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	2380      	movs	r3, #128	; 0x80
 80023ea:	025b      	lsls	r3, r3, #9
 80023ec:	4013      	ands	r3, r2
 80023ee:	d100      	bne.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80023f0:	e08e      	b.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80023f2:	2017      	movs	r0, #23
 80023f4:	183b      	adds	r3, r7, r0
 80023f6:	2200      	movs	r2, #0
 80023f8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023fa:	4b57      	ldr	r3, [pc, #348]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80023fc:	69da      	ldr	r2, [r3, #28]
 80023fe:	2380      	movs	r3, #128	; 0x80
 8002400:	055b      	lsls	r3, r3, #21
 8002402:	4013      	ands	r3, r2
 8002404:	d110      	bne.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002406:	4b54      	ldr	r3, [pc, #336]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002408:	69da      	ldr	r2, [r3, #28]
 800240a:	4b53      	ldr	r3, [pc, #332]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800240c:	2180      	movs	r1, #128	; 0x80
 800240e:	0549      	lsls	r1, r1, #21
 8002410:	430a      	orrs	r2, r1
 8002412:	61da      	str	r2, [r3, #28]
 8002414:	4b50      	ldr	r3, [pc, #320]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002416:	69da      	ldr	r2, [r3, #28]
 8002418:	2380      	movs	r3, #128	; 0x80
 800241a:	055b      	lsls	r3, r3, #21
 800241c:	4013      	ands	r3, r2
 800241e:	60bb      	str	r3, [r7, #8]
 8002420:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002422:	183b      	adds	r3, r7, r0
 8002424:	2201      	movs	r2, #1
 8002426:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002428:	4b4c      	ldr	r3, [pc, #304]	; (800255c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	2380      	movs	r3, #128	; 0x80
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	4013      	ands	r3, r2
 8002432:	d11a      	bne.n	800246a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002434:	4b49      	ldr	r3, [pc, #292]	; (800255c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	4b48      	ldr	r3, [pc, #288]	; (800255c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800243a:	2180      	movs	r1, #128	; 0x80
 800243c:	0049      	lsls	r1, r1, #1
 800243e:	430a      	orrs	r2, r1
 8002440:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002442:	f7fe fbb5 	bl	8000bb0 <HAL_GetTick>
 8002446:	0003      	movs	r3, r0
 8002448:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800244a:	e008      	b.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800244c:	f7fe fbb0 	bl	8000bb0 <HAL_GetTick>
 8002450:	0002      	movs	r2, r0
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	2b64      	cmp	r3, #100	; 0x64
 8002458:	d901      	bls.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e077      	b.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800245e:	4b3f      	ldr	r3, [pc, #252]	; (800255c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	2380      	movs	r3, #128	; 0x80
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	4013      	ands	r3, r2
 8002468:	d0f0      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800246a:	4b3b      	ldr	r3, [pc, #236]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800246c:	6a1a      	ldr	r2, [r3, #32]
 800246e:	23c0      	movs	r3, #192	; 0xc0
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	4013      	ands	r3, r2
 8002474:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d034      	beq.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685a      	ldr	r2, [r3, #4]
 8002480:	23c0      	movs	r3, #192	; 0xc0
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	4013      	ands	r3, r2
 8002486:	68fa      	ldr	r2, [r7, #12]
 8002488:	429a      	cmp	r2, r3
 800248a:	d02c      	beq.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800248c:	4b32      	ldr	r3, [pc, #200]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800248e:	6a1b      	ldr	r3, [r3, #32]
 8002490:	4a33      	ldr	r2, [pc, #204]	; (8002560 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002492:	4013      	ands	r3, r2
 8002494:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002496:	4b30      	ldr	r3, [pc, #192]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002498:	6a1a      	ldr	r2, [r3, #32]
 800249a:	4b2f      	ldr	r3, [pc, #188]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800249c:	2180      	movs	r1, #128	; 0x80
 800249e:	0249      	lsls	r1, r1, #9
 80024a0:	430a      	orrs	r2, r1
 80024a2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80024a4:	4b2c      	ldr	r3, [pc, #176]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80024a6:	6a1a      	ldr	r2, [r3, #32]
 80024a8:	4b2b      	ldr	r3, [pc, #172]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80024aa:	492e      	ldr	r1, [pc, #184]	; (8002564 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80024ac:	400a      	ands	r2, r1
 80024ae:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80024b0:	4b29      	ldr	r3, [pc, #164]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2201      	movs	r2, #1
 80024ba:	4013      	ands	r3, r2
 80024bc:	d013      	beq.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024be:	f7fe fb77 	bl	8000bb0 <HAL_GetTick>
 80024c2:	0003      	movs	r3, r0
 80024c4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024c6:	e009      	b.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024c8:	f7fe fb72 	bl	8000bb0 <HAL_GetTick>
 80024cc:	0002      	movs	r2, r0
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	4a25      	ldr	r2, [pc, #148]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d901      	bls.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e038      	b.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024dc:	4b1e      	ldr	r3, [pc, #120]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80024de:	6a1b      	ldr	r3, [r3, #32]
 80024e0:	2202      	movs	r2, #2
 80024e2:	4013      	ands	r3, r2
 80024e4:	d0f0      	beq.n	80024c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80024e6:	4b1c      	ldr	r3, [pc, #112]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80024e8:	6a1b      	ldr	r3, [r3, #32]
 80024ea:	4a1d      	ldr	r2, [pc, #116]	; (8002560 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80024ec:	4013      	ands	r3, r2
 80024ee:	0019      	movs	r1, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	685a      	ldr	r2, [r3, #4]
 80024f4:	4b18      	ldr	r3, [pc, #96]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80024f6:	430a      	orrs	r2, r1
 80024f8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024fa:	2317      	movs	r3, #23
 80024fc:	18fb      	adds	r3, r7, r3
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d105      	bne.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002504:	4b14      	ldr	r3, [pc, #80]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002506:	69da      	ldr	r2, [r3, #28]
 8002508:	4b13      	ldr	r3, [pc, #76]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800250a:	4918      	ldr	r1, [pc, #96]	; (800256c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 800250c:	400a      	ands	r2, r1
 800250e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2201      	movs	r2, #1
 8002516:	4013      	ands	r3, r2
 8002518:	d009      	beq.n	800252e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800251a:	4b0f      	ldr	r3, [pc, #60]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800251c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251e:	2203      	movs	r2, #3
 8002520:	4393      	bics	r3, r2
 8002522:	0019      	movs	r1, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	689a      	ldr	r2, [r3, #8]
 8002528:	4b0b      	ldr	r3, [pc, #44]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800252a:	430a      	orrs	r2, r1
 800252c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	2220      	movs	r2, #32
 8002534:	4013      	ands	r3, r2
 8002536:	d009      	beq.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002538:	4b07      	ldr	r3, [pc, #28]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800253a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253c:	2210      	movs	r2, #16
 800253e:	4393      	bics	r3, r2
 8002540:	0019      	movs	r1, r3
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	68da      	ldr	r2, [r3, #12]
 8002546:	4b04      	ldr	r3, [pc, #16]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002548:	430a      	orrs	r2, r1
 800254a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	0018      	movs	r0, r3
 8002550:	46bd      	mov	sp, r7
 8002552:	b006      	add	sp, #24
 8002554:	bd80      	pop	{r7, pc}
 8002556:	46c0      	nop			; (mov r8, r8)
 8002558:	40021000 	.word	0x40021000
 800255c:	40007000 	.word	0x40007000
 8002560:	fffffcff 	.word	0xfffffcff
 8002564:	fffeffff 	.word	0xfffeffff
 8002568:	00001388 	.word	0x00001388
 800256c:	efffffff 	.word	0xefffffff

08002570 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	223d      	movs	r2, #61	; 0x3d
 800257c:	5c9b      	ldrb	r3, [r3, r2]
 800257e:	b2db      	uxtb	r3, r3
 8002580:	2b01      	cmp	r3, #1
 8002582:	d001      	beq.n	8002588 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e02d      	b.n	80025e4 <HAL_TIM_Base_Start+0x74>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	223d      	movs	r2, #61	; 0x3d
 800258c:	2102      	movs	r1, #2
 800258e:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a15      	ldr	r2, [pc, #84]	; (80025ec <HAL_TIM_Base_Start+0x7c>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d009      	beq.n	80025ae <HAL_TIM_Base_Start+0x3e>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a14      	ldr	r2, [pc, #80]	; (80025f0 <HAL_TIM_Base_Start+0x80>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d004      	beq.n	80025ae <HAL_TIM_Base_Start+0x3e>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a12      	ldr	r2, [pc, #72]	; (80025f4 <HAL_TIM_Base_Start+0x84>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d111      	bne.n	80025d2 <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	2207      	movs	r2, #7
 80025b6:	4013      	ands	r3, r2
 80025b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2b06      	cmp	r3, #6
 80025be:	d010      	beq.n	80025e2 <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2101      	movs	r1, #1
 80025cc:	430a      	orrs	r2, r1
 80025ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025d0:	e007      	b.n	80025e2 <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2101      	movs	r1, #1
 80025de:	430a      	orrs	r2, r1
 80025e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	0018      	movs	r0, r3
 80025e6:	46bd      	mov	sp, r7
 80025e8:	b004      	add	sp, #16
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40012c00 	.word	0x40012c00
 80025f0:	40000400 	.word	0x40000400
 80025f4:	40014000 	.word	0x40014000

080025f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e042      	b.n	8002690 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	223d      	movs	r2, #61	; 0x3d
 800260e:	5c9b      	ldrb	r3, [r3, r2]
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b00      	cmp	r3, #0
 8002614:	d107      	bne.n	8002626 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	223c      	movs	r2, #60	; 0x3c
 800261a:	2100      	movs	r1, #0
 800261c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	0018      	movs	r0, r3
 8002622:	f7fe f969 	bl	80008f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	223d      	movs	r2, #61	; 0x3d
 800262a:	2102      	movs	r1, #2
 800262c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	3304      	adds	r3, #4
 8002636:	0019      	movs	r1, r3
 8002638:	0010      	movs	r0, r2
 800263a:	f000 f9a5 	bl	8002988 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2246      	movs	r2, #70	; 0x46
 8002642:	2101      	movs	r1, #1
 8002644:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	223e      	movs	r2, #62	; 0x3e
 800264a:	2101      	movs	r1, #1
 800264c:	5499      	strb	r1, [r3, r2]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	223f      	movs	r2, #63	; 0x3f
 8002652:	2101      	movs	r1, #1
 8002654:	5499      	strb	r1, [r3, r2]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2240      	movs	r2, #64	; 0x40
 800265a:	2101      	movs	r1, #1
 800265c:	5499      	strb	r1, [r3, r2]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2241      	movs	r2, #65	; 0x41
 8002662:	2101      	movs	r1, #1
 8002664:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2242      	movs	r2, #66	; 0x42
 800266a:	2101      	movs	r1, #1
 800266c:	5499      	strb	r1, [r3, r2]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2243      	movs	r2, #67	; 0x43
 8002672:	2101      	movs	r1, #1
 8002674:	5499      	strb	r1, [r3, r2]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2244      	movs	r2, #68	; 0x44
 800267a:	2101      	movs	r1, #1
 800267c:	5499      	strb	r1, [r3, r2]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2245      	movs	r2, #69	; 0x45
 8002682:	2101      	movs	r1, #1
 8002684:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	223d      	movs	r2, #61	; 0x3d
 800268a:	2101      	movs	r1, #1
 800268c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800268e:	2300      	movs	r3, #0
}
 8002690:	0018      	movs	r0, r3
 8002692:	46bd      	mov	sp, r7
 8002694:	b002      	add	sp, #8
 8002696:	bd80      	pop	{r7, pc}

08002698 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d108      	bne.n	80026ba <HAL_TIM_PWM_Start+0x22>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	223e      	movs	r2, #62	; 0x3e
 80026ac:	5c9b      	ldrb	r3, [r3, r2]
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	3b01      	subs	r3, #1
 80026b2:	1e5a      	subs	r2, r3, #1
 80026b4:	4193      	sbcs	r3, r2
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	e01f      	b.n	80026fa <HAL_TIM_PWM_Start+0x62>
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	2b04      	cmp	r3, #4
 80026be:	d108      	bne.n	80026d2 <HAL_TIM_PWM_Start+0x3a>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	223f      	movs	r2, #63	; 0x3f
 80026c4:	5c9b      	ldrb	r3, [r3, r2]
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	3b01      	subs	r3, #1
 80026ca:	1e5a      	subs	r2, r3, #1
 80026cc:	4193      	sbcs	r3, r2
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	e013      	b.n	80026fa <HAL_TIM_PWM_Start+0x62>
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	2b08      	cmp	r3, #8
 80026d6:	d108      	bne.n	80026ea <HAL_TIM_PWM_Start+0x52>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2240      	movs	r2, #64	; 0x40
 80026dc:	5c9b      	ldrb	r3, [r3, r2]
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	3b01      	subs	r3, #1
 80026e2:	1e5a      	subs	r2, r3, #1
 80026e4:	4193      	sbcs	r3, r2
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	e007      	b.n	80026fa <HAL_TIM_PWM_Start+0x62>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2241      	movs	r2, #65	; 0x41
 80026ee:	5c9b      	ldrb	r3, [r3, r2]
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	3b01      	subs	r3, #1
 80026f4:	1e5a      	subs	r2, r3, #1
 80026f6:	4193      	sbcs	r3, r2
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e06e      	b.n	80027e0 <HAL_TIM_PWM_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d104      	bne.n	8002712 <HAL_TIM_PWM_Start+0x7a>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	223e      	movs	r2, #62	; 0x3e
 800270c:	2102      	movs	r1, #2
 800270e:	5499      	strb	r1, [r3, r2]
 8002710:	e013      	b.n	800273a <HAL_TIM_PWM_Start+0xa2>
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	2b04      	cmp	r3, #4
 8002716:	d104      	bne.n	8002722 <HAL_TIM_PWM_Start+0x8a>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	223f      	movs	r2, #63	; 0x3f
 800271c:	2102      	movs	r1, #2
 800271e:	5499      	strb	r1, [r3, r2]
 8002720:	e00b      	b.n	800273a <HAL_TIM_PWM_Start+0xa2>
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	2b08      	cmp	r3, #8
 8002726:	d104      	bne.n	8002732 <HAL_TIM_PWM_Start+0x9a>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2240      	movs	r2, #64	; 0x40
 800272c:	2102      	movs	r1, #2
 800272e:	5499      	strb	r1, [r3, r2]
 8002730:	e003      	b.n	800273a <HAL_TIM_PWM_Start+0xa2>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2241      	movs	r2, #65	; 0x41
 8002736:	2102      	movs	r1, #2
 8002738:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	6839      	ldr	r1, [r7, #0]
 8002740:	2201      	movs	r2, #1
 8002742:	0018      	movs	r0, r3
 8002744:	f000 fb92 	bl	8002e6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a26      	ldr	r2, [pc, #152]	; (80027e8 <HAL_TIM_PWM_Start+0x150>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d00e      	beq.n	8002770 <HAL_TIM_PWM_Start+0xd8>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a25      	ldr	r2, [pc, #148]	; (80027ec <HAL_TIM_PWM_Start+0x154>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d009      	beq.n	8002770 <HAL_TIM_PWM_Start+0xd8>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a23      	ldr	r2, [pc, #140]	; (80027f0 <HAL_TIM_PWM_Start+0x158>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d004      	beq.n	8002770 <HAL_TIM_PWM_Start+0xd8>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a22      	ldr	r2, [pc, #136]	; (80027f4 <HAL_TIM_PWM_Start+0x15c>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d101      	bne.n	8002774 <HAL_TIM_PWM_Start+0xdc>
 8002770:	2301      	movs	r3, #1
 8002772:	e000      	b.n	8002776 <HAL_TIM_PWM_Start+0xde>
 8002774:	2300      	movs	r3, #0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d008      	beq.n	800278c <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2180      	movs	r1, #128	; 0x80
 8002786:	0209      	lsls	r1, r1, #8
 8002788:	430a      	orrs	r2, r1
 800278a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a15      	ldr	r2, [pc, #84]	; (80027e8 <HAL_TIM_PWM_Start+0x150>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d009      	beq.n	80027aa <HAL_TIM_PWM_Start+0x112>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a17      	ldr	r2, [pc, #92]	; (80027f8 <HAL_TIM_PWM_Start+0x160>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d004      	beq.n	80027aa <HAL_TIM_PWM_Start+0x112>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a11      	ldr	r2, [pc, #68]	; (80027ec <HAL_TIM_PWM_Start+0x154>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d111      	bne.n	80027ce <HAL_TIM_PWM_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	2207      	movs	r2, #7
 80027b2:	4013      	ands	r3, r2
 80027b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2b06      	cmp	r3, #6
 80027ba:	d010      	beq.n	80027de <HAL_TIM_PWM_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2101      	movs	r1, #1
 80027c8:	430a      	orrs	r2, r1
 80027ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027cc:	e007      	b.n	80027de <HAL_TIM_PWM_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2101      	movs	r1, #1
 80027da:	430a      	orrs	r2, r1
 80027dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027de:	2300      	movs	r3, #0
}
 80027e0:	0018      	movs	r0, r3
 80027e2:	46bd      	mov	sp, r7
 80027e4:	b004      	add	sp, #16
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	40012c00 	.word	0x40012c00
 80027ec:	40014000 	.word	0x40014000
 80027f0:	40014400 	.word	0x40014400
 80027f4:	40014800 	.word	0x40014800
 80027f8:	40000400 	.word	0x40000400

080027fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002808:	2317      	movs	r3, #23
 800280a:	18fb      	adds	r3, r7, r3
 800280c:	2200      	movs	r2, #0
 800280e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	223c      	movs	r2, #60	; 0x3c
 8002814:	5c9b      	ldrb	r3, [r3, r2]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d101      	bne.n	800281e <HAL_TIM_PWM_ConfigChannel+0x22>
 800281a:	2302      	movs	r3, #2
 800281c:	e0ad      	b.n	800297a <HAL_TIM_PWM_ConfigChannel+0x17e>
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	223c      	movs	r2, #60	; 0x3c
 8002822:	2101      	movs	r1, #1
 8002824:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2b0c      	cmp	r3, #12
 800282a:	d100      	bne.n	800282e <HAL_TIM_PWM_ConfigChannel+0x32>
 800282c:	e076      	b.n	800291c <HAL_TIM_PWM_ConfigChannel+0x120>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2b0c      	cmp	r3, #12
 8002832:	d900      	bls.n	8002836 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002834:	e095      	b.n	8002962 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2b08      	cmp	r3, #8
 800283a:	d04e      	beq.n	80028da <HAL_TIM_PWM_ConfigChannel+0xde>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2b08      	cmp	r3, #8
 8002840:	d900      	bls.n	8002844 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002842:	e08e      	b.n	8002962 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d003      	beq.n	8002852 <HAL_TIM_PWM_ConfigChannel+0x56>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2b04      	cmp	r3, #4
 800284e:	d021      	beq.n	8002894 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002850:	e087      	b.n	8002962 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	68ba      	ldr	r2, [r7, #8]
 8002858:	0011      	movs	r1, r2
 800285a:	0018      	movs	r0, r3
 800285c:	f000 f90a 	bl	8002a74 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	699a      	ldr	r2, [r3, #24]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2108      	movs	r1, #8
 800286c:	430a      	orrs	r2, r1
 800286e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	699a      	ldr	r2, [r3, #24]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2104      	movs	r1, #4
 800287c:	438a      	bics	r2, r1
 800287e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	6999      	ldr	r1, [r3, #24]
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	691a      	ldr	r2, [r3, #16]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	430a      	orrs	r2, r1
 8002890:	619a      	str	r2, [r3, #24]
      break;
 8002892:	e06b      	b.n	800296c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	68ba      	ldr	r2, [r7, #8]
 800289a:	0011      	movs	r1, r2
 800289c:	0018      	movs	r0, r3
 800289e:	f000 f971 	bl	8002b84 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	699a      	ldr	r2, [r3, #24]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2180      	movs	r1, #128	; 0x80
 80028ae:	0109      	lsls	r1, r1, #4
 80028b0:	430a      	orrs	r2, r1
 80028b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	699a      	ldr	r2, [r3, #24]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4931      	ldr	r1, [pc, #196]	; (8002984 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80028c0:	400a      	ands	r2, r1
 80028c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6999      	ldr	r1, [r3, #24]
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	691b      	ldr	r3, [r3, #16]
 80028ce:	021a      	lsls	r2, r3, #8
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	430a      	orrs	r2, r1
 80028d6:	619a      	str	r2, [r3, #24]
      break;
 80028d8:	e048      	b.n	800296c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	68ba      	ldr	r2, [r7, #8]
 80028e0:	0011      	movs	r1, r2
 80028e2:	0018      	movs	r0, r3
 80028e4:	f000 f9d2 	bl	8002c8c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	69da      	ldr	r2, [r3, #28]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2108      	movs	r1, #8
 80028f4:	430a      	orrs	r2, r1
 80028f6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	69da      	ldr	r2, [r3, #28]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2104      	movs	r1, #4
 8002904:	438a      	bics	r2, r1
 8002906:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	69d9      	ldr	r1, [r3, #28]
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	691a      	ldr	r2, [r3, #16]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	61da      	str	r2, [r3, #28]
      break;
 800291a:	e027      	b.n	800296c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	68ba      	ldr	r2, [r7, #8]
 8002922:	0011      	movs	r1, r2
 8002924:	0018      	movs	r0, r3
 8002926:	f000 fa37 	bl	8002d98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	69da      	ldr	r2, [r3, #28]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	2180      	movs	r1, #128	; 0x80
 8002936:	0109      	lsls	r1, r1, #4
 8002938:	430a      	orrs	r2, r1
 800293a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	69da      	ldr	r2, [r3, #28]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	490f      	ldr	r1, [pc, #60]	; (8002984 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002948:	400a      	ands	r2, r1
 800294a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	69d9      	ldr	r1, [r3, #28]
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	021a      	lsls	r2, r3, #8
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	430a      	orrs	r2, r1
 800295e:	61da      	str	r2, [r3, #28]
      break;
 8002960:	e004      	b.n	800296c <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002962:	2317      	movs	r3, #23
 8002964:	18fb      	adds	r3, r7, r3
 8002966:	2201      	movs	r2, #1
 8002968:	701a      	strb	r2, [r3, #0]
      break;
 800296a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	223c      	movs	r2, #60	; 0x3c
 8002970:	2100      	movs	r1, #0
 8002972:	5499      	strb	r1, [r3, r2]

  return status;
 8002974:	2317      	movs	r3, #23
 8002976:	18fb      	adds	r3, r7, r3
 8002978:	781b      	ldrb	r3, [r3, #0]
}
 800297a:	0018      	movs	r0, r3
 800297c:	46bd      	mov	sp, r7
 800297e:	b006      	add	sp, #24
 8002980:	bd80      	pop	{r7, pc}
 8002982:	46c0      	nop			; (mov r8, r8)
 8002984:	fffffbff 	.word	0xfffffbff

08002988 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	4a2f      	ldr	r2, [pc, #188]	; (8002a58 <TIM_Base_SetConfig+0xd0>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d003      	beq.n	80029a8 <TIM_Base_SetConfig+0x20>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	4a2e      	ldr	r2, [pc, #184]	; (8002a5c <TIM_Base_SetConfig+0xd4>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d108      	bne.n	80029ba <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2270      	movs	r2, #112	; 0x70
 80029ac:	4393      	bics	r3, r2
 80029ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	68fa      	ldr	r2, [r7, #12]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a26      	ldr	r2, [pc, #152]	; (8002a58 <TIM_Base_SetConfig+0xd0>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d013      	beq.n	80029ea <TIM_Base_SetConfig+0x62>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a25      	ldr	r2, [pc, #148]	; (8002a5c <TIM_Base_SetConfig+0xd4>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d00f      	beq.n	80029ea <TIM_Base_SetConfig+0x62>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a24      	ldr	r2, [pc, #144]	; (8002a60 <TIM_Base_SetConfig+0xd8>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d00b      	beq.n	80029ea <TIM_Base_SetConfig+0x62>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a23      	ldr	r2, [pc, #140]	; (8002a64 <TIM_Base_SetConfig+0xdc>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d007      	beq.n	80029ea <TIM_Base_SetConfig+0x62>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a22      	ldr	r2, [pc, #136]	; (8002a68 <TIM_Base_SetConfig+0xe0>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d003      	beq.n	80029ea <TIM_Base_SetConfig+0x62>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a21      	ldr	r2, [pc, #132]	; (8002a6c <TIM_Base_SetConfig+0xe4>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d108      	bne.n	80029fc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	4a20      	ldr	r2, [pc, #128]	; (8002a70 <TIM_Base_SetConfig+0xe8>)
 80029ee:	4013      	ands	r3, r2
 80029f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	68fa      	ldr	r2, [r7, #12]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2280      	movs	r2, #128	; 0x80
 8002a00:	4393      	bics	r3, r2
 8002a02:	001a      	movs	r2, r3
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	695b      	ldr	r3, [r3, #20]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	689a      	ldr	r2, [r3, #8]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a0c      	ldr	r2, [pc, #48]	; (8002a58 <TIM_Base_SetConfig+0xd0>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d00b      	beq.n	8002a42 <TIM_Base_SetConfig+0xba>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a0d      	ldr	r2, [pc, #52]	; (8002a64 <TIM_Base_SetConfig+0xdc>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d007      	beq.n	8002a42 <TIM_Base_SetConfig+0xba>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	4a0c      	ldr	r2, [pc, #48]	; (8002a68 <TIM_Base_SetConfig+0xe0>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d003      	beq.n	8002a42 <TIM_Base_SetConfig+0xba>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a0b      	ldr	r2, [pc, #44]	; (8002a6c <TIM_Base_SetConfig+0xe4>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d103      	bne.n	8002a4a <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	691a      	ldr	r2, [r3, #16]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	615a      	str	r2, [r3, #20]
}
 8002a50:	46c0      	nop			; (mov r8, r8)
 8002a52:	46bd      	mov	sp, r7
 8002a54:	b004      	add	sp, #16
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	40012c00 	.word	0x40012c00
 8002a5c:	40000400 	.word	0x40000400
 8002a60:	40002000 	.word	0x40002000
 8002a64:	40014000 	.word	0x40014000
 8002a68:	40014400 	.word	0x40014400
 8002a6c:	40014800 	.word	0x40014800
 8002a70:	fffffcff 	.word	0xfffffcff

08002a74 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b086      	sub	sp, #24
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a1b      	ldr	r3, [r3, #32]
 8002a82:	2201      	movs	r2, #1
 8002a84:	4393      	bics	r3, r2
 8002a86:	001a      	movs	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a1b      	ldr	r3, [r3, #32]
 8002a90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	699b      	ldr	r3, [r3, #24]
 8002a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2270      	movs	r2, #112	; 0x70
 8002aa2:	4393      	bics	r3, r2
 8002aa4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2203      	movs	r2, #3
 8002aaa:	4393      	bics	r3, r2
 8002aac:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	68fa      	ldr	r2, [r7, #12]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	2202      	movs	r2, #2
 8002abc:	4393      	bics	r3, r2
 8002abe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	697a      	ldr	r2, [r7, #20]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a27      	ldr	r2, [pc, #156]	; (8002b6c <TIM_OC1_SetConfig+0xf8>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d00b      	beq.n	8002aea <TIM_OC1_SetConfig+0x76>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a26      	ldr	r2, [pc, #152]	; (8002b70 <TIM_OC1_SetConfig+0xfc>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d007      	beq.n	8002aea <TIM_OC1_SetConfig+0x76>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a25      	ldr	r2, [pc, #148]	; (8002b74 <TIM_OC1_SetConfig+0x100>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d003      	beq.n	8002aea <TIM_OC1_SetConfig+0x76>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a24      	ldr	r2, [pc, #144]	; (8002b78 <TIM_OC1_SetConfig+0x104>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d10c      	bne.n	8002b04 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	2208      	movs	r2, #8
 8002aee:	4393      	bics	r3, r2
 8002af0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	697a      	ldr	r2, [r7, #20]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	2204      	movs	r2, #4
 8002b00:	4393      	bics	r3, r2
 8002b02:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	4a19      	ldr	r2, [pc, #100]	; (8002b6c <TIM_OC1_SetConfig+0xf8>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d00b      	beq.n	8002b24 <TIM_OC1_SetConfig+0xb0>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	4a18      	ldr	r2, [pc, #96]	; (8002b70 <TIM_OC1_SetConfig+0xfc>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d007      	beq.n	8002b24 <TIM_OC1_SetConfig+0xb0>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	4a17      	ldr	r2, [pc, #92]	; (8002b74 <TIM_OC1_SetConfig+0x100>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d003      	beq.n	8002b24 <TIM_OC1_SetConfig+0xb0>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a16      	ldr	r2, [pc, #88]	; (8002b78 <TIM_OC1_SetConfig+0x104>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d111      	bne.n	8002b48 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	4a15      	ldr	r2, [pc, #84]	; (8002b7c <TIM_OC1_SetConfig+0x108>)
 8002b28:	4013      	ands	r3, r2
 8002b2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	4a14      	ldr	r2, [pc, #80]	; (8002b80 <TIM_OC1_SetConfig+0x10c>)
 8002b30:	4013      	ands	r3, r2
 8002b32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	695b      	ldr	r3, [r3, #20]
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	699b      	ldr	r3, [r3, #24]
 8002b42:	693a      	ldr	r2, [r7, #16]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	68fa      	ldr	r2, [r7, #12]
 8002b52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	685a      	ldr	r2, [r3, #4]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	697a      	ldr	r2, [r7, #20]
 8002b60:	621a      	str	r2, [r3, #32]
}
 8002b62:	46c0      	nop			; (mov r8, r8)
 8002b64:	46bd      	mov	sp, r7
 8002b66:	b006      	add	sp, #24
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	46c0      	nop			; (mov r8, r8)
 8002b6c:	40012c00 	.word	0x40012c00
 8002b70:	40014000 	.word	0x40014000
 8002b74:	40014400 	.word	0x40014400
 8002b78:	40014800 	.word	0x40014800
 8002b7c:	fffffeff 	.word	0xfffffeff
 8002b80:	fffffdff 	.word	0xfffffdff

08002b84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b086      	sub	sp, #24
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a1b      	ldr	r3, [r3, #32]
 8002b92:	2210      	movs	r2, #16
 8002b94:	4393      	bics	r3, r2
 8002b96:	001a      	movs	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6a1b      	ldr	r3, [r3, #32]
 8002ba0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	699b      	ldr	r3, [r3, #24]
 8002bac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	4a2e      	ldr	r2, [pc, #184]	; (8002c6c <TIM_OC2_SetConfig+0xe8>)
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	4a2d      	ldr	r2, [pc, #180]	; (8002c70 <TIM_OC2_SetConfig+0xec>)
 8002bba:	4013      	ands	r3, r2
 8002bbc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	021b      	lsls	r3, r3, #8
 8002bc4:	68fa      	ldr	r2, [r7, #12]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	2220      	movs	r2, #32
 8002bce:	4393      	bics	r3, r2
 8002bd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	011b      	lsls	r3, r3, #4
 8002bd8:	697a      	ldr	r2, [r7, #20]
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a24      	ldr	r2, [pc, #144]	; (8002c74 <TIM_OC2_SetConfig+0xf0>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d10d      	bne.n	8002c02 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	2280      	movs	r2, #128	; 0x80
 8002bea:	4393      	bics	r3, r2
 8002bec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	011b      	lsls	r3, r3, #4
 8002bf4:	697a      	ldr	r2, [r7, #20]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	2240      	movs	r2, #64	; 0x40
 8002bfe:	4393      	bics	r3, r2
 8002c00:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a1b      	ldr	r2, [pc, #108]	; (8002c74 <TIM_OC2_SetConfig+0xf0>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d00b      	beq.n	8002c22 <TIM_OC2_SetConfig+0x9e>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a1a      	ldr	r2, [pc, #104]	; (8002c78 <TIM_OC2_SetConfig+0xf4>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d007      	beq.n	8002c22 <TIM_OC2_SetConfig+0x9e>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a19      	ldr	r2, [pc, #100]	; (8002c7c <TIM_OC2_SetConfig+0xf8>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d003      	beq.n	8002c22 <TIM_OC2_SetConfig+0x9e>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a18      	ldr	r2, [pc, #96]	; (8002c80 <TIM_OC2_SetConfig+0xfc>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d113      	bne.n	8002c4a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	4a17      	ldr	r2, [pc, #92]	; (8002c84 <TIM_OC2_SetConfig+0x100>)
 8002c26:	4013      	ands	r3, r2
 8002c28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	4a16      	ldr	r2, [pc, #88]	; (8002c88 <TIM_OC2_SetConfig+0x104>)
 8002c2e:	4013      	ands	r3, r2
 8002c30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	695b      	ldr	r3, [r3, #20]
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	693a      	ldr	r2, [r7, #16]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	68fa      	ldr	r2, [r7, #12]
 8002c54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	685a      	ldr	r2, [r3, #4]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	621a      	str	r2, [r3, #32]
}
 8002c64:	46c0      	nop			; (mov r8, r8)
 8002c66:	46bd      	mov	sp, r7
 8002c68:	b006      	add	sp, #24
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	ffff8fff 	.word	0xffff8fff
 8002c70:	fffffcff 	.word	0xfffffcff
 8002c74:	40012c00 	.word	0x40012c00
 8002c78:	40014000 	.word	0x40014000
 8002c7c:	40014400 	.word	0x40014400
 8002c80:	40014800 	.word	0x40014800
 8002c84:	fffffbff 	.word	0xfffffbff
 8002c88:	fffff7ff 	.word	0xfffff7ff

08002c8c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b086      	sub	sp, #24
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a1b      	ldr	r3, [r3, #32]
 8002c9a:	4a35      	ldr	r2, [pc, #212]	; (8002d70 <TIM_OC3_SetConfig+0xe4>)
 8002c9c:	401a      	ands	r2, r3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a1b      	ldr	r3, [r3, #32]
 8002ca6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	69db      	ldr	r3, [r3, #28]
 8002cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2270      	movs	r2, #112	; 0x70
 8002cb8:	4393      	bics	r3, r2
 8002cba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2203      	movs	r2, #3
 8002cc0:	4393      	bics	r3, r2
 8002cc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	68fa      	ldr	r2, [r7, #12]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	4a28      	ldr	r2, [pc, #160]	; (8002d74 <TIM_OC3_SetConfig+0xe8>)
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	021b      	lsls	r3, r3, #8
 8002cdc:	697a      	ldr	r2, [r7, #20]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a24      	ldr	r2, [pc, #144]	; (8002d78 <TIM_OC3_SetConfig+0xec>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d10d      	bne.n	8002d06 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	4a23      	ldr	r2, [pc, #140]	; (8002d7c <TIM_OC3_SetConfig+0xf0>)
 8002cee:	4013      	ands	r3, r2
 8002cf0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	021b      	lsls	r3, r3, #8
 8002cf8:	697a      	ldr	r2, [r7, #20]
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	4a1f      	ldr	r2, [pc, #124]	; (8002d80 <TIM_OC3_SetConfig+0xf4>)
 8002d02:	4013      	ands	r3, r2
 8002d04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a1b      	ldr	r2, [pc, #108]	; (8002d78 <TIM_OC3_SetConfig+0xec>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d00b      	beq.n	8002d26 <TIM_OC3_SetConfig+0x9a>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a1c      	ldr	r2, [pc, #112]	; (8002d84 <TIM_OC3_SetConfig+0xf8>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d007      	beq.n	8002d26 <TIM_OC3_SetConfig+0x9a>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a1b      	ldr	r2, [pc, #108]	; (8002d88 <TIM_OC3_SetConfig+0xfc>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d003      	beq.n	8002d26 <TIM_OC3_SetConfig+0x9a>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a1a      	ldr	r2, [pc, #104]	; (8002d8c <TIM_OC3_SetConfig+0x100>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d113      	bne.n	8002d4e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	4a19      	ldr	r2, [pc, #100]	; (8002d90 <TIM_OC3_SetConfig+0x104>)
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	4a18      	ldr	r2, [pc, #96]	; (8002d94 <TIM_OC3_SetConfig+0x108>)
 8002d32:	4013      	ands	r3, r2
 8002d34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	695b      	ldr	r3, [r3, #20]
 8002d3a:	011b      	lsls	r3, r3, #4
 8002d3c:	693a      	ldr	r2, [r7, #16]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	699b      	ldr	r3, [r3, #24]
 8002d46:	011b      	lsls	r3, r3, #4
 8002d48:	693a      	ldr	r2, [r7, #16]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	693a      	ldr	r2, [r7, #16]
 8002d52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	68fa      	ldr	r2, [r7, #12]
 8002d58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	685a      	ldr	r2, [r3, #4]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	697a      	ldr	r2, [r7, #20]
 8002d66:	621a      	str	r2, [r3, #32]
}
 8002d68:	46c0      	nop			; (mov r8, r8)
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	b006      	add	sp, #24
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	fffffeff 	.word	0xfffffeff
 8002d74:	fffffdff 	.word	0xfffffdff
 8002d78:	40012c00 	.word	0x40012c00
 8002d7c:	fffff7ff 	.word	0xfffff7ff
 8002d80:	fffffbff 	.word	0xfffffbff
 8002d84:	40014000 	.word	0x40014000
 8002d88:	40014400 	.word	0x40014400
 8002d8c:	40014800 	.word	0x40014800
 8002d90:	ffffefff 	.word	0xffffefff
 8002d94:	ffffdfff 	.word	0xffffdfff

08002d98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a1b      	ldr	r3, [r3, #32]
 8002da6:	4a28      	ldr	r2, [pc, #160]	; (8002e48 <TIM_OC4_SetConfig+0xb0>)
 8002da8:	401a      	ands	r2, r3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a1b      	ldr	r3, [r3, #32]
 8002db2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	69db      	ldr	r3, [r3, #28]
 8002dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	4a22      	ldr	r2, [pc, #136]	; (8002e4c <TIM_OC4_SetConfig+0xb4>)
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	4a21      	ldr	r2, [pc, #132]	; (8002e50 <TIM_OC4_SetConfig+0xb8>)
 8002dcc:	4013      	ands	r3, r2
 8002dce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	021b      	lsls	r3, r3, #8
 8002dd6:	68fa      	ldr	r2, [r7, #12]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	4a1d      	ldr	r2, [pc, #116]	; (8002e54 <TIM_OC4_SetConfig+0xbc>)
 8002de0:	4013      	ands	r3, r2
 8002de2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	031b      	lsls	r3, r3, #12
 8002dea:	693a      	ldr	r2, [r7, #16]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4a19      	ldr	r2, [pc, #100]	; (8002e58 <TIM_OC4_SetConfig+0xc0>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d00b      	beq.n	8002e10 <TIM_OC4_SetConfig+0x78>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	4a18      	ldr	r2, [pc, #96]	; (8002e5c <TIM_OC4_SetConfig+0xc4>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d007      	beq.n	8002e10 <TIM_OC4_SetConfig+0x78>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	4a17      	ldr	r2, [pc, #92]	; (8002e60 <TIM_OC4_SetConfig+0xc8>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d003      	beq.n	8002e10 <TIM_OC4_SetConfig+0x78>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4a16      	ldr	r2, [pc, #88]	; (8002e64 <TIM_OC4_SetConfig+0xcc>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d109      	bne.n	8002e24 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	4a15      	ldr	r2, [pc, #84]	; (8002e68 <TIM_OC4_SetConfig+0xd0>)
 8002e14:	4013      	ands	r3, r2
 8002e16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	695b      	ldr	r3, [r3, #20]
 8002e1c:	019b      	lsls	r3, r3, #6
 8002e1e:	697a      	ldr	r2, [r7, #20]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	697a      	ldr	r2, [r7, #20]
 8002e28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	68fa      	ldr	r2, [r7, #12]
 8002e2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685a      	ldr	r2, [r3, #4]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	693a      	ldr	r2, [r7, #16]
 8002e3c:	621a      	str	r2, [r3, #32]
}
 8002e3e:	46c0      	nop			; (mov r8, r8)
 8002e40:	46bd      	mov	sp, r7
 8002e42:	b006      	add	sp, #24
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	46c0      	nop			; (mov r8, r8)
 8002e48:	ffffefff 	.word	0xffffefff
 8002e4c:	ffff8fff 	.word	0xffff8fff
 8002e50:	fffffcff 	.word	0xfffffcff
 8002e54:	ffffdfff 	.word	0xffffdfff
 8002e58:	40012c00 	.word	0x40012c00
 8002e5c:	40014000 	.word	0x40014000
 8002e60:	40014400 	.word	0x40014400
 8002e64:	40014800 	.word	0x40014800
 8002e68:	ffffbfff 	.word	0xffffbfff

08002e6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	60b9      	str	r1, [r7, #8]
 8002e76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	221f      	movs	r2, #31
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	2201      	movs	r2, #1
 8002e80:	409a      	lsls	r2, r3
 8002e82:	0013      	movs	r3, r2
 8002e84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6a1b      	ldr	r3, [r3, #32]
 8002e8a:	697a      	ldr	r2, [r7, #20]
 8002e8c:	43d2      	mvns	r2, r2
 8002e8e:	401a      	ands	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6a1a      	ldr	r2, [r3, #32]
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	211f      	movs	r1, #31
 8002e9c:	400b      	ands	r3, r1
 8002e9e:	6879      	ldr	r1, [r7, #4]
 8002ea0:	4099      	lsls	r1, r3
 8002ea2:	000b      	movs	r3, r1
 8002ea4:	431a      	orrs	r2, r3
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	621a      	str	r2, [r3, #32]
}
 8002eaa:	46c0      	nop			; (mov r8, r8)
 8002eac:	46bd      	mov	sp, r7
 8002eae:	b006      	add	sp, #24
 8002eb0:	bd80      	pop	{r7, pc}
	...

08002eb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	223c      	movs	r2, #60	; 0x3c
 8002ec2:	5c9b      	ldrb	r3, [r3, r2]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d101      	bne.n	8002ecc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ec8:	2302      	movs	r3, #2
 8002eca:	e041      	b.n	8002f50 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	223c      	movs	r2, #60	; 0x3c
 8002ed0:	2101      	movs	r1, #1
 8002ed2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	223d      	movs	r2, #61	; 0x3d
 8002ed8:	2102      	movs	r1, #2
 8002eda:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2270      	movs	r2, #112	; 0x70
 8002ef0:	4393      	bics	r3, r2
 8002ef2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68fa      	ldr	r2, [r7, #12]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a13      	ldr	r2, [pc, #76]	; (8002f58 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d009      	beq.n	8002f24 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a11      	ldr	r2, [pc, #68]	; (8002f5c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d004      	beq.n	8002f24 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a10      	ldr	r2, [pc, #64]	; (8002f60 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d10c      	bne.n	8002f3e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	2280      	movs	r2, #128	; 0x80
 8002f28:	4393      	bics	r3, r2
 8002f2a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	68ba      	ldr	r2, [r7, #8]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	68ba      	ldr	r2, [r7, #8]
 8002f3c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	223d      	movs	r2, #61	; 0x3d
 8002f42:	2101      	movs	r1, #1
 8002f44:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	223c      	movs	r2, #60	; 0x3c
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	0018      	movs	r0, r3
 8002f52:	46bd      	mov	sp, r7
 8002f54:	b004      	add	sp, #16
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	40012c00 	.word	0x40012c00
 8002f5c:	40000400 	.word	0x40000400
 8002f60:	40014000 	.word	0x40014000

08002f64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d101      	bne.n	8002f76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e044      	b.n	8003000 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d107      	bne.n	8002f8e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2274      	movs	r2, #116	; 0x74
 8002f82:	2100      	movs	r1, #0
 8002f84:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	0018      	movs	r0, r3
 8002f8a:	f7fd fd41 	bl	8000a10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2224      	movs	r2, #36	; 0x24
 8002f92:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2101      	movs	r1, #1
 8002fa0:	438a      	bics	r2, r1
 8002fa2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	0018      	movs	r0, r3
 8002fa8:	f000 f8da 	bl	8003160 <UART_SetConfig>
 8002fac:	0003      	movs	r3, r0
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d101      	bne.n	8002fb6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e024      	b.n	8003000 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d003      	beq.n	8002fc6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	f000 fa0d 	bl	80033e0 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	685a      	ldr	r2, [r3, #4]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	490d      	ldr	r1, [pc, #52]	; (8003008 <HAL_UART_Init+0xa4>)
 8002fd2:	400a      	ands	r2, r1
 8002fd4:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	2108      	movs	r1, #8
 8002fe2:	438a      	bics	r2, r1
 8002fe4:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2101      	movs	r1, #1
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	f000 faa5 	bl	8003548 <UART_CheckIdleState>
 8002ffe:	0003      	movs	r3, r0
}
 8003000:	0018      	movs	r0, r3
 8003002:	46bd      	mov	sp, r7
 8003004:	b002      	add	sp, #8
 8003006:	bd80      	pop	{r7, pc}
 8003008:	fffff7ff 	.word	0xfffff7ff

0800300c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b08a      	sub	sp, #40	; 0x28
 8003010:	af02      	add	r7, sp, #8
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	603b      	str	r3, [r7, #0]
 8003018:	1dbb      	adds	r3, r7, #6
 800301a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003020:	2b20      	cmp	r3, #32
 8003022:	d000      	beq.n	8003026 <HAL_UART_Transmit+0x1a>
 8003024:	e096      	b.n	8003154 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d003      	beq.n	8003034 <HAL_UART_Transmit+0x28>
 800302c:	1dbb      	adds	r3, r7, #6
 800302e:	881b      	ldrh	r3, [r3, #0]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d101      	bne.n	8003038 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e08e      	b.n	8003156 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	689a      	ldr	r2, [r3, #8]
 800303c:	2380      	movs	r3, #128	; 0x80
 800303e:	015b      	lsls	r3, r3, #5
 8003040:	429a      	cmp	r2, r3
 8003042:	d109      	bne.n	8003058 <HAL_UART_Transmit+0x4c>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	691b      	ldr	r3, [r3, #16]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d105      	bne.n	8003058 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	2201      	movs	r2, #1
 8003050:	4013      	ands	r3, r2
 8003052:	d001      	beq.n	8003058 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e07e      	b.n	8003156 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2274      	movs	r2, #116	; 0x74
 800305c:	5c9b      	ldrb	r3, [r3, r2]
 800305e:	2b01      	cmp	r3, #1
 8003060:	d101      	bne.n	8003066 <HAL_UART_Transmit+0x5a>
 8003062:	2302      	movs	r3, #2
 8003064:	e077      	b.n	8003156 <HAL_UART_Transmit+0x14a>
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2274      	movs	r2, #116	; 0x74
 800306a:	2101      	movs	r1, #1
 800306c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2280      	movs	r2, #128	; 0x80
 8003072:	2100      	movs	r1, #0
 8003074:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2221      	movs	r2, #33	; 0x21
 800307a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800307c:	f7fd fd98 	bl	8000bb0 <HAL_GetTick>
 8003080:	0003      	movs	r3, r0
 8003082:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	1dba      	adds	r2, r7, #6
 8003088:	2150      	movs	r1, #80	; 0x50
 800308a:	8812      	ldrh	r2, [r2, #0]
 800308c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	1dba      	adds	r2, r7, #6
 8003092:	2152      	movs	r1, #82	; 0x52
 8003094:	8812      	ldrh	r2, [r2, #0]
 8003096:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	2380      	movs	r3, #128	; 0x80
 800309e:	015b      	lsls	r3, r3, #5
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d108      	bne.n	80030b6 <HAL_UART_Transmit+0xaa>
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d104      	bne.n	80030b6 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80030ac:	2300      	movs	r3, #0
 80030ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	61bb      	str	r3, [r7, #24]
 80030b4:	e003      	b.n	80030be <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030ba:	2300      	movs	r3, #0
 80030bc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2274      	movs	r2, #116	; 0x74
 80030c2:	2100      	movs	r1, #0
 80030c4:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80030c6:	e02d      	b.n	8003124 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030c8:	697a      	ldr	r2, [r7, #20]
 80030ca:	68f8      	ldr	r0, [r7, #12]
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	9300      	str	r3, [sp, #0]
 80030d0:	0013      	movs	r3, r2
 80030d2:	2200      	movs	r2, #0
 80030d4:	2180      	movs	r1, #128	; 0x80
 80030d6:	f000 fa7f 	bl	80035d8 <UART_WaitOnFlagUntilTimeout>
 80030da:	1e03      	subs	r3, r0, #0
 80030dc:	d001      	beq.n	80030e2 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e039      	b.n	8003156 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10b      	bne.n	8003100 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	881a      	ldrh	r2, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	05d2      	lsls	r2, r2, #23
 80030f2:	0dd2      	lsrs	r2, r2, #23
 80030f4:	b292      	uxth	r2, r2
 80030f6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	3302      	adds	r3, #2
 80030fc:	61bb      	str	r3, [r7, #24]
 80030fe:	e008      	b.n	8003112 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	781a      	ldrb	r2, [r3, #0]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	b292      	uxth	r2, r2
 800310a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	3301      	adds	r3, #1
 8003110:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2252      	movs	r2, #82	; 0x52
 8003116:	5a9b      	ldrh	r3, [r3, r2]
 8003118:	b29b      	uxth	r3, r3
 800311a:	3b01      	subs	r3, #1
 800311c:	b299      	uxth	r1, r3
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2252      	movs	r2, #82	; 0x52
 8003122:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2252      	movs	r2, #82	; 0x52
 8003128:	5a9b      	ldrh	r3, [r3, r2]
 800312a:	b29b      	uxth	r3, r3
 800312c:	2b00      	cmp	r3, #0
 800312e:	d1cb      	bne.n	80030c8 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003130:	697a      	ldr	r2, [r7, #20]
 8003132:	68f8      	ldr	r0, [r7, #12]
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	9300      	str	r3, [sp, #0]
 8003138:	0013      	movs	r3, r2
 800313a:	2200      	movs	r2, #0
 800313c:	2140      	movs	r1, #64	; 0x40
 800313e:	f000 fa4b 	bl	80035d8 <UART_WaitOnFlagUntilTimeout>
 8003142:	1e03      	subs	r3, r0, #0
 8003144:	d001      	beq.n	800314a <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e005      	b.n	8003156 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2220      	movs	r2, #32
 800314e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003150:	2300      	movs	r3, #0
 8003152:	e000      	b.n	8003156 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003154:	2302      	movs	r3, #2
  }
}
 8003156:	0018      	movs	r0, r3
 8003158:	46bd      	mov	sp, r7
 800315a:	b008      	add	sp, #32
 800315c:	bd80      	pop	{r7, pc}
	...

08003160 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b088      	sub	sp, #32
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003168:	231e      	movs	r3, #30
 800316a:	18fb      	adds	r3, r7, r3
 800316c:	2200      	movs	r2, #0
 800316e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	691b      	ldr	r3, [r3, #16]
 8003178:	431a      	orrs	r2, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	431a      	orrs	r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	69db      	ldr	r3, [r3, #28]
 8003184:	4313      	orrs	r3, r2
 8003186:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a8d      	ldr	r2, [pc, #564]	; (80033c4 <UART_SetConfig+0x264>)
 8003190:	4013      	ands	r3, r2
 8003192:	0019      	movs	r1, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	697a      	ldr	r2, [r7, #20]
 800319a:	430a      	orrs	r2, r1
 800319c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	4a88      	ldr	r2, [pc, #544]	; (80033c8 <UART_SetConfig+0x268>)
 80031a6:	4013      	ands	r3, r2
 80031a8:	0019      	movs	r1, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68da      	ldr	r2, [r3, #12]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	699b      	ldr	r3, [r3, #24]
 80031ba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	697a      	ldr	r2, [r7, #20]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	4a7f      	ldr	r2, [pc, #508]	; (80033cc <UART_SetConfig+0x26c>)
 80031ce:	4013      	ands	r3, r2
 80031d0:	0019      	movs	r1, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	430a      	orrs	r2, r1
 80031da:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a7b      	ldr	r2, [pc, #492]	; (80033d0 <UART_SetConfig+0x270>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d127      	bne.n	8003236 <UART_SetConfig+0xd6>
 80031e6:	4b7b      	ldr	r3, [pc, #492]	; (80033d4 <UART_SetConfig+0x274>)
 80031e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ea:	2203      	movs	r2, #3
 80031ec:	4013      	ands	r3, r2
 80031ee:	2b03      	cmp	r3, #3
 80031f0:	d00d      	beq.n	800320e <UART_SetConfig+0xae>
 80031f2:	d81b      	bhi.n	800322c <UART_SetConfig+0xcc>
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d014      	beq.n	8003222 <UART_SetConfig+0xc2>
 80031f8:	d818      	bhi.n	800322c <UART_SetConfig+0xcc>
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d002      	beq.n	8003204 <UART_SetConfig+0xa4>
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d00a      	beq.n	8003218 <UART_SetConfig+0xb8>
 8003202:	e013      	b.n	800322c <UART_SetConfig+0xcc>
 8003204:	231f      	movs	r3, #31
 8003206:	18fb      	adds	r3, r7, r3
 8003208:	2200      	movs	r2, #0
 800320a:	701a      	strb	r2, [r3, #0]
 800320c:	e021      	b.n	8003252 <UART_SetConfig+0xf2>
 800320e:	231f      	movs	r3, #31
 8003210:	18fb      	adds	r3, r7, r3
 8003212:	2202      	movs	r2, #2
 8003214:	701a      	strb	r2, [r3, #0]
 8003216:	e01c      	b.n	8003252 <UART_SetConfig+0xf2>
 8003218:	231f      	movs	r3, #31
 800321a:	18fb      	adds	r3, r7, r3
 800321c:	2204      	movs	r2, #4
 800321e:	701a      	strb	r2, [r3, #0]
 8003220:	e017      	b.n	8003252 <UART_SetConfig+0xf2>
 8003222:	231f      	movs	r3, #31
 8003224:	18fb      	adds	r3, r7, r3
 8003226:	2208      	movs	r2, #8
 8003228:	701a      	strb	r2, [r3, #0]
 800322a:	e012      	b.n	8003252 <UART_SetConfig+0xf2>
 800322c:	231f      	movs	r3, #31
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	2210      	movs	r2, #16
 8003232:	701a      	strb	r2, [r3, #0]
 8003234:	e00d      	b.n	8003252 <UART_SetConfig+0xf2>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a67      	ldr	r2, [pc, #412]	; (80033d8 <UART_SetConfig+0x278>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d104      	bne.n	800324a <UART_SetConfig+0xea>
 8003240:	231f      	movs	r3, #31
 8003242:	18fb      	adds	r3, r7, r3
 8003244:	2200      	movs	r2, #0
 8003246:	701a      	strb	r2, [r3, #0]
 8003248:	e003      	b.n	8003252 <UART_SetConfig+0xf2>
 800324a:	231f      	movs	r3, #31
 800324c:	18fb      	adds	r3, r7, r3
 800324e:	2210      	movs	r2, #16
 8003250:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	69da      	ldr	r2, [r3, #28]
 8003256:	2380      	movs	r3, #128	; 0x80
 8003258:	021b      	lsls	r3, r3, #8
 800325a:	429a      	cmp	r2, r3
 800325c:	d15d      	bne.n	800331a <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 800325e:	231f      	movs	r3, #31
 8003260:	18fb      	adds	r3, r7, r3
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	2b08      	cmp	r3, #8
 8003266:	d015      	beq.n	8003294 <UART_SetConfig+0x134>
 8003268:	dc18      	bgt.n	800329c <UART_SetConfig+0x13c>
 800326a:	2b04      	cmp	r3, #4
 800326c:	d00d      	beq.n	800328a <UART_SetConfig+0x12a>
 800326e:	dc15      	bgt.n	800329c <UART_SetConfig+0x13c>
 8003270:	2b00      	cmp	r3, #0
 8003272:	d002      	beq.n	800327a <UART_SetConfig+0x11a>
 8003274:	2b02      	cmp	r3, #2
 8003276:	d005      	beq.n	8003284 <UART_SetConfig+0x124>
 8003278:	e010      	b.n	800329c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800327a:	f7ff f895 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 800327e:	0003      	movs	r3, r0
 8003280:	61bb      	str	r3, [r7, #24]
        break;
 8003282:	e012      	b.n	80032aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003284:	4b55      	ldr	r3, [pc, #340]	; (80033dc <UART_SetConfig+0x27c>)
 8003286:	61bb      	str	r3, [r7, #24]
        break;
 8003288:	e00f      	b.n	80032aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800328a:	f7ff f81f 	bl	80022cc <HAL_RCC_GetSysClockFreq>
 800328e:	0003      	movs	r3, r0
 8003290:	61bb      	str	r3, [r7, #24]
        break;
 8003292:	e00a      	b.n	80032aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003294:	2380      	movs	r3, #128	; 0x80
 8003296:	021b      	lsls	r3, r3, #8
 8003298:	61bb      	str	r3, [r7, #24]
        break;
 800329a:	e006      	b.n	80032aa <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800329c:	2300      	movs	r3, #0
 800329e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80032a0:	231e      	movs	r3, #30
 80032a2:	18fb      	adds	r3, r7, r3
 80032a4:	2201      	movs	r2, #1
 80032a6:	701a      	strb	r2, [r3, #0]
        break;
 80032a8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d100      	bne.n	80032b2 <UART_SetConfig+0x152>
 80032b0:	e07b      	b.n	80033aa <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	005a      	lsls	r2, r3, #1
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	085b      	lsrs	r3, r3, #1
 80032bc:	18d2      	adds	r2, r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	0019      	movs	r1, r3
 80032c4:	0010      	movs	r0, r2
 80032c6:	f7fc ff31 	bl	800012c <__udivsi3>
 80032ca:	0003      	movs	r3, r0
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	2b0f      	cmp	r3, #15
 80032d4:	d91c      	bls.n	8003310 <UART_SetConfig+0x1b0>
 80032d6:	693a      	ldr	r2, [r7, #16]
 80032d8:	2380      	movs	r3, #128	; 0x80
 80032da:	025b      	lsls	r3, r3, #9
 80032dc:	429a      	cmp	r2, r3
 80032de:	d217      	bcs.n	8003310 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	b29a      	uxth	r2, r3
 80032e4:	200e      	movs	r0, #14
 80032e6:	183b      	adds	r3, r7, r0
 80032e8:	210f      	movs	r1, #15
 80032ea:	438a      	bics	r2, r1
 80032ec:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	085b      	lsrs	r3, r3, #1
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	2207      	movs	r2, #7
 80032f6:	4013      	ands	r3, r2
 80032f8:	b299      	uxth	r1, r3
 80032fa:	183b      	adds	r3, r7, r0
 80032fc:	183a      	adds	r2, r7, r0
 80032fe:	8812      	ldrh	r2, [r2, #0]
 8003300:	430a      	orrs	r2, r1
 8003302:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	183a      	adds	r2, r7, r0
 800330a:	8812      	ldrh	r2, [r2, #0]
 800330c:	60da      	str	r2, [r3, #12]
 800330e:	e04c      	b.n	80033aa <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003310:	231e      	movs	r3, #30
 8003312:	18fb      	adds	r3, r7, r3
 8003314:	2201      	movs	r2, #1
 8003316:	701a      	strb	r2, [r3, #0]
 8003318:	e047      	b.n	80033aa <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800331a:	231f      	movs	r3, #31
 800331c:	18fb      	adds	r3, r7, r3
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	2b08      	cmp	r3, #8
 8003322:	d015      	beq.n	8003350 <UART_SetConfig+0x1f0>
 8003324:	dc18      	bgt.n	8003358 <UART_SetConfig+0x1f8>
 8003326:	2b04      	cmp	r3, #4
 8003328:	d00d      	beq.n	8003346 <UART_SetConfig+0x1e6>
 800332a:	dc15      	bgt.n	8003358 <UART_SetConfig+0x1f8>
 800332c:	2b00      	cmp	r3, #0
 800332e:	d002      	beq.n	8003336 <UART_SetConfig+0x1d6>
 8003330:	2b02      	cmp	r3, #2
 8003332:	d005      	beq.n	8003340 <UART_SetConfig+0x1e0>
 8003334:	e010      	b.n	8003358 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003336:	f7ff f837 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 800333a:	0003      	movs	r3, r0
 800333c:	61bb      	str	r3, [r7, #24]
        break;
 800333e:	e012      	b.n	8003366 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003340:	4b26      	ldr	r3, [pc, #152]	; (80033dc <UART_SetConfig+0x27c>)
 8003342:	61bb      	str	r3, [r7, #24]
        break;
 8003344:	e00f      	b.n	8003366 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003346:	f7fe ffc1 	bl	80022cc <HAL_RCC_GetSysClockFreq>
 800334a:	0003      	movs	r3, r0
 800334c:	61bb      	str	r3, [r7, #24]
        break;
 800334e:	e00a      	b.n	8003366 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003350:	2380      	movs	r3, #128	; 0x80
 8003352:	021b      	lsls	r3, r3, #8
 8003354:	61bb      	str	r3, [r7, #24]
        break;
 8003356:	e006      	b.n	8003366 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8003358:	2300      	movs	r3, #0
 800335a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800335c:	231e      	movs	r3, #30
 800335e:	18fb      	adds	r3, r7, r3
 8003360:	2201      	movs	r2, #1
 8003362:	701a      	strb	r2, [r3, #0]
        break;
 8003364:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003366:	69bb      	ldr	r3, [r7, #24]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d01e      	beq.n	80033aa <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	085a      	lsrs	r2, r3, #1
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	18d2      	adds	r2, r2, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	0019      	movs	r1, r3
 800337c:	0010      	movs	r0, r2
 800337e:	f7fc fed5 	bl	800012c <__udivsi3>
 8003382:	0003      	movs	r3, r0
 8003384:	b29b      	uxth	r3, r3
 8003386:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	2b0f      	cmp	r3, #15
 800338c:	d909      	bls.n	80033a2 <UART_SetConfig+0x242>
 800338e:	693a      	ldr	r2, [r7, #16]
 8003390:	2380      	movs	r3, #128	; 0x80
 8003392:	025b      	lsls	r3, r3, #9
 8003394:	429a      	cmp	r2, r3
 8003396:	d204      	bcs.n	80033a2 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	693a      	ldr	r2, [r7, #16]
 800339e:	60da      	str	r2, [r3, #12]
 80033a0:	e003      	b.n	80033aa <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80033a2:	231e      	movs	r3, #30
 80033a4:	18fb      	adds	r3, r7, r3
 80033a6:	2201      	movs	r2, #1
 80033a8:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80033b6:	231e      	movs	r3, #30
 80033b8:	18fb      	adds	r3, r7, r3
 80033ba:	781b      	ldrb	r3, [r3, #0]
}
 80033bc:	0018      	movs	r0, r3
 80033be:	46bd      	mov	sp, r7
 80033c0:	b008      	add	sp, #32
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	ffff69f3 	.word	0xffff69f3
 80033c8:	ffffcfff 	.word	0xffffcfff
 80033cc:	fffff4ff 	.word	0xfffff4ff
 80033d0:	40013800 	.word	0x40013800
 80033d4:	40021000 	.word	0x40021000
 80033d8:	40004400 	.word	0x40004400
 80033dc:	007a1200 	.word	0x007a1200

080033e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ec:	2201      	movs	r2, #1
 80033ee:	4013      	ands	r3, r2
 80033f0:	d00b      	beq.n	800340a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	4a4a      	ldr	r2, [pc, #296]	; (8003524 <UART_AdvFeatureConfig+0x144>)
 80033fa:	4013      	ands	r3, r2
 80033fc:	0019      	movs	r1, r3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	430a      	orrs	r2, r1
 8003408:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340e:	2202      	movs	r2, #2
 8003410:	4013      	ands	r3, r2
 8003412:	d00b      	beq.n	800342c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	4a43      	ldr	r2, [pc, #268]	; (8003528 <UART_AdvFeatureConfig+0x148>)
 800341c:	4013      	ands	r3, r2
 800341e:	0019      	movs	r1, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	430a      	orrs	r2, r1
 800342a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003430:	2204      	movs	r2, #4
 8003432:	4013      	ands	r3, r2
 8003434:	d00b      	beq.n	800344e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	4a3b      	ldr	r2, [pc, #236]	; (800352c <UART_AdvFeatureConfig+0x14c>)
 800343e:	4013      	ands	r3, r2
 8003440:	0019      	movs	r1, r3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	430a      	orrs	r2, r1
 800344c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003452:	2208      	movs	r2, #8
 8003454:	4013      	ands	r3, r2
 8003456:	d00b      	beq.n	8003470 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	4a34      	ldr	r2, [pc, #208]	; (8003530 <UART_AdvFeatureConfig+0x150>)
 8003460:	4013      	ands	r3, r2
 8003462:	0019      	movs	r1, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	430a      	orrs	r2, r1
 800346e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003474:	2210      	movs	r2, #16
 8003476:	4013      	ands	r3, r2
 8003478:	d00b      	beq.n	8003492 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	4a2c      	ldr	r2, [pc, #176]	; (8003534 <UART_AdvFeatureConfig+0x154>)
 8003482:	4013      	ands	r3, r2
 8003484:	0019      	movs	r1, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	430a      	orrs	r2, r1
 8003490:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003496:	2220      	movs	r2, #32
 8003498:	4013      	ands	r3, r2
 800349a:	d00b      	beq.n	80034b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	4a25      	ldr	r2, [pc, #148]	; (8003538 <UART_AdvFeatureConfig+0x158>)
 80034a4:	4013      	ands	r3, r2
 80034a6:	0019      	movs	r1, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	430a      	orrs	r2, r1
 80034b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b8:	2240      	movs	r2, #64	; 0x40
 80034ba:	4013      	ands	r3, r2
 80034bc:	d01d      	beq.n	80034fa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	4a1d      	ldr	r2, [pc, #116]	; (800353c <UART_AdvFeatureConfig+0x15c>)
 80034c6:	4013      	ands	r3, r2
 80034c8:	0019      	movs	r1, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	430a      	orrs	r2, r1
 80034d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034da:	2380      	movs	r3, #128	; 0x80
 80034dc:	035b      	lsls	r3, r3, #13
 80034de:	429a      	cmp	r2, r3
 80034e0:	d10b      	bne.n	80034fa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	4a15      	ldr	r2, [pc, #84]	; (8003540 <UART_AdvFeatureConfig+0x160>)
 80034ea:	4013      	ands	r3, r2
 80034ec:	0019      	movs	r1, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fe:	2280      	movs	r2, #128	; 0x80
 8003500:	4013      	ands	r3, r2
 8003502:	d00b      	beq.n	800351c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	4a0e      	ldr	r2, [pc, #56]	; (8003544 <UART_AdvFeatureConfig+0x164>)
 800350c:	4013      	ands	r3, r2
 800350e:	0019      	movs	r1, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	430a      	orrs	r2, r1
 800351a:	605a      	str	r2, [r3, #4]
  }
}
 800351c:	46c0      	nop			; (mov r8, r8)
 800351e:	46bd      	mov	sp, r7
 8003520:	b002      	add	sp, #8
 8003522:	bd80      	pop	{r7, pc}
 8003524:	fffdffff 	.word	0xfffdffff
 8003528:	fffeffff 	.word	0xfffeffff
 800352c:	fffbffff 	.word	0xfffbffff
 8003530:	ffff7fff 	.word	0xffff7fff
 8003534:	ffffefff 	.word	0xffffefff
 8003538:	ffffdfff 	.word	0xffffdfff
 800353c:	ffefffff 	.word	0xffefffff
 8003540:	ff9fffff 	.word	0xff9fffff
 8003544:	fff7ffff 	.word	0xfff7ffff

08003548 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b086      	sub	sp, #24
 800354c:	af02      	add	r7, sp, #8
 800354e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2280      	movs	r2, #128	; 0x80
 8003554:	2100      	movs	r1, #0
 8003556:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003558:	f7fd fb2a 	bl	8000bb0 <HAL_GetTick>
 800355c:	0003      	movs	r3, r0
 800355e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2208      	movs	r2, #8
 8003568:	4013      	ands	r3, r2
 800356a:	2b08      	cmp	r3, #8
 800356c:	d10c      	bne.n	8003588 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2280      	movs	r2, #128	; 0x80
 8003572:	0391      	lsls	r1, r2, #14
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	4a17      	ldr	r2, [pc, #92]	; (80035d4 <UART_CheckIdleState+0x8c>)
 8003578:	9200      	str	r2, [sp, #0]
 800357a:	2200      	movs	r2, #0
 800357c:	f000 f82c 	bl	80035d8 <UART_WaitOnFlagUntilTimeout>
 8003580:	1e03      	subs	r3, r0, #0
 8003582:	d001      	beq.n	8003588 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e021      	b.n	80035cc <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2204      	movs	r2, #4
 8003590:	4013      	ands	r3, r2
 8003592:	2b04      	cmp	r3, #4
 8003594:	d10c      	bne.n	80035b0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2280      	movs	r2, #128	; 0x80
 800359a:	03d1      	lsls	r1, r2, #15
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	4a0d      	ldr	r2, [pc, #52]	; (80035d4 <UART_CheckIdleState+0x8c>)
 80035a0:	9200      	str	r2, [sp, #0]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f000 f818 	bl	80035d8 <UART_WaitOnFlagUntilTimeout>
 80035a8:	1e03      	subs	r3, r0, #0
 80035aa:	d001      	beq.n	80035b0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035ac:	2303      	movs	r3, #3
 80035ae:	e00d      	b.n	80035cc <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2220      	movs	r2, #32
 80035b4:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2220      	movs	r2, #32
 80035ba:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2274      	movs	r2, #116	; 0x74
 80035c6:	2100      	movs	r1, #0
 80035c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	0018      	movs	r0, r3
 80035ce:	46bd      	mov	sp, r7
 80035d0:	b004      	add	sp, #16
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	01ffffff 	.word	0x01ffffff

080035d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b094      	sub	sp, #80	; 0x50
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	603b      	str	r3, [r7, #0]
 80035e4:	1dfb      	adds	r3, r7, #7
 80035e6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035e8:	e0a3      	b.n	8003732 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035ec:	3301      	adds	r3, #1
 80035ee:	d100      	bne.n	80035f2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80035f0:	e09f      	b.n	8003732 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035f2:	f7fd fadd 	bl	8000bb0 <HAL_GetTick>
 80035f6:	0002      	movs	r2, r0
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	1ad3      	subs	r3, r2, r3
 80035fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80035fe:	429a      	cmp	r2, r3
 8003600:	d302      	bcc.n	8003608 <UART_WaitOnFlagUntilTimeout+0x30>
 8003602:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003604:	2b00      	cmp	r3, #0
 8003606:	d13d      	bne.n	8003684 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003608:	f3ef 8310 	mrs	r3, PRIMASK
 800360c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800360e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003610:	647b      	str	r3, [r7, #68]	; 0x44
 8003612:	2301      	movs	r3, #1
 8003614:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003618:	f383 8810 	msr	PRIMASK, r3
}
 800361c:	46c0      	nop			; (mov r8, r8)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	494c      	ldr	r1, [pc, #304]	; (800375c <UART_WaitOnFlagUntilTimeout+0x184>)
 800362a:	400a      	ands	r2, r1
 800362c:	601a      	str	r2, [r3, #0]
 800362e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003630:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003634:	f383 8810 	msr	PRIMASK, r3
}
 8003638:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800363a:	f3ef 8310 	mrs	r3, PRIMASK
 800363e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003640:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003642:	643b      	str	r3, [r7, #64]	; 0x40
 8003644:	2301      	movs	r3, #1
 8003646:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800364a:	f383 8810 	msr	PRIMASK, r3
}
 800364e:	46c0      	nop			; (mov r8, r8)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689a      	ldr	r2, [r3, #8]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	2101      	movs	r1, #1
 800365c:	438a      	bics	r2, r1
 800365e:	609a      	str	r2, [r3, #8]
 8003660:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003662:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003664:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003666:	f383 8810 	msr	PRIMASK, r3
}
 800366a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2220      	movs	r2, #32
 8003670:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2220      	movs	r2, #32
 8003676:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2274      	movs	r2, #116	; 0x74
 800367c:	2100      	movs	r1, #0
 800367e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e067      	b.n	8003754 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	2204      	movs	r2, #4
 800368c:	4013      	ands	r3, r2
 800368e:	d050      	beq.n	8003732 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	69da      	ldr	r2, [r3, #28]
 8003696:	2380      	movs	r3, #128	; 0x80
 8003698:	011b      	lsls	r3, r3, #4
 800369a:	401a      	ands	r2, r3
 800369c:	2380      	movs	r3, #128	; 0x80
 800369e:	011b      	lsls	r3, r3, #4
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d146      	bne.n	8003732 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2280      	movs	r2, #128	; 0x80
 80036aa:	0112      	lsls	r2, r2, #4
 80036ac:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036ae:	f3ef 8310 	mrs	r3, PRIMASK
 80036b2:	613b      	str	r3, [r7, #16]
  return(result);
 80036b4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80036b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80036b8:	2301      	movs	r3, #1
 80036ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	f383 8810 	msr	PRIMASK, r3
}
 80036c2:	46c0      	nop			; (mov r8, r8)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4923      	ldr	r1, [pc, #140]	; (800375c <UART_WaitOnFlagUntilTimeout+0x184>)
 80036d0:	400a      	ands	r2, r1
 80036d2:	601a      	str	r2, [r3, #0]
 80036d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036d6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	f383 8810 	msr	PRIMASK, r3
}
 80036de:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036e0:	f3ef 8310 	mrs	r3, PRIMASK
 80036e4:	61fb      	str	r3, [r7, #28]
  return(result);
 80036e6:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036e8:	64bb      	str	r3, [r7, #72]	; 0x48
 80036ea:	2301      	movs	r3, #1
 80036ec:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036ee:	6a3b      	ldr	r3, [r7, #32]
 80036f0:	f383 8810 	msr	PRIMASK, r3
}
 80036f4:	46c0      	nop			; (mov r8, r8)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	689a      	ldr	r2, [r3, #8]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	2101      	movs	r1, #1
 8003702:	438a      	bics	r2, r1
 8003704:	609a      	str	r2, [r3, #8]
 8003706:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003708:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800370a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370c:	f383 8810 	msr	PRIMASK, r3
}
 8003710:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2220      	movs	r2, #32
 8003716:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2220      	movs	r2, #32
 800371c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2280      	movs	r2, #128	; 0x80
 8003722:	2120      	movs	r1, #32
 8003724:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2274      	movs	r2, #116	; 0x74
 800372a:	2100      	movs	r1, #0
 800372c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e010      	b.n	8003754 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	69db      	ldr	r3, [r3, #28]
 8003738:	68ba      	ldr	r2, [r7, #8]
 800373a:	4013      	ands	r3, r2
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	425a      	negs	r2, r3
 8003742:	4153      	adcs	r3, r2
 8003744:	b2db      	uxtb	r3, r3
 8003746:	001a      	movs	r2, r3
 8003748:	1dfb      	adds	r3, r7, #7
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	429a      	cmp	r2, r3
 800374e:	d100      	bne.n	8003752 <UART_WaitOnFlagUntilTimeout+0x17a>
 8003750:	e74b      	b.n	80035ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003752:	2300      	movs	r3, #0
}
 8003754:	0018      	movs	r0, r3
 8003756:	46bd      	mov	sp, r7
 8003758:	b014      	add	sp, #80	; 0x50
 800375a:	bd80      	pop	{r7, pc}
 800375c:	fffffe5f 	.word	0xfffffe5f

08003760 <VL53L1X_SetI2CAddress>:
	pVersion->revision = VL53L1X_IMPLEMENTATION_VER_REVISION;
	return Status;
}

VL53L1X_ERROR VL53L1X_SetI2CAddress(uint16_t dev, uint8_t new_address)
{
 8003760:	b590      	push	{r4, r7, lr}
 8003762:	b085      	sub	sp, #20
 8003764:	af00      	add	r7, sp, #0
 8003766:	0002      	movs	r2, r0
 8003768:	1dbb      	adds	r3, r7, #6
 800376a:	801a      	strh	r2, [r3, #0]
 800376c:	1d7b      	adds	r3, r7, #5
 800376e:	1c0a      	adds	r2, r1, #0
 8003770:	701a      	strb	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 8003772:	240f      	movs	r4, #15
 8003774:	193b      	adds	r3, r7, r4
 8003776:	2200      	movs	r2, #0
 8003778:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_WrByte(dev, VL53L1_I2C_SLAVE__DEVICE_ADDRESS, new_address);
 800377a:	1d7b      	adds	r3, r7, #5
 800377c:	781a      	ldrb	r2, [r3, #0]
 800377e:	1dbb      	adds	r3, r7, #6
 8003780:	881b      	ldrh	r3, [r3, #0]
 8003782:	2101      	movs	r1, #1
 8003784:	0018      	movs	r0, r3
 8003786:	f000 fa0d 	bl	8003ba4 <VL53L1_WrByte>
 800378a:	0003      	movs	r3, r0
 800378c:	0019      	movs	r1, r3
 800378e:	193b      	adds	r3, r7, r4
 8003790:	193a      	adds	r2, r7, r4
 8003792:	7812      	ldrb	r2, [r2, #0]
 8003794:	430a      	orrs	r2, r1
 8003796:	701a      	strb	r2, [r3, #0]
	return status;
 8003798:	193b      	adds	r3, r7, r4
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	b25b      	sxtb	r3, r3
}
 800379e:	0018      	movs	r0, r3
 80037a0:	46bd      	mov	sp, r7
 80037a2:	b005      	add	sp, #20
 80037a4:	bd90      	pop	{r4, r7, pc}
	...

080037a8 <VL53L1X_SensorInit>:

VL53L1X_ERROR VL53L1X_SensorInit(uint16_t dev)
{
 80037a8:	b590      	push	{r4, r7, lr}
 80037aa:	b085      	sub	sp, #20
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	0002      	movs	r2, r0
 80037b0:	1dbb      	adds	r3, r7, #6
 80037b2:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 80037b4:	230f      	movs	r3, #15
 80037b6:	18fb      	adds	r3, r7, r3
 80037b8:	2200      	movs	r2, #0
 80037ba:	701a      	strb	r2, [r3, #0]
	uint8_t Addr = 0x00, tmp;
 80037bc:	210e      	movs	r1, #14
 80037be:	187b      	adds	r3, r7, r1
 80037c0:	2200      	movs	r2, #0
 80037c2:	701a      	strb	r2, [r3, #0]

	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 80037c4:	187b      	adds	r3, r7, r1
 80037c6:	222d      	movs	r2, #45	; 0x2d
 80037c8:	701a      	strb	r2, [r3, #0]
 80037ca:	e01a      	b.n	8003802 <VL53L1X_SensorInit+0x5a>
		status |= VL53L1_WrByte(dev, Addr, VL51L1X_DEFAULT_CONFIGURATION[Addr - 0x2D]);
 80037cc:	240e      	movs	r4, #14
 80037ce:	193b      	adds	r3, r7, r4
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	b299      	uxth	r1, r3
 80037d4:	193b      	adds	r3, r7, r4
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	3b2d      	subs	r3, #45	; 0x2d
 80037da:	4a3e      	ldr	r2, [pc, #248]	; (80038d4 <VL53L1X_SensorInit+0x12c>)
 80037dc:	5cd2      	ldrb	r2, [r2, r3]
 80037de:	1dbb      	adds	r3, r7, #6
 80037e0:	881b      	ldrh	r3, [r3, #0]
 80037e2:	0018      	movs	r0, r3
 80037e4:	f000 f9de 	bl	8003ba4 <VL53L1_WrByte>
 80037e8:	0003      	movs	r3, r0
 80037ea:	0019      	movs	r1, r3
 80037ec:	220f      	movs	r2, #15
 80037ee:	18bb      	adds	r3, r7, r2
 80037f0:	18ba      	adds	r2, r7, r2
 80037f2:	7812      	ldrb	r2, [r2, #0]
 80037f4:	430a      	orrs	r2, r1
 80037f6:	701a      	strb	r2, [r3, #0]
	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 80037f8:	193b      	adds	r3, r7, r4
 80037fa:	781a      	ldrb	r2, [r3, #0]
 80037fc:	193b      	adds	r3, r7, r4
 80037fe:	3201      	adds	r2, #1
 8003800:	701a      	strb	r2, [r3, #0]
 8003802:	230e      	movs	r3, #14
 8003804:	18fb      	adds	r3, r7, r3
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	2b87      	cmp	r3, #135	; 0x87
 800380a:	d9df      	bls.n	80037cc <VL53L1X_SensorInit+0x24>
	}
	status |= VL53L1X_StartRanging(dev);
 800380c:	1dbb      	adds	r3, r7, #6
 800380e:	881b      	ldrh	r3, [r3, #0]
 8003810:	0018      	movs	r0, r3
 8003812:	f000 f8b3 	bl	800397c <VL53L1X_StartRanging>
 8003816:	0003      	movs	r3, r0
 8003818:	0019      	movs	r1, r3
 800381a:	220f      	movs	r2, #15
 800381c:	18bb      	adds	r3, r7, r2
 800381e:	18ba      	adds	r2, r7, r2
 8003820:	7812      	ldrb	r2, [r2, #0]
 8003822:	430a      	orrs	r2, r1
 8003824:	701a      	strb	r2, [r3, #0]
	tmp  = 0;
 8003826:	230d      	movs	r3, #13
 8003828:	18fb      	adds	r3, r7, r3
 800382a:	2200      	movs	r2, #0
 800382c:	701a      	strb	r2, [r3, #0]
	while(tmp==0){
 800382e:	e00f      	b.n	8003850 <VL53L1X_SensorInit+0xa8>
			status |= VL53L1X_CheckForDataReady(dev, &tmp);
 8003830:	230d      	movs	r3, #13
 8003832:	18fa      	adds	r2, r7, r3
 8003834:	1dbb      	adds	r3, r7, #6
 8003836:	881b      	ldrh	r3, [r3, #0]
 8003838:	0011      	movs	r1, r2
 800383a:	0018      	movs	r0, r3
 800383c:	f000 f8dc 	bl	80039f8 <VL53L1X_CheckForDataReady>
 8003840:	0003      	movs	r3, r0
 8003842:	0019      	movs	r1, r3
 8003844:	220f      	movs	r2, #15
 8003846:	18bb      	adds	r3, r7, r2
 8003848:	18ba      	adds	r2, r7, r2
 800384a:	7812      	ldrb	r2, [r2, #0]
 800384c:	430a      	orrs	r2, r1
 800384e:	701a      	strb	r2, [r3, #0]
	while(tmp==0){
 8003850:	230d      	movs	r3, #13
 8003852:	18fb      	adds	r3, r7, r3
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d0ea      	beq.n	8003830 <VL53L1X_SensorInit+0x88>
	}
	status |= VL53L1X_ClearInterrupt(dev);
 800385a:	1dbb      	adds	r3, r7, #6
 800385c:	881b      	ldrh	r3, [r3, #0]
 800385e:	0018      	movs	r0, r3
 8003860:	f000 f83a 	bl	80038d8 <VL53L1X_ClearInterrupt>
 8003864:	0003      	movs	r3, r0
 8003866:	0019      	movs	r1, r3
 8003868:	240f      	movs	r4, #15
 800386a:	193b      	adds	r3, r7, r4
 800386c:	193a      	adds	r2, r7, r4
 800386e:	7812      	ldrb	r2, [r2, #0]
 8003870:	430a      	orrs	r2, r1
 8003872:	701a      	strb	r2, [r3, #0]
	status |= VL53L1X_StopRanging(dev);
 8003874:	1dbb      	adds	r3, r7, #6
 8003876:	881b      	ldrh	r3, [r3, #0]
 8003878:	0018      	movs	r0, r3
 800387a:	f000 f89e 	bl	80039ba <VL53L1X_StopRanging>
 800387e:	0003      	movs	r3, r0
 8003880:	0019      	movs	r1, r3
 8003882:	193b      	adds	r3, r7, r4
 8003884:	193a      	adds	r2, r7, r4
 8003886:	7812      	ldrb	r2, [r2, #0]
 8003888:	430a      	orrs	r2, r1
 800388a:	701a      	strb	r2, [r3, #0]
	status |= VL53L1_WrByte(dev, VL53L1_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND, 0x09); /* two bounds VHV */
 800388c:	1dbb      	adds	r3, r7, #6
 800388e:	881b      	ldrh	r3, [r3, #0]
 8003890:	2209      	movs	r2, #9
 8003892:	2108      	movs	r1, #8
 8003894:	0018      	movs	r0, r3
 8003896:	f000 f985 	bl	8003ba4 <VL53L1_WrByte>
 800389a:	0003      	movs	r3, r0
 800389c:	0019      	movs	r1, r3
 800389e:	193b      	adds	r3, r7, r4
 80038a0:	193a      	adds	r2, r7, r4
 80038a2:	7812      	ldrb	r2, [r2, #0]
 80038a4:	430a      	orrs	r2, r1
 80038a6:	701a      	strb	r2, [r3, #0]
	status |= VL53L1_WrByte(dev, 0x0B, 0); /* start VHV from the previous temperature */
 80038a8:	1dbb      	adds	r3, r7, #6
 80038aa:	881b      	ldrh	r3, [r3, #0]
 80038ac:	2200      	movs	r2, #0
 80038ae:	210b      	movs	r1, #11
 80038b0:	0018      	movs	r0, r3
 80038b2:	f000 f977 	bl	8003ba4 <VL53L1_WrByte>
 80038b6:	0003      	movs	r3, r0
 80038b8:	0019      	movs	r1, r3
 80038ba:	193b      	adds	r3, r7, r4
 80038bc:	193a      	adds	r2, r7, r4
 80038be:	7812      	ldrb	r2, [r2, #0]
 80038c0:	430a      	orrs	r2, r1
 80038c2:	701a      	strb	r2, [r3, #0]
	return status;
 80038c4:	193b      	adds	r3, r7, r4
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	b25b      	sxtb	r3, r3
}
 80038ca:	0018      	movs	r0, r3
 80038cc:	46bd      	mov	sp, r7
 80038ce:	b005      	add	sp, #20
 80038d0:	bd90      	pop	{r4, r7, pc}
 80038d2:	46c0      	nop			; (mov r8, r8)
 80038d4:	0800493c 	.word	0x0800493c

080038d8 <VL53L1X_ClearInterrupt>:

VL53L1X_ERROR VL53L1X_ClearInterrupt(uint16_t dev)
{
 80038d8:	b590      	push	{r4, r7, lr}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	0002      	movs	r2, r0
 80038e0:	1dbb      	adds	r3, r7, #6
 80038e2:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 80038e4:	240f      	movs	r4, #15
 80038e6:	193b      	adds	r3, r7, r4
 80038e8:	2200      	movs	r2, #0
 80038ea:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_WrByte(dev, SYSTEM__INTERRUPT_CLEAR, 0x01);
 80038ec:	1dbb      	adds	r3, r7, #6
 80038ee:	881b      	ldrh	r3, [r3, #0]
 80038f0:	2201      	movs	r2, #1
 80038f2:	2186      	movs	r1, #134	; 0x86
 80038f4:	0018      	movs	r0, r3
 80038f6:	f000 f955 	bl	8003ba4 <VL53L1_WrByte>
 80038fa:	0003      	movs	r3, r0
 80038fc:	0019      	movs	r1, r3
 80038fe:	193b      	adds	r3, r7, r4
 8003900:	193a      	adds	r2, r7, r4
 8003902:	7812      	ldrb	r2, [r2, #0]
 8003904:	430a      	orrs	r2, r1
 8003906:	701a      	strb	r2, [r3, #0]
	return status;
 8003908:	193b      	adds	r3, r7, r4
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	b25b      	sxtb	r3, r3
}
 800390e:	0018      	movs	r0, r3
 8003910:	46bd      	mov	sp, r7
 8003912:	b005      	add	sp, #20
 8003914:	bd90      	pop	{r4, r7, pc}

08003916 <VL53L1X_GetInterruptPolarity>:
	status |= VL53L1_WrByte(dev, GPIO_HV_MUX__CTRL, Temp | (!(NewPolarity & 1)) << 4);
	return status;
}

VL53L1X_ERROR VL53L1X_GetInterruptPolarity(uint16_t dev, uint8_t *pInterruptPolarity)
{
 8003916:	b5b0      	push	{r4, r5, r7, lr}
 8003918:	b084      	sub	sp, #16
 800391a:	af00      	add	r7, sp, #0
 800391c:	0002      	movs	r2, r0
 800391e:	6039      	str	r1, [r7, #0]
 8003920:	1dbb      	adds	r3, r7, #6
 8003922:	801a      	strh	r2, [r3, #0]
	uint8_t Temp;
	VL53L1X_ERROR status = 0;
 8003924:	240f      	movs	r4, #15
 8003926:	193b      	adds	r3, r7, r4
 8003928:	2200      	movs	r2, #0
 800392a:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_RdByte(dev, GPIO_HV_MUX__CTRL, &Temp);
 800392c:	250e      	movs	r5, #14
 800392e:	197a      	adds	r2, r7, r5
 8003930:	1dbb      	adds	r3, r7, #6
 8003932:	881b      	ldrh	r3, [r3, #0]
 8003934:	2130      	movs	r1, #48	; 0x30
 8003936:	0018      	movs	r0, r3
 8003938:	f000 f970 	bl	8003c1c <VL53L1_RdByte>
 800393c:	0003      	movs	r3, r0
 800393e:	0019      	movs	r1, r3
 8003940:	0020      	movs	r0, r4
 8003942:	183b      	adds	r3, r7, r0
 8003944:	183a      	adds	r2, r7, r0
 8003946:	7812      	ldrb	r2, [r2, #0]
 8003948:	430a      	orrs	r2, r1
 800394a:	701a      	strb	r2, [r3, #0]
	Temp = Temp & 0x10;
 800394c:	197b      	adds	r3, r7, r5
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	2210      	movs	r2, #16
 8003952:	4013      	ands	r3, r2
 8003954:	b2da      	uxtb	r2, r3
 8003956:	197b      	adds	r3, r7, r5
 8003958:	701a      	strb	r2, [r3, #0]
	*pInterruptPolarity = !(Temp>>4);
 800395a:	197b      	adds	r3, r7, r5
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	091b      	lsrs	r3, r3, #4
 8003960:	b2db      	uxtb	r3, r3
 8003962:	425a      	negs	r2, r3
 8003964:	4153      	adcs	r3, r2
 8003966:	b2db      	uxtb	r3, r3
 8003968:	001a      	movs	r2, r3
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	701a      	strb	r2, [r3, #0]
	return status;
 800396e:	183b      	adds	r3, r7, r0
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	b25b      	sxtb	r3, r3
}
 8003974:	0018      	movs	r0, r3
 8003976:	46bd      	mov	sp, r7
 8003978:	b004      	add	sp, #16
 800397a:	bdb0      	pop	{r4, r5, r7, pc}

0800397c <VL53L1X_StartRanging>:

VL53L1X_ERROR VL53L1X_StartRanging(uint16_t dev)
{
 800397c:	b590      	push	{r4, r7, lr}
 800397e:	b085      	sub	sp, #20
 8003980:	af00      	add	r7, sp, #0
 8003982:	0002      	movs	r2, r0
 8003984:	1dbb      	adds	r3, r7, #6
 8003986:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 8003988:	240f      	movs	r4, #15
 800398a:	193b      	adds	r3, r7, r4
 800398c:	2200      	movs	r2, #0
 800398e:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x40);	/* Enable VL53L1X */
 8003990:	1dbb      	adds	r3, r7, #6
 8003992:	881b      	ldrh	r3, [r3, #0]
 8003994:	2240      	movs	r2, #64	; 0x40
 8003996:	2187      	movs	r1, #135	; 0x87
 8003998:	0018      	movs	r0, r3
 800399a:	f000 f903 	bl	8003ba4 <VL53L1_WrByte>
 800399e:	0003      	movs	r3, r0
 80039a0:	0019      	movs	r1, r3
 80039a2:	193b      	adds	r3, r7, r4
 80039a4:	193a      	adds	r2, r7, r4
 80039a6:	7812      	ldrb	r2, [r2, #0]
 80039a8:	430a      	orrs	r2, r1
 80039aa:	701a      	strb	r2, [r3, #0]
	return status;
 80039ac:	193b      	adds	r3, r7, r4
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	b25b      	sxtb	r3, r3
}
 80039b2:	0018      	movs	r0, r3
 80039b4:	46bd      	mov	sp, r7
 80039b6:	b005      	add	sp, #20
 80039b8:	bd90      	pop	{r4, r7, pc}

080039ba <VL53L1X_StopRanging>:

VL53L1X_ERROR VL53L1X_StopRanging(uint16_t dev)
{
 80039ba:	b590      	push	{r4, r7, lr}
 80039bc:	b085      	sub	sp, #20
 80039be:	af00      	add	r7, sp, #0
 80039c0:	0002      	movs	r2, r0
 80039c2:	1dbb      	adds	r3, r7, #6
 80039c4:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 80039c6:	240f      	movs	r4, #15
 80039c8:	193b      	adds	r3, r7, r4
 80039ca:	2200      	movs	r2, #0
 80039cc:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x00);	/* Disable VL53L1X */
 80039ce:	1dbb      	adds	r3, r7, #6
 80039d0:	881b      	ldrh	r3, [r3, #0]
 80039d2:	2200      	movs	r2, #0
 80039d4:	2187      	movs	r1, #135	; 0x87
 80039d6:	0018      	movs	r0, r3
 80039d8:	f000 f8e4 	bl	8003ba4 <VL53L1_WrByte>
 80039dc:	0003      	movs	r3, r0
 80039de:	0019      	movs	r1, r3
 80039e0:	193b      	adds	r3, r7, r4
 80039e2:	193a      	adds	r2, r7, r4
 80039e4:	7812      	ldrb	r2, [r2, #0]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	701a      	strb	r2, [r3, #0]
	return status;
 80039ea:	193b      	adds	r3, r7, r4
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	b25b      	sxtb	r3, r3
}
 80039f0:	0018      	movs	r0, r3
 80039f2:	46bd      	mov	sp, r7
 80039f4:	b005      	add	sp, #20
 80039f6:	bd90      	pop	{r4, r7, pc}

080039f8 <VL53L1X_CheckForDataReady>:

VL53L1X_ERROR VL53L1X_CheckForDataReady(uint16_t dev, uint8_t *isDataReady)
{
 80039f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	0002      	movs	r2, r0
 8003a00:	6039      	str	r1, [r7, #0]
 8003a02:	1dbb      	adds	r3, r7, #6
 8003a04:	801a      	strh	r2, [r3, #0]
	uint8_t Temp;
	uint8_t IntPol;
	VL53L1X_ERROR status = 0;
 8003a06:	240f      	movs	r4, #15
 8003a08:	193b      	adds	r3, r7, r4
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	701a      	strb	r2, [r3, #0]

	status |= VL53L1X_GetInterruptPolarity(dev, &IntPol);
 8003a0e:	250d      	movs	r5, #13
 8003a10:	197a      	adds	r2, r7, r5
 8003a12:	1dbb      	adds	r3, r7, #6
 8003a14:	881b      	ldrh	r3, [r3, #0]
 8003a16:	0011      	movs	r1, r2
 8003a18:	0018      	movs	r0, r3
 8003a1a:	f7ff ff7c 	bl	8003916 <VL53L1X_GetInterruptPolarity>
 8003a1e:	0003      	movs	r3, r0
 8003a20:	0019      	movs	r1, r3
 8003a22:	193b      	adds	r3, r7, r4
 8003a24:	193a      	adds	r2, r7, r4
 8003a26:	7812      	ldrb	r2, [r2, #0]
 8003a28:	430a      	orrs	r2, r1
 8003a2a:	701a      	strb	r2, [r3, #0]
	status |= VL53L1_RdByte(dev, GPIO__TIO_HV_STATUS, &Temp);
 8003a2c:	260e      	movs	r6, #14
 8003a2e:	19ba      	adds	r2, r7, r6
 8003a30:	1dbb      	adds	r3, r7, #6
 8003a32:	881b      	ldrh	r3, [r3, #0]
 8003a34:	2131      	movs	r1, #49	; 0x31
 8003a36:	0018      	movs	r0, r3
 8003a38:	f000 f8f0 	bl	8003c1c <VL53L1_RdByte>
 8003a3c:	0003      	movs	r3, r0
 8003a3e:	0019      	movs	r1, r3
 8003a40:	193b      	adds	r3, r7, r4
 8003a42:	193a      	adds	r2, r7, r4
 8003a44:	7812      	ldrb	r2, [r2, #0]
 8003a46:	430a      	orrs	r2, r1
 8003a48:	701a      	strb	r2, [r3, #0]
	/* Read in the register to check if a new value is available */
	if (status == 0){
 8003a4a:	193b      	adds	r3, r7, r4
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	b25b      	sxtb	r3, r3
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d10f      	bne.n	8003a74 <VL53L1X_CheckForDataReady+0x7c>
		if ((Temp & 1) == IntPol)
 8003a54:	19bb      	adds	r3, r7, r6
 8003a56:	781b      	ldrb	r3, [r3, #0]
 8003a58:	001a      	movs	r2, r3
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	197a      	adds	r2, r7, r5
 8003a60:	7812      	ldrb	r2, [r2, #0]
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d103      	bne.n	8003a6e <VL53L1X_CheckForDataReady+0x76>
			*isDataReady = 1;
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	2201      	movs	r2, #1
 8003a6a:	701a      	strb	r2, [r3, #0]
 8003a6c:	e002      	b.n	8003a74 <VL53L1X_CheckForDataReady+0x7c>
		else
			*isDataReady = 0;
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	2200      	movs	r2, #0
 8003a72:	701a      	strb	r2, [r3, #0]
	}
	return status;
 8003a74:	230f      	movs	r3, #15
 8003a76:	18fb      	adds	r3, r7, r3
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	b25b      	sxtb	r3, r3
}
 8003a7c:	0018      	movs	r0, r3
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	b005      	add	sp, #20
 8003a82:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003a84 <VL53L1X_GetSensorId>:
	*state = tmp;
	return status;
}

VL53L1X_ERROR VL53L1X_GetSensorId(uint16_t dev, uint16_t *sensorId)
{
 8003a84:	b5b0      	push	{r4, r5, r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	0002      	movs	r2, r0
 8003a8c:	6039      	str	r1, [r7, #0]
 8003a8e:	1dbb      	adds	r3, r7, #6
 8003a90:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 8003a92:	240f      	movs	r4, #15
 8003a94:	193b      	adds	r3, r7, r4
 8003a96:	2200      	movs	r2, #0
 8003a98:	701a      	strb	r2, [r3, #0]
	uint16_t tmp = 0;
 8003a9a:	250c      	movs	r5, #12
 8003a9c:	197b      	adds	r3, r7, r5
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	801a      	strh	r2, [r3, #0]

	status |= VL53L1_RdWord(dev, VL53L1_IDENTIFICATION__MODEL_ID, &tmp);
 8003aa2:	197a      	adds	r2, r7, r5
 8003aa4:	2310      	movs	r3, #16
 8003aa6:	33ff      	adds	r3, #255	; 0xff
 8003aa8:	0019      	movs	r1, r3
 8003aaa:	1dbb      	adds	r3, r7, #6
 8003aac:	881b      	ldrh	r3, [r3, #0]
 8003aae:	0018      	movs	r0, r3
 8003ab0:	f000 f8fa 	bl	8003ca8 <VL53L1_RdWord>
 8003ab4:	0003      	movs	r3, r0
 8003ab6:	0019      	movs	r1, r3
 8003ab8:	193b      	adds	r3, r7, r4
 8003aba:	193a      	adds	r2, r7, r4
 8003abc:	7812      	ldrb	r2, [r2, #0]
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	701a      	strb	r2, [r3, #0]
	*sensorId = tmp;
 8003ac2:	197b      	adds	r3, r7, r5
 8003ac4:	881a      	ldrh	r2, [r3, #0]
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	801a      	strh	r2, [r3, #0]
	return status;
 8003aca:	193b      	adds	r3, r7, r4
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	b25b      	sxtb	r3, r3
}
 8003ad0:	0018      	movs	r0, r3
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	b004      	add	sp, #16
 8003ad6:	bdb0      	pop	{r4, r5, r7, pc}

08003ad8 <VL53L1X_GetDistance>:

VL53L1X_ERROR VL53L1X_GetDistance(uint16_t dev, uint16_t *distance)
{
 8003ad8:	b5b0      	push	{r4, r5, r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	0002      	movs	r2, r0
 8003ae0:	6039      	str	r1, [r7, #0]
 8003ae2:	1dbb      	adds	r3, r7, #6
 8003ae4:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 8003ae6:	240f      	movs	r4, #15
 8003ae8:	193b      	adds	r3, r7, r4
 8003aea:	2200      	movs	r2, #0
 8003aec:	701a      	strb	r2, [r3, #0]
	uint16_t tmp;

	status |= (VL53L1_RdWord(dev,
 8003aee:	250c      	movs	r5, #12
 8003af0:	197a      	adds	r2, r7, r5
 8003af2:	1dbb      	adds	r3, r7, #6
 8003af4:	881b      	ldrh	r3, [r3, #0]
 8003af6:	2196      	movs	r1, #150	; 0x96
 8003af8:	0018      	movs	r0, r3
 8003afa:	f000 f8d5 	bl	8003ca8 <VL53L1_RdWord>
 8003afe:	0003      	movs	r3, r0
 8003b00:	0019      	movs	r1, r3
 8003b02:	0020      	movs	r0, r4
 8003b04:	183b      	adds	r3, r7, r0
 8003b06:	183a      	adds	r2, r7, r0
 8003b08:	7812      	ldrb	r2, [r2, #0]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	701a      	strb	r2, [r3, #0]
			VL53L1_RESULT__FINAL_CROSSTALK_CORRECTED_RANGE_MM_SD0, &tmp));
	*distance = tmp;
 8003b0e:	197b      	adds	r3, r7, r5
 8003b10:	881a      	ldrh	r2, [r3, #0]
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	801a      	strh	r2, [r3, #0]
	return status;
 8003b16:	183b      	adds	r3, r7, r0
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	b25b      	sxtb	r3, r3
}
 8003b1c:	0018      	movs	r0, r3
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	b004      	add	sp, #16
 8003b22:	bdb0      	pop	{r4, r5, r7, pc}

08003b24 <_I2CWrite>:
#include "VL53L1X.h"
extern VL53L1X* active_sensor;

uint8_t _I2CBuffer[256];

int _I2CWrite(uint16_t dev, uint8_t *pdata, uint32_t count) {
 8003b24:	b590      	push	{r4, r7, lr}
 8003b26:	b087      	sub	sp, #28
 8003b28:	af02      	add	r7, sp, #8
 8003b2a:	60b9      	str	r1, [r7, #8]
 8003b2c:	607a      	str	r2, [r7, #4]
 8003b2e:	230e      	movs	r3, #14
 8003b30:	18fb      	adds	r3, r7, r3
 8003b32:	1c02      	adds	r2, r0, #0
 8003b34:	801a      	strh	r2, [r3, #0]
	(void) (dev);
	return (int) HAL_I2C_Master_Transmit(active_sensor->hi2c, active_sensor->address << 1, pdata, count, 100);
 8003b36:	4b0a      	ldr	r3, [pc, #40]	; (8003b60 <_I2CWrite+0x3c>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	6818      	ldr	r0, [r3, #0]
 8003b3c:	4b08      	ldr	r3, [pc, #32]	; (8003b60 <_I2CWrite+0x3c>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	791b      	ldrb	r3, [r3, #4]
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	18db      	adds	r3, r3, r3
 8003b46:	b299      	uxth	r1, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	68ba      	ldr	r2, [r7, #8]
 8003b4e:	2464      	movs	r4, #100	; 0x64
 8003b50:	9400      	str	r4, [sp, #0]
 8003b52:	f7fd fb33 	bl	80011bc <HAL_I2C_Master_Transmit>
 8003b56:	0003      	movs	r3, r0
}
 8003b58:	0018      	movs	r0, r3
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	b005      	add	sp, #20
 8003b5e:	bd90      	pop	{r4, r7, pc}
 8003b60:	200002ac 	.word	0x200002ac

08003b64 <_I2CRead>:

int _I2CRead(uint16_t dev, uint8_t *pdata, uint32_t count) {
 8003b64:	b590      	push	{r4, r7, lr}
 8003b66:	b087      	sub	sp, #28
 8003b68:	af02      	add	r7, sp, #8
 8003b6a:	60b9      	str	r1, [r7, #8]
 8003b6c:	607a      	str	r2, [r7, #4]
 8003b6e:	230e      	movs	r3, #14
 8003b70:	18fb      	adds	r3, r7, r3
 8003b72:	1c02      	adds	r2, r0, #0
 8003b74:	801a      	strh	r2, [r3, #0]
	(void) (dev);
    return (int) HAL_I2C_Master_Receive(active_sensor->hi2c, active_sensor->address << 1, pdata, count, 100);
 8003b76:	4b0a      	ldr	r3, [pc, #40]	; (8003ba0 <_I2CRead+0x3c>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	6818      	ldr	r0, [r3, #0]
 8003b7c:	4b08      	ldr	r3, [pc, #32]	; (8003ba0 <_I2CRead+0x3c>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	791b      	ldrb	r3, [r3, #4]
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	18db      	adds	r3, r3, r3
 8003b86:	b299      	uxth	r1, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	2464      	movs	r4, #100	; 0x64
 8003b90:	9400      	str	r4, [sp, #0]
 8003b92:	f7fd fc1b 	bl	80013cc <HAL_I2C_Master_Receive>
 8003b96:	0003      	movs	r3, r0
}
 8003b98:	0018      	movs	r0, r3
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	b005      	add	sp, #20
 8003b9e:	bd90      	pop	{r4, r7, pc}
 8003ba0:	200002ac 	.word	0x200002ac

08003ba4 <VL53L1_WrByte>:
    }
done:
    return Status;
}

int8_t VL53L1_WrByte(uint16_t dev, uint16_t index, uint8_t data) {
 8003ba4:	b590      	push	{r4, r7, lr}
 8003ba6:	b085      	sub	sp, #20
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	0004      	movs	r4, r0
 8003bac:	0008      	movs	r0, r1
 8003bae:	0011      	movs	r1, r2
 8003bb0:	1dbb      	adds	r3, r7, #6
 8003bb2:	1c22      	adds	r2, r4, #0
 8003bb4:	801a      	strh	r2, [r3, #0]
 8003bb6:	1d3b      	adds	r3, r7, #4
 8003bb8:	1c02      	adds	r2, r0, #0
 8003bba:	801a      	strh	r2, [r3, #0]
 8003bbc:	1cfb      	adds	r3, r7, #3
 8003bbe:	1c0a      	adds	r2, r1, #0
 8003bc0:	701a      	strb	r2, [r3, #0]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8003bc2:	240f      	movs	r4, #15
 8003bc4:	193b      	adds	r3, r7, r4
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	701a      	strb	r2, [r3, #0]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8003bca:	1d3b      	adds	r3, r7, #4
 8003bcc:	881b      	ldrh	r3, [r3, #0]
 8003bce:	0a1b      	lsrs	r3, r3, #8
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	b2da      	uxtb	r2, r3
 8003bd4:	4b10      	ldr	r3, [pc, #64]	; (8003c18 <VL53L1_WrByte+0x74>)
 8003bd6:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8003bd8:	1d3b      	adds	r3, r7, #4
 8003bda:	881b      	ldrh	r3, [r3, #0]
 8003bdc:	b2da      	uxtb	r2, r3
 8003bde:	4b0e      	ldr	r3, [pc, #56]	; (8003c18 <VL53L1_WrByte+0x74>)
 8003be0:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 8003be2:	4b0d      	ldr	r3, [pc, #52]	; (8003c18 <VL53L1_WrByte+0x74>)
 8003be4:	1cfa      	adds	r2, r7, #3
 8003be6:	7812      	ldrb	r2, [r2, #0]
 8003be8:	709a      	strb	r2, [r3, #2]

    status_int = _I2CWrite(dev, _I2CBuffer, 3);
 8003bea:	490b      	ldr	r1, [pc, #44]	; (8003c18 <VL53L1_WrByte+0x74>)
 8003bec:	1dbb      	adds	r3, r7, #6
 8003bee:	881b      	ldrh	r3, [r3, #0]
 8003bf0:	2203      	movs	r2, #3
 8003bf2:	0018      	movs	r0, r3
 8003bf4:	f7ff ff96 	bl	8003b24 <_I2CWrite>
 8003bf8:	0003      	movs	r3, r0
 8003bfa:	60bb      	str	r3, [r7, #8]
    if (status_int != 0) {
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d002      	beq.n	8003c08 <VL53L1_WrByte+0x64>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8003c02:	193b      	adds	r3, r7, r4
 8003c04:	22f3      	movs	r2, #243	; 0xf3
 8003c06:	701a      	strb	r2, [r3, #0]
    }
    return Status;}
 8003c08:	230f      	movs	r3, #15
 8003c0a:	18fb      	adds	r3, r7, r3
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	b25b      	sxtb	r3, r3
 8003c10:	0018      	movs	r0, r3
 8003c12:	46bd      	mov	sp, r7
 8003c14:	b005      	add	sp, #20
 8003c16:	bd90      	pop	{r4, r7, pc}
 8003c18:	200001ac 	.word	0x200001ac

08003c1c <VL53L1_RdByte>:
    }

    return Status;
}

int8_t VL53L1_RdByte(uint16_t dev, uint16_t index, uint8_t *data) {
 8003c1c:	b590      	push	{r4, r7, lr}
 8003c1e:	b085      	sub	sp, #20
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	603a      	str	r2, [r7, #0]
 8003c24:	1dbb      	adds	r3, r7, #6
 8003c26:	1c02      	adds	r2, r0, #0
 8003c28:	801a      	strh	r2, [r3, #0]
 8003c2a:	1d3b      	adds	r3, r7, #4
 8003c2c:	1c0a      	adds	r2, r1, #0
 8003c2e:	801a      	strh	r2, [r3, #0]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8003c30:	240f      	movs	r4, #15
 8003c32:	193b      	adds	r3, r7, r4
 8003c34:	2200      	movs	r2, #0
 8003c36:	701a      	strb	r2, [r3, #0]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 8003c38:	1d3b      	adds	r3, r7, #4
 8003c3a:	881b      	ldrh	r3, [r3, #0]
 8003c3c:	0a1b      	lsrs	r3, r3, #8
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	b2da      	uxtb	r2, r3
 8003c42:	4b18      	ldr	r3, [pc, #96]	; (8003ca4 <VL53L1_RdByte+0x88>)
 8003c44:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8003c46:	1d3b      	adds	r3, r7, #4
 8003c48:	881b      	ldrh	r3, [r3, #0]
 8003c4a:	b2da      	uxtb	r2, r3
 8003c4c:	4b15      	ldr	r3, [pc, #84]	; (8003ca4 <VL53L1_RdByte+0x88>)
 8003c4e:	705a      	strb	r2, [r3, #1]

	status_int = _I2CWrite(dev, _I2CBuffer, 2);
 8003c50:	4914      	ldr	r1, [pc, #80]	; (8003ca4 <VL53L1_RdByte+0x88>)
 8003c52:	1dbb      	adds	r3, r7, #6
 8003c54:	881b      	ldrh	r3, [r3, #0]
 8003c56:	2202      	movs	r2, #2
 8003c58:	0018      	movs	r0, r3
 8003c5a:	f7ff ff63 	bl	8003b24 <_I2CWrite>
 8003c5e:	0003      	movs	r3, r0
 8003c60:	60bb      	str	r3, [r7, #8]
    if( status_int ){
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d003      	beq.n	8003c70 <VL53L1_RdByte+0x54>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8003c68:	193b      	adds	r3, r7, r4
 8003c6a:	22f3      	movs	r2, #243	; 0xf3
 8003c6c:	701a      	strb	r2, [r3, #0]
        goto done;
 8003c6e:	e011      	b.n	8003c94 <VL53L1_RdByte+0x78>
    }
    status_int = _I2CRead(dev, data, 1);
 8003c70:	6839      	ldr	r1, [r7, #0]
 8003c72:	1dbb      	adds	r3, r7, #6
 8003c74:	881b      	ldrh	r3, [r3, #0]
 8003c76:	2201      	movs	r2, #1
 8003c78:	0018      	movs	r0, r3
 8003c7a:	f7ff ff73 	bl	8003b64 <_I2CRead>
 8003c7e:	0003      	movs	r3, r0
 8003c80:	60bb      	str	r3, [r7, #8]
    if (status_int != 0) {
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d004      	beq.n	8003c92 <VL53L1_RdByte+0x76>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8003c88:	230f      	movs	r3, #15
 8003c8a:	18fb      	adds	r3, r7, r3
 8003c8c:	22f3      	movs	r2, #243	; 0xf3
 8003c8e:	701a      	strb	r2, [r3, #0]
 8003c90:	e000      	b.n	8003c94 <VL53L1_RdByte+0x78>
    }
done:
 8003c92:	46c0      	nop			; (mov r8, r8)

	return Status;
 8003c94:	230f      	movs	r3, #15
 8003c96:	18fb      	adds	r3, r7, r3
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	b25b      	sxtb	r3, r3
}
 8003c9c:	0018      	movs	r0, r3
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	b005      	add	sp, #20
 8003ca2:	bd90      	pop	{r4, r7, pc}
 8003ca4:	200001ac 	.word	0x200001ac

08003ca8 <VL53L1_RdWord>:

int8_t VL53L1_RdWord(uint16_t dev, uint16_t index, uint16_t *data) {
 8003ca8:	b590      	push	{r4, r7, lr}
 8003caa:	b085      	sub	sp, #20
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	603a      	str	r2, [r7, #0]
 8003cb0:	1dbb      	adds	r3, r7, #6
 8003cb2:	1c02      	adds	r2, r0, #0
 8003cb4:	801a      	strh	r2, [r3, #0]
 8003cb6:	1d3b      	adds	r3, r7, #4
 8003cb8:	1c0a      	adds	r2, r1, #0
 8003cba:	801a      	strh	r2, [r3, #0]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8003cbc:	240f      	movs	r4, #15
 8003cbe:	193b      	adds	r3, r7, r4
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	701a      	strb	r2, [r3, #0]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8003cc4:	1d3b      	adds	r3, r7, #4
 8003cc6:	881b      	ldrh	r3, [r3, #0]
 8003cc8:	0a1b      	lsrs	r3, r3, #8
 8003cca:	b29b      	uxth	r3, r3
 8003ccc:	b2da      	uxtb	r2, r3
 8003cce:	4b1e      	ldr	r3, [pc, #120]	; (8003d48 <VL53L1_RdWord+0xa0>)
 8003cd0:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8003cd2:	1d3b      	adds	r3, r7, #4
 8003cd4:	881b      	ldrh	r3, [r3, #0]
 8003cd6:	b2da      	uxtb	r2, r3
 8003cd8:	4b1b      	ldr	r3, [pc, #108]	; (8003d48 <VL53L1_RdWord+0xa0>)
 8003cda:	705a      	strb	r2, [r3, #1]
    status_int = _I2CWrite(dev, _I2CBuffer, 2);
 8003cdc:	491a      	ldr	r1, [pc, #104]	; (8003d48 <VL53L1_RdWord+0xa0>)
 8003cde:	1dbb      	adds	r3, r7, #6
 8003ce0:	881b      	ldrh	r3, [r3, #0]
 8003ce2:	2202      	movs	r2, #2
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	f7ff ff1d 	bl	8003b24 <_I2CWrite>
 8003cea:	0003      	movs	r3, r0
 8003cec:	60bb      	str	r3, [r7, #8]

    if( status_int ){
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d003      	beq.n	8003cfc <VL53L1_RdWord+0x54>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8003cf4:	193b      	adds	r3, r7, r4
 8003cf6:	22f3      	movs	r2, #243	; 0xf3
 8003cf8:	701a      	strb	r2, [r3, #0]
        goto done;
 8003cfa:	e01c      	b.n	8003d36 <VL53L1_RdWord+0x8e>
    }
    status_int = _I2CRead(dev, _I2CBuffer, 2);
 8003cfc:	4912      	ldr	r1, [pc, #72]	; (8003d48 <VL53L1_RdWord+0xa0>)
 8003cfe:	1dbb      	adds	r3, r7, #6
 8003d00:	881b      	ldrh	r3, [r3, #0]
 8003d02:	2202      	movs	r2, #2
 8003d04:	0018      	movs	r0, r3
 8003d06:	f7ff ff2d 	bl	8003b64 <_I2CRead>
 8003d0a:	0003      	movs	r3, r0
 8003d0c:	60bb      	str	r3, [r7, #8]
    if (status_int != 0) {
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d004      	beq.n	8003d1e <VL53L1_RdWord+0x76>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8003d14:	230f      	movs	r3, #15
 8003d16:	18fb      	adds	r3, r7, r3
 8003d18:	22f3      	movs	r2, #243	; 0xf3
 8003d1a:	701a      	strb	r2, [r3, #0]
        goto done;
 8003d1c:	e00b      	b.n	8003d36 <VL53L1_RdWord+0x8e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8003d1e:	4b0a      	ldr	r3, [pc, #40]	; (8003d48 <VL53L1_RdWord+0xa0>)
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	021b      	lsls	r3, r3, #8
 8003d26:	b29a      	uxth	r2, r3
 8003d28:	4b07      	ldr	r3, [pc, #28]	; (8003d48 <VL53L1_RdWord+0xa0>)
 8003d2a:	785b      	ldrb	r3, [r3, #1]
 8003d2c:	b29b      	uxth	r3, r3
 8003d2e:	18d3      	adds	r3, r2, r3
 8003d30:	b29a      	uxth	r2, r3
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	801a      	strh	r2, [r3, #0]
done:
    return Status;}
 8003d36:	230f      	movs	r3, #15
 8003d38:	18fb      	adds	r3, r7, r3
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	b25b      	sxtb	r3, r3
 8003d3e:	0018      	movs	r0, r3
 8003d40:	46bd      	mov	sp, r7
 8003d42:	b005      	add	sp, #20
 8003d44:	bd90      	pop	{r4, r7, pc}
 8003d46:	46c0      	nop			; (mov r8, r8)
 8003d48:	200001ac 	.word	0x200001ac

08003d4c <TOF_InitStruct>:
#include "VL53L1X.h"
#include "VL53L1X_api.h"

VL53L1X* active_sensor;

void TOF_InitStruct(VL53L1X* const sensor, I2C_HandleTypeDef* hi2c, uint8_t address, GPIO_TypeDef* xshut_port, uint16_t xshut_pin) {
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	603b      	str	r3, [r7, #0]
 8003d58:	1dfb      	adds	r3, r7, #7
 8003d5a:	701a      	strb	r2, [r3, #0]
	sensor->hi2c = hi2c;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	68ba      	ldr	r2, [r7, #8]
 8003d60:	601a      	str	r2, [r3, #0]
	sensor->address = address;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	1dfa      	adds	r2, r7, #7
 8003d66:	7812      	ldrb	r2, [r2, #0]
 8003d68:	711a      	strb	r2, [r3, #4]

	sensor->xshut_port = xshut_port;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	683a      	ldr	r2, [r7, #0]
 8003d6e:	609a      	str	r2, [r3, #8]
	sensor->xshut_pin = xshut_pin;
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	2318      	movs	r3, #24
 8003d74:	18fb      	adds	r3, r7, r3
 8003d76:	881b      	ldrh	r3, [r3, #0]
 8003d78:	8193      	strh	r3, [r2, #12]
}
 8003d7a:	46c0      	nop			; (mov r8, r8)
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	b004      	add	sp, #16
 8003d80:	bd80      	pop	{r7, pc}
	...

08003d84 <TOF_TurnOn>:

void TOF_TurnOn(VL53L1X* const sensor) {
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b082      	sub	sp, #8
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
	active_sensor = sensor;
 8003d8c:	4b07      	ldr	r3, [pc, #28]	; (8003dac <TOF_TurnOn+0x28>)
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(sensor->xshut_port, sensor->xshut_pin, GPIO_PIN_SET);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6898      	ldr	r0, [r3, #8]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	899b      	ldrh	r3, [r3, #12]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	0019      	movs	r1, r3
 8003d9e:	f7fd f959 	bl	8001054 <HAL_GPIO_WritePin>
}
 8003da2:	46c0      	nop			; (mov r8, r8)
 8003da4:	46bd      	mov	sp, r7
 8003da6:	b002      	add	sp, #8
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	46c0      	nop			; (mov r8, r8)
 8003dac:	200002ac 	.word	0x200002ac

08003db0 <TOF_TurnOff>:

void TOF_TurnOff(VL53L1X* const sensor) {
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
	active_sensor = sensor;
 8003db8:	4b07      	ldr	r3, [pc, #28]	; (8003dd8 <TOF_TurnOff+0x28>)
 8003dba:	687a      	ldr	r2, [r7, #4]
 8003dbc:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(sensor->xshut_port, sensor->xshut_pin, GPIO_PIN_RESET);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6898      	ldr	r0, [r3, #8]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	899b      	ldrh	r3, [r3, #12]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	0019      	movs	r1, r3
 8003dca:	f7fd f943 	bl	8001054 <HAL_GPIO_WritePin>
}
 8003dce:	46c0      	nop			; (mov r8, r8)
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	b002      	add	sp, #8
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	46c0      	nop			; (mov r8, r8)
 8003dd8:	200002ac 	.word	0x200002ac

08003ddc <TOF_BootSensor>:
	for (uint8_t n = 0; n < count; n++) {
		TOF_BootSensor(sensors[n]);
	}
}

void TOF_BootSensor(VL53L1X* const sensor) {
 8003ddc:	b590      	push	{r4, r7, lr}
 8003dde:	b085      	sub	sp, #20
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
	active_sensor = sensor;
 8003de4:	4b23      	ldr	r3, [pc, #140]	; (8003e74 <TOF_BootSensor+0x98>)
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	601a      	str	r2, [r3, #0]
	TOF_TurnOn(sensor);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	0018      	movs	r0, r3
 8003dee:	f7ff ffc9 	bl	8003d84 <TOF_TurnOn>

	// Assume sensor wasn't initialised and is using default address
	uint8_t correct_address = sensor->address;
 8003df2:	240f      	movs	r4, #15
 8003df4:	193b      	adds	r3, r7, r4
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	7912      	ldrb	r2, [r2, #4]
 8003dfa:	701a      	strb	r2, [r3, #0]
	sensor->address = 0x52 >> 1;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2229      	movs	r2, #41	; 0x29
 8003e00:	711a      	strb	r2, [r3, #4]

	// Set new address to sensor if necessary
	uint16_t id = 0;
 8003e02:	210c      	movs	r1, #12
 8003e04:	187b      	adds	r3, r7, r1
 8003e06:	2200      	movs	r2, #0
 8003e08:	801a      	strh	r2, [r3, #0]
	if (VL53L1X_GetSensorId(sensor->address, &id)) {
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	791b      	ldrb	r3, [r3, #4]
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	187a      	adds	r2, r7, r1
 8003e12:	0011      	movs	r1, r2
 8003e14:	0018      	movs	r0, r3
 8003e16:	f7ff fe35 	bl	8003a84 <VL53L1X_GetSensorId>
 8003e1a:	1e03      	subs	r3, r0, #0
 8003e1c:	d008      	beq.n	8003e30 <TOF_BootSensor+0x54>
		VL53L1X_SetI2CAddress(sensor->address, correct_address);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	791b      	ldrb	r3, [r3, #4]
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	193b      	adds	r3, r7, r4
 8003e26:	781b      	ldrb	r3, [r3, #0]
 8003e28:	0019      	movs	r1, r3
 8003e2a:	0010      	movs	r0, r2
 8003e2c:	f7ff fc98 	bl	8003760 <VL53L1X_SetI2CAddress>
	}

	// Initialise sensor
	sensor->address = correct_address;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	220f      	movs	r2, #15
 8003e34:	18ba      	adds	r2, r7, r2
 8003e36:	7812      	ldrb	r2, [r2, #0]
 8003e38:	711a      	strb	r2, [r3, #4]
	VL53L1X_GetSensorId(sensor->address, &id);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	791b      	ldrb	r3, [r3, #4]
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	240c      	movs	r4, #12
 8003e42:	193a      	adds	r2, r7, r4
 8003e44:	0011      	movs	r1, r2
 8003e46:	0018      	movs	r0, r3
 8003e48:	f7ff fe1c 	bl	8003a84 <VL53L1X_GetSensorId>
	if (id != 0) {
 8003e4c:	193b      	adds	r3, r7, r4
 8003e4e:	881b      	ldrh	r3, [r3, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d00b      	beq.n	8003e6c <TOF_BootSensor+0x90>
		VL53L1X_SensorInit(sensor->address);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	791b      	ldrb	r3, [r3, #4]
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	0018      	movs	r0, r3
 8003e5c:	f7ff fca4 	bl	80037a8 <VL53L1X_SensorInit>
		VL53L1X_StartRanging(sensor->address);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	791b      	ldrb	r3, [r3, #4]
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	0018      	movs	r0, r3
 8003e68:	f7ff fd88 	bl	800397c <VL53L1X_StartRanging>
	}
}
 8003e6c:	46c0      	nop			; (mov r8, r8)
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	b005      	add	sp, #20
 8003e72:	bd90      	pop	{r4, r7, pc}
 8003e74:	200002ac 	.word	0x200002ac

08003e78 <TOF_GetDistance>:
void TOF_StopRanging(VL53L1X* const sensor) {
	active_sensor = sensor;
	VL53L1X_StopRanging(sensor->address);
}

uint16_t TOF_GetDistance(VL53L1X* const sensor) {
 8003e78:	b590      	push	{r4, r7, lr}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
	active_sensor = sensor;
 8003e80:	4b0a      	ldr	r3, [pc, #40]	; (8003eac <TOF_GetDistance+0x34>)
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	601a      	str	r2, [r3, #0]

	uint16_t reading = 0;
 8003e86:	210e      	movs	r1, #14
 8003e88:	187b      	adds	r3, r7, r1
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	801a      	strh	r2, [r3, #0]
	VL53L1X_GetDistance(sensor->address, &reading);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	791b      	ldrb	r3, [r3, #4]
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	000c      	movs	r4, r1
 8003e96:	187a      	adds	r2, r7, r1
 8003e98:	0011      	movs	r1, r2
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	f7ff fe1c 	bl	8003ad8 <VL53L1X_GetDistance>
	return reading;
 8003ea0:	193b      	adds	r3, r7, r4
 8003ea2:	881b      	ldrh	r3, [r3, #0]
}
 8003ea4:	0018      	movs	r0, r3
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	b005      	add	sp, #20
 8003eaa:	bd90      	pop	{r4, r7, pc}
 8003eac:	200002ac 	.word	0x200002ac

08003eb0 <__errno>:
 8003eb0:	4b01      	ldr	r3, [pc, #4]	; (8003eb8 <__errno+0x8>)
 8003eb2:	6818      	ldr	r0, [r3, #0]
 8003eb4:	4770      	bx	lr
 8003eb6:	46c0      	nop			; (mov r8, r8)
 8003eb8:	2000000c 	.word	0x2000000c

08003ebc <__libc_init_array>:
 8003ebc:	b570      	push	{r4, r5, r6, lr}
 8003ebe:	2600      	movs	r6, #0
 8003ec0:	4d0c      	ldr	r5, [pc, #48]	; (8003ef4 <__libc_init_array+0x38>)
 8003ec2:	4c0d      	ldr	r4, [pc, #52]	; (8003ef8 <__libc_init_array+0x3c>)
 8003ec4:	1b64      	subs	r4, r4, r5
 8003ec6:	10a4      	asrs	r4, r4, #2
 8003ec8:	42a6      	cmp	r6, r4
 8003eca:	d109      	bne.n	8003ee0 <__libc_init_array+0x24>
 8003ecc:	2600      	movs	r6, #0
 8003ece:	f000 fc8b 	bl	80047e8 <_init>
 8003ed2:	4d0a      	ldr	r5, [pc, #40]	; (8003efc <__libc_init_array+0x40>)
 8003ed4:	4c0a      	ldr	r4, [pc, #40]	; (8003f00 <__libc_init_array+0x44>)
 8003ed6:	1b64      	subs	r4, r4, r5
 8003ed8:	10a4      	asrs	r4, r4, #2
 8003eda:	42a6      	cmp	r6, r4
 8003edc:	d105      	bne.n	8003eea <__libc_init_array+0x2e>
 8003ede:	bd70      	pop	{r4, r5, r6, pc}
 8003ee0:	00b3      	lsls	r3, r6, #2
 8003ee2:	58eb      	ldr	r3, [r5, r3]
 8003ee4:	4798      	blx	r3
 8003ee6:	3601      	adds	r6, #1
 8003ee8:	e7ee      	b.n	8003ec8 <__libc_init_array+0xc>
 8003eea:	00b3      	lsls	r3, r6, #2
 8003eec:	58eb      	ldr	r3, [r5, r3]
 8003eee:	4798      	blx	r3
 8003ef0:	3601      	adds	r6, #1
 8003ef2:	e7f2      	b.n	8003eda <__libc_init_array+0x1e>
 8003ef4:	080049cc 	.word	0x080049cc
 8003ef8:	080049cc 	.word	0x080049cc
 8003efc:	080049cc 	.word	0x080049cc
 8003f00:	080049d0 	.word	0x080049d0

08003f04 <memcpy>:
 8003f04:	2300      	movs	r3, #0
 8003f06:	b510      	push	{r4, lr}
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d100      	bne.n	8003f0e <memcpy+0xa>
 8003f0c:	bd10      	pop	{r4, pc}
 8003f0e:	5ccc      	ldrb	r4, [r1, r3]
 8003f10:	54c4      	strb	r4, [r0, r3]
 8003f12:	3301      	adds	r3, #1
 8003f14:	e7f8      	b.n	8003f08 <memcpy+0x4>

08003f16 <memset>:
 8003f16:	0003      	movs	r3, r0
 8003f18:	1882      	adds	r2, r0, r2
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d100      	bne.n	8003f20 <memset+0xa>
 8003f1e:	4770      	bx	lr
 8003f20:	7019      	strb	r1, [r3, #0]
 8003f22:	3301      	adds	r3, #1
 8003f24:	e7f9      	b.n	8003f1a <memset+0x4>
	...

08003f28 <siprintf>:
 8003f28:	b40e      	push	{r1, r2, r3}
 8003f2a:	b500      	push	{lr}
 8003f2c:	490b      	ldr	r1, [pc, #44]	; (8003f5c <siprintf+0x34>)
 8003f2e:	b09c      	sub	sp, #112	; 0x70
 8003f30:	ab1d      	add	r3, sp, #116	; 0x74
 8003f32:	9002      	str	r0, [sp, #8]
 8003f34:	9006      	str	r0, [sp, #24]
 8003f36:	9107      	str	r1, [sp, #28]
 8003f38:	9104      	str	r1, [sp, #16]
 8003f3a:	4809      	ldr	r0, [pc, #36]	; (8003f60 <siprintf+0x38>)
 8003f3c:	4909      	ldr	r1, [pc, #36]	; (8003f64 <siprintf+0x3c>)
 8003f3e:	cb04      	ldmia	r3!, {r2}
 8003f40:	9105      	str	r1, [sp, #20]
 8003f42:	6800      	ldr	r0, [r0, #0]
 8003f44:	a902      	add	r1, sp, #8
 8003f46:	9301      	str	r3, [sp, #4]
 8003f48:	f000 f870 	bl	800402c <_svfiprintf_r>
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	9a02      	ldr	r2, [sp, #8]
 8003f50:	7013      	strb	r3, [r2, #0]
 8003f52:	b01c      	add	sp, #112	; 0x70
 8003f54:	bc08      	pop	{r3}
 8003f56:	b003      	add	sp, #12
 8003f58:	4718      	bx	r3
 8003f5a:	46c0      	nop			; (mov r8, r8)
 8003f5c:	7fffffff 	.word	0x7fffffff
 8003f60:	2000000c 	.word	0x2000000c
 8003f64:	ffff0208 	.word	0xffff0208

08003f68 <__ssputs_r>:
 8003f68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f6a:	688e      	ldr	r6, [r1, #8]
 8003f6c:	b085      	sub	sp, #20
 8003f6e:	0007      	movs	r7, r0
 8003f70:	000c      	movs	r4, r1
 8003f72:	9203      	str	r2, [sp, #12]
 8003f74:	9301      	str	r3, [sp, #4]
 8003f76:	429e      	cmp	r6, r3
 8003f78:	d83c      	bhi.n	8003ff4 <__ssputs_r+0x8c>
 8003f7a:	2390      	movs	r3, #144	; 0x90
 8003f7c:	898a      	ldrh	r2, [r1, #12]
 8003f7e:	00db      	lsls	r3, r3, #3
 8003f80:	421a      	tst	r2, r3
 8003f82:	d034      	beq.n	8003fee <__ssputs_r+0x86>
 8003f84:	6909      	ldr	r1, [r1, #16]
 8003f86:	6823      	ldr	r3, [r4, #0]
 8003f88:	6960      	ldr	r0, [r4, #20]
 8003f8a:	1a5b      	subs	r3, r3, r1
 8003f8c:	9302      	str	r3, [sp, #8]
 8003f8e:	2303      	movs	r3, #3
 8003f90:	4343      	muls	r3, r0
 8003f92:	0fdd      	lsrs	r5, r3, #31
 8003f94:	18ed      	adds	r5, r5, r3
 8003f96:	9b01      	ldr	r3, [sp, #4]
 8003f98:	9802      	ldr	r0, [sp, #8]
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	181b      	adds	r3, r3, r0
 8003f9e:	106d      	asrs	r5, r5, #1
 8003fa0:	42ab      	cmp	r3, r5
 8003fa2:	d900      	bls.n	8003fa6 <__ssputs_r+0x3e>
 8003fa4:	001d      	movs	r5, r3
 8003fa6:	0553      	lsls	r3, r2, #21
 8003fa8:	d532      	bpl.n	8004010 <__ssputs_r+0xa8>
 8003faa:	0029      	movs	r1, r5
 8003fac:	0038      	movs	r0, r7
 8003fae:	f000 fb49 	bl	8004644 <_malloc_r>
 8003fb2:	1e06      	subs	r6, r0, #0
 8003fb4:	d109      	bne.n	8003fca <__ssputs_r+0x62>
 8003fb6:	230c      	movs	r3, #12
 8003fb8:	603b      	str	r3, [r7, #0]
 8003fba:	2340      	movs	r3, #64	; 0x40
 8003fbc:	2001      	movs	r0, #1
 8003fbe:	89a2      	ldrh	r2, [r4, #12]
 8003fc0:	4240      	negs	r0, r0
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	81a3      	strh	r3, [r4, #12]
 8003fc6:	b005      	add	sp, #20
 8003fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fca:	9a02      	ldr	r2, [sp, #8]
 8003fcc:	6921      	ldr	r1, [r4, #16]
 8003fce:	f7ff ff99 	bl	8003f04 <memcpy>
 8003fd2:	89a3      	ldrh	r3, [r4, #12]
 8003fd4:	4a14      	ldr	r2, [pc, #80]	; (8004028 <__ssputs_r+0xc0>)
 8003fd6:	401a      	ands	r2, r3
 8003fd8:	2380      	movs	r3, #128	; 0x80
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	81a3      	strh	r3, [r4, #12]
 8003fde:	9b02      	ldr	r3, [sp, #8]
 8003fe0:	6126      	str	r6, [r4, #16]
 8003fe2:	18f6      	adds	r6, r6, r3
 8003fe4:	6026      	str	r6, [r4, #0]
 8003fe6:	6165      	str	r5, [r4, #20]
 8003fe8:	9e01      	ldr	r6, [sp, #4]
 8003fea:	1aed      	subs	r5, r5, r3
 8003fec:	60a5      	str	r5, [r4, #8]
 8003fee:	9b01      	ldr	r3, [sp, #4]
 8003ff0:	429e      	cmp	r6, r3
 8003ff2:	d900      	bls.n	8003ff6 <__ssputs_r+0x8e>
 8003ff4:	9e01      	ldr	r6, [sp, #4]
 8003ff6:	0032      	movs	r2, r6
 8003ff8:	9903      	ldr	r1, [sp, #12]
 8003ffa:	6820      	ldr	r0, [r4, #0]
 8003ffc:	f000 faa3 	bl	8004546 <memmove>
 8004000:	68a3      	ldr	r3, [r4, #8]
 8004002:	2000      	movs	r0, #0
 8004004:	1b9b      	subs	r3, r3, r6
 8004006:	60a3      	str	r3, [r4, #8]
 8004008:	6823      	ldr	r3, [r4, #0]
 800400a:	199e      	adds	r6, r3, r6
 800400c:	6026      	str	r6, [r4, #0]
 800400e:	e7da      	b.n	8003fc6 <__ssputs_r+0x5e>
 8004010:	002a      	movs	r2, r5
 8004012:	0038      	movs	r0, r7
 8004014:	f000 fb8c 	bl	8004730 <_realloc_r>
 8004018:	1e06      	subs	r6, r0, #0
 800401a:	d1e0      	bne.n	8003fde <__ssputs_r+0x76>
 800401c:	0038      	movs	r0, r7
 800401e:	6921      	ldr	r1, [r4, #16]
 8004020:	f000 faa4 	bl	800456c <_free_r>
 8004024:	e7c7      	b.n	8003fb6 <__ssputs_r+0x4e>
 8004026:	46c0      	nop			; (mov r8, r8)
 8004028:	fffffb7f 	.word	0xfffffb7f

0800402c <_svfiprintf_r>:
 800402c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800402e:	b0a1      	sub	sp, #132	; 0x84
 8004030:	9003      	str	r0, [sp, #12]
 8004032:	001d      	movs	r5, r3
 8004034:	898b      	ldrh	r3, [r1, #12]
 8004036:	000f      	movs	r7, r1
 8004038:	0016      	movs	r6, r2
 800403a:	061b      	lsls	r3, r3, #24
 800403c:	d511      	bpl.n	8004062 <_svfiprintf_r+0x36>
 800403e:	690b      	ldr	r3, [r1, #16]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d10e      	bne.n	8004062 <_svfiprintf_r+0x36>
 8004044:	2140      	movs	r1, #64	; 0x40
 8004046:	f000 fafd 	bl	8004644 <_malloc_r>
 800404a:	6038      	str	r0, [r7, #0]
 800404c:	6138      	str	r0, [r7, #16]
 800404e:	2800      	cmp	r0, #0
 8004050:	d105      	bne.n	800405e <_svfiprintf_r+0x32>
 8004052:	230c      	movs	r3, #12
 8004054:	9a03      	ldr	r2, [sp, #12]
 8004056:	3801      	subs	r0, #1
 8004058:	6013      	str	r3, [r2, #0]
 800405a:	b021      	add	sp, #132	; 0x84
 800405c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800405e:	2340      	movs	r3, #64	; 0x40
 8004060:	617b      	str	r3, [r7, #20]
 8004062:	2300      	movs	r3, #0
 8004064:	ac08      	add	r4, sp, #32
 8004066:	6163      	str	r3, [r4, #20]
 8004068:	3320      	adds	r3, #32
 800406a:	7663      	strb	r3, [r4, #25]
 800406c:	3310      	adds	r3, #16
 800406e:	76a3      	strb	r3, [r4, #26]
 8004070:	9507      	str	r5, [sp, #28]
 8004072:	0035      	movs	r5, r6
 8004074:	782b      	ldrb	r3, [r5, #0]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d001      	beq.n	800407e <_svfiprintf_r+0x52>
 800407a:	2b25      	cmp	r3, #37	; 0x25
 800407c:	d147      	bne.n	800410e <_svfiprintf_r+0xe2>
 800407e:	1bab      	subs	r3, r5, r6
 8004080:	9305      	str	r3, [sp, #20]
 8004082:	42b5      	cmp	r5, r6
 8004084:	d00c      	beq.n	80040a0 <_svfiprintf_r+0x74>
 8004086:	0032      	movs	r2, r6
 8004088:	0039      	movs	r1, r7
 800408a:	9803      	ldr	r0, [sp, #12]
 800408c:	f7ff ff6c 	bl	8003f68 <__ssputs_r>
 8004090:	1c43      	adds	r3, r0, #1
 8004092:	d100      	bne.n	8004096 <_svfiprintf_r+0x6a>
 8004094:	e0ae      	b.n	80041f4 <_svfiprintf_r+0x1c8>
 8004096:	6962      	ldr	r2, [r4, #20]
 8004098:	9b05      	ldr	r3, [sp, #20]
 800409a:	4694      	mov	ip, r2
 800409c:	4463      	add	r3, ip
 800409e:	6163      	str	r3, [r4, #20]
 80040a0:	782b      	ldrb	r3, [r5, #0]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d100      	bne.n	80040a8 <_svfiprintf_r+0x7c>
 80040a6:	e0a5      	b.n	80041f4 <_svfiprintf_r+0x1c8>
 80040a8:	2201      	movs	r2, #1
 80040aa:	2300      	movs	r3, #0
 80040ac:	4252      	negs	r2, r2
 80040ae:	6062      	str	r2, [r4, #4]
 80040b0:	a904      	add	r1, sp, #16
 80040b2:	3254      	adds	r2, #84	; 0x54
 80040b4:	1852      	adds	r2, r2, r1
 80040b6:	1c6e      	adds	r6, r5, #1
 80040b8:	6023      	str	r3, [r4, #0]
 80040ba:	60e3      	str	r3, [r4, #12]
 80040bc:	60a3      	str	r3, [r4, #8]
 80040be:	7013      	strb	r3, [r2, #0]
 80040c0:	65a3      	str	r3, [r4, #88]	; 0x58
 80040c2:	2205      	movs	r2, #5
 80040c4:	7831      	ldrb	r1, [r6, #0]
 80040c6:	4854      	ldr	r0, [pc, #336]	; (8004218 <_svfiprintf_r+0x1ec>)
 80040c8:	f000 fa32 	bl	8004530 <memchr>
 80040cc:	1c75      	adds	r5, r6, #1
 80040ce:	2800      	cmp	r0, #0
 80040d0:	d11f      	bne.n	8004112 <_svfiprintf_r+0xe6>
 80040d2:	6822      	ldr	r2, [r4, #0]
 80040d4:	06d3      	lsls	r3, r2, #27
 80040d6:	d504      	bpl.n	80040e2 <_svfiprintf_r+0xb6>
 80040d8:	2353      	movs	r3, #83	; 0x53
 80040da:	a904      	add	r1, sp, #16
 80040dc:	185b      	adds	r3, r3, r1
 80040de:	2120      	movs	r1, #32
 80040e0:	7019      	strb	r1, [r3, #0]
 80040e2:	0713      	lsls	r3, r2, #28
 80040e4:	d504      	bpl.n	80040f0 <_svfiprintf_r+0xc4>
 80040e6:	2353      	movs	r3, #83	; 0x53
 80040e8:	a904      	add	r1, sp, #16
 80040ea:	185b      	adds	r3, r3, r1
 80040ec:	212b      	movs	r1, #43	; 0x2b
 80040ee:	7019      	strb	r1, [r3, #0]
 80040f0:	7833      	ldrb	r3, [r6, #0]
 80040f2:	2b2a      	cmp	r3, #42	; 0x2a
 80040f4:	d016      	beq.n	8004124 <_svfiprintf_r+0xf8>
 80040f6:	0035      	movs	r5, r6
 80040f8:	2100      	movs	r1, #0
 80040fa:	200a      	movs	r0, #10
 80040fc:	68e3      	ldr	r3, [r4, #12]
 80040fe:	782a      	ldrb	r2, [r5, #0]
 8004100:	1c6e      	adds	r6, r5, #1
 8004102:	3a30      	subs	r2, #48	; 0x30
 8004104:	2a09      	cmp	r2, #9
 8004106:	d94e      	bls.n	80041a6 <_svfiprintf_r+0x17a>
 8004108:	2900      	cmp	r1, #0
 800410a:	d111      	bne.n	8004130 <_svfiprintf_r+0x104>
 800410c:	e017      	b.n	800413e <_svfiprintf_r+0x112>
 800410e:	3501      	adds	r5, #1
 8004110:	e7b0      	b.n	8004074 <_svfiprintf_r+0x48>
 8004112:	4b41      	ldr	r3, [pc, #260]	; (8004218 <_svfiprintf_r+0x1ec>)
 8004114:	6822      	ldr	r2, [r4, #0]
 8004116:	1ac0      	subs	r0, r0, r3
 8004118:	2301      	movs	r3, #1
 800411a:	4083      	lsls	r3, r0
 800411c:	4313      	orrs	r3, r2
 800411e:	002e      	movs	r6, r5
 8004120:	6023      	str	r3, [r4, #0]
 8004122:	e7ce      	b.n	80040c2 <_svfiprintf_r+0x96>
 8004124:	9b07      	ldr	r3, [sp, #28]
 8004126:	1d19      	adds	r1, r3, #4
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	9107      	str	r1, [sp, #28]
 800412c:	2b00      	cmp	r3, #0
 800412e:	db01      	blt.n	8004134 <_svfiprintf_r+0x108>
 8004130:	930b      	str	r3, [sp, #44]	; 0x2c
 8004132:	e004      	b.n	800413e <_svfiprintf_r+0x112>
 8004134:	425b      	negs	r3, r3
 8004136:	60e3      	str	r3, [r4, #12]
 8004138:	2302      	movs	r3, #2
 800413a:	4313      	orrs	r3, r2
 800413c:	6023      	str	r3, [r4, #0]
 800413e:	782b      	ldrb	r3, [r5, #0]
 8004140:	2b2e      	cmp	r3, #46	; 0x2e
 8004142:	d10a      	bne.n	800415a <_svfiprintf_r+0x12e>
 8004144:	786b      	ldrb	r3, [r5, #1]
 8004146:	2b2a      	cmp	r3, #42	; 0x2a
 8004148:	d135      	bne.n	80041b6 <_svfiprintf_r+0x18a>
 800414a:	9b07      	ldr	r3, [sp, #28]
 800414c:	3502      	adds	r5, #2
 800414e:	1d1a      	adds	r2, r3, #4
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	9207      	str	r2, [sp, #28]
 8004154:	2b00      	cmp	r3, #0
 8004156:	db2b      	blt.n	80041b0 <_svfiprintf_r+0x184>
 8004158:	9309      	str	r3, [sp, #36]	; 0x24
 800415a:	4e30      	ldr	r6, [pc, #192]	; (800421c <_svfiprintf_r+0x1f0>)
 800415c:	2203      	movs	r2, #3
 800415e:	0030      	movs	r0, r6
 8004160:	7829      	ldrb	r1, [r5, #0]
 8004162:	f000 f9e5 	bl	8004530 <memchr>
 8004166:	2800      	cmp	r0, #0
 8004168:	d006      	beq.n	8004178 <_svfiprintf_r+0x14c>
 800416a:	2340      	movs	r3, #64	; 0x40
 800416c:	1b80      	subs	r0, r0, r6
 800416e:	4083      	lsls	r3, r0
 8004170:	6822      	ldr	r2, [r4, #0]
 8004172:	3501      	adds	r5, #1
 8004174:	4313      	orrs	r3, r2
 8004176:	6023      	str	r3, [r4, #0]
 8004178:	7829      	ldrb	r1, [r5, #0]
 800417a:	2206      	movs	r2, #6
 800417c:	4828      	ldr	r0, [pc, #160]	; (8004220 <_svfiprintf_r+0x1f4>)
 800417e:	1c6e      	adds	r6, r5, #1
 8004180:	7621      	strb	r1, [r4, #24]
 8004182:	f000 f9d5 	bl	8004530 <memchr>
 8004186:	2800      	cmp	r0, #0
 8004188:	d03c      	beq.n	8004204 <_svfiprintf_r+0x1d8>
 800418a:	4b26      	ldr	r3, [pc, #152]	; (8004224 <_svfiprintf_r+0x1f8>)
 800418c:	2b00      	cmp	r3, #0
 800418e:	d125      	bne.n	80041dc <_svfiprintf_r+0x1b0>
 8004190:	2207      	movs	r2, #7
 8004192:	9b07      	ldr	r3, [sp, #28]
 8004194:	3307      	adds	r3, #7
 8004196:	4393      	bics	r3, r2
 8004198:	3308      	adds	r3, #8
 800419a:	9307      	str	r3, [sp, #28]
 800419c:	6963      	ldr	r3, [r4, #20]
 800419e:	9a04      	ldr	r2, [sp, #16]
 80041a0:	189b      	adds	r3, r3, r2
 80041a2:	6163      	str	r3, [r4, #20]
 80041a4:	e765      	b.n	8004072 <_svfiprintf_r+0x46>
 80041a6:	4343      	muls	r3, r0
 80041a8:	0035      	movs	r5, r6
 80041aa:	2101      	movs	r1, #1
 80041ac:	189b      	adds	r3, r3, r2
 80041ae:	e7a6      	b.n	80040fe <_svfiprintf_r+0xd2>
 80041b0:	2301      	movs	r3, #1
 80041b2:	425b      	negs	r3, r3
 80041b4:	e7d0      	b.n	8004158 <_svfiprintf_r+0x12c>
 80041b6:	2300      	movs	r3, #0
 80041b8:	200a      	movs	r0, #10
 80041ba:	001a      	movs	r2, r3
 80041bc:	3501      	adds	r5, #1
 80041be:	6063      	str	r3, [r4, #4]
 80041c0:	7829      	ldrb	r1, [r5, #0]
 80041c2:	1c6e      	adds	r6, r5, #1
 80041c4:	3930      	subs	r1, #48	; 0x30
 80041c6:	2909      	cmp	r1, #9
 80041c8:	d903      	bls.n	80041d2 <_svfiprintf_r+0x1a6>
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d0c5      	beq.n	800415a <_svfiprintf_r+0x12e>
 80041ce:	9209      	str	r2, [sp, #36]	; 0x24
 80041d0:	e7c3      	b.n	800415a <_svfiprintf_r+0x12e>
 80041d2:	4342      	muls	r2, r0
 80041d4:	0035      	movs	r5, r6
 80041d6:	2301      	movs	r3, #1
 80041d8:	1852      	adds	r2, r2, r1
 80041da:	e7f1      	b.n	80041c0 <_svfiprintf_r+0x194>
 80041dc:	ab07      	add	r3, sp, #28
 80041de:	9300      	str	r3, [sp, #0]
 80041e0:	003a      	movs	r2, r7
 80041e2:	0021      	movs	r1, r4
 80041e4:	4b10      	ldr	r3, [pc, #64]	; (8004228 <_svfiprintf_r+0x1fc>)
 80041e6:	9803      	ldr	r0, [sp, #12]
 80041e8:	e000      	b.n	80041ec <_svfiprintf_r+0x1c0>
 80041ea:	bf00      	nop
 80041ec:	9004      	str	r0, [sp, #16]
 80041ee:	9b04      	ldr	r3, [sp, #16]
 80041f0:	3301      	adds	r3, #1
 80041f2:	d1d3      	bne.n	800419c <_svfiprintf_r+0x170>
 80041f4:	89bb      	ldrh	r3, [r7, #12]
 80041f6:	980d      	ldr	r0, [sp, #52]	; 0x34
 80041f8:	065b      	lsls	r3, r3, #25
 80041fa:	d400      	bmi.n	80041fe <_svfiprintf_r+0x1d2>
 80041fc:	e72d      	b.n	800405a <_svfiprintf_r+0x2e>
 80041fe:	2001      	movs	r0, #1
 8004200:	4240      	negs	r0, r0
 8004202:	e72a      	b.n	800405a <_svfiprintf_r+0x2e>
 8004204:	ab07      	add	r3, sp, #28
 8004206:	9300      	str	r3, [sp, #0]
 8004208:	003a      	movs	r2, r7
 800420a:	0021      	movs	r1, r4
 800420c:	4b06      	ldr	r3, [pc, #24]	; (8004228 <_svfiprintf_r+0x1fc>)
 800420e:	9803      	ldr	r0, [sp, #12]
 8004210:	f000 f87c 	bl	800430c <_printf_i>
 8004214:	e7ea      	b.n	80041ec <_svfiprintf_r+0x1c0>
 8004216:	46c0      	nop			; (mov r8, r8)
 8004218:	08004997 	.word	0x08004997
 800421c:	0800499d 	.word	0x0800499d
 8004220:	080049a1 	.word	0x080049a1
 8004224:	00000000 	.word	0x00000000
 8004228:	08003f69 	.word	0x08003f69

0800422c <_printf_common>:
 800422c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800422e:	0015      	movs	r5, r2
 8004230:	9301      	str	r3, [sp, #4]
 8004232:	688a      	ldr	r2, [r1, #8]
 8004234:	690b      	ldr	r3, [r1, #16]
 8004236:	000c      	movs	r4, r1
 8004238:	9000      	str	r0, [sp, #0]
 800423a:	4293      	cmp	r3, r2
 800423c:	da00      	bge.n	8004240 <_printf_common+0x14>
 800423e:	0013      	movs	r3, r2
 8004240:	0022      	movs	r2, r4
 8004242:	602b      	str	r3, [r5, #0]
 8004244:	3243      	adds	r2, #67	; 0x43
 8004246:	7812      	ldrb	r2, [r2, #0]
 8004248:	2a00      	cmp	r2, #0
 800424a:	d001      	beq.n	8004250 <_printf_common+0x24>
 800424c:	3301      	adds	r3, #1
 800424e:	602b      	str	r3, [r5, #0]
 8004250:	6823      	ldr	r3, [r4, #0]
 8004252:	069b      	lsls	r3, r3, #26
 8004254:	d502      	bpl.n	800425c <_printf_common+0x30>
 8004256:	682b      	ldr	r3, [r5, #0]
 8004258:	3302      	adds	r3, #2
 800425a:	602b      	str	r3, [r5, #0]
 800425c:	6822      	ldr	r2, [r4, #0]
 800425e:	2306      	movs	r3, #6
 8004260:	0017      	movs	r7, r2
 8004262:	401f      	ands	r7, r3
 8004264:	421a      	tst	r2, r3
 8004266:	d027      	beq.n	80042b8 <_printf_common+0x8c>
 8004268:	0023      	movs	r3, r4
 800426a:	3343      	adds	r3, #67	; 0x43
 800426c:	781b      	ldrb	r3, [r3, #0]
 800426e:	1e5a      	subs	r2, r3, #1
 8004270:	4193      	sbcs	r3, r2
 8004272:	6822      	ldr	r2, [r4, #0]
 8004274:	0692      	lsls	r2, r2, #26
 8004276:	d430      	bmi.n	80042da <_printf_common+0xae>
 8004278:	0022      	movs	r2, r4
 800427a:	9901      	ldr	r1, [sp, #4]
 800427c:	9800      	ldr	r0, [sp, #0]
 800427e:	9e08      	ldr	r6, [sp, #32]
 8004280:	3243      	adds	r2, #67	; 0x43
 8004282:	47b0      	blx	r6
 8004284:	1c43      	adds	r3, r0, #1
 8004286:	d025      	beq.n	80042d4 <_printf_common+0xa8>
 8004288:	2306      	movs	r3, #6
 800428a:	6820      	ldr	r0, [r4, #0]
 800428c:	682a      	ldr	r2, [r5, #0]
 800428e:	68e1      	ldr	r1, [r4, #12]
 8004290:	2500      	movs	r5, #0
 8004292:	4003      	ands	r3, r0
 8004294:	2b04      	cmp	r3, #4
 8004296:	d103      	bne.n	80042a0 <_printf_common+0x74>
 8004298:	1a8d      	subs	r5, r1, r2
 800429a:	43eb      	mvns	r3, r5
 800429c:	17db      	asrs	r3, r3, #31
 800429e:	401d      	ands	r5, r3
 80042a0:	68a3      	ldr	r3, [r4, #8]
 80042a2:	6922      	ldr	r2, [r4, #16]
 80042a4:	4293      	cmp	r3, r2
 80042a6:	dd01      	ble.n	80042ac <_printf_common+0x80>
 80042a8:	1a9b      	subs	r3, r3, r2
 80042aa:	18ed      	adds	r5, r5, r3
 80042ac:	2700      	movs	r7, #0
 80042ae:	42bd      	cmp	r5, r7
 80042b0:	d120      	bne.n	80042f4 <_printf_common+0xc8>
 80042b2:	2000      	movs	r0, #0
 80042b4:	e010      	b.n	80042d8 <_printf_common+0xac>
 80042b6:	3701      	adds	r7, #1
 80042b8:	68e3      	ldr	r3, [r4, #12]
 80042ba:	682a      	ldr	r2, [r5, #0]
 80042bc:	1a9b      	subs	r3, r3, r2
 80042be:	42bb      	cmp	r3, r7
 80042c0:	ddd2      	ble.n	8004268 <_printf_common+0x3c>
 80042c2:	0022      	movs	r2, r4
 80042c4:	2301      	movs	r3, #1
 80042c6:	9901      	ldr	r1, [sp, #4]
 80042c8:	9800      	ldr	r0, [sp, #0]
 80042ca:	9e08      	ldr	r6, [sp, #32]
 80042cc:	3219      	adds	r2, #25
 80042ce:	47b0      	blx	r6
 80042d0:	1c43      	adds	r3, r0, #1
 80042d2:	d1f0      	bne.n	80042b6 <_printf_common+0x8a>
 80042d4:	2001      	movs	r0, #1
 80042d6:	4240      	negs	r0, r0
 80042d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80042da:	2030      	movs	r0, #48	; 0x30
 80042dc:	18e1      	adds	r1, r4, r3
 80042de:	3143      	adds	r1, #67	; 0x43
 80042e0:	7008      	strb	r0, [r1, #0]
 80042e2:	0021      	movs	r1, r4
 80042e4:	1c5a      	adds	r2, r3, #1
 80042e6:	3145      	adds	r1, #69	; 0x45
 80042e8:	7809      	ldrb	r1, [r1, #0]
 80042ea:	18a2      	adds	r2, r4, r2
 80042ec:	3243      	adds	r2, #67	; 0x43
 80042ee:	3302      	adds	r3, #2
 80042f0:	7011      	strb	r1, [r2, #0]
 80042f2:	e7c1      	b.n	8004278 <_printf_common+0x4c>
 80042f4:	0022      	movs	r2, r4
 80042f6:	2301      	movs	r3, #1
 80042f8:	9901      	ldr	r1, [sp, #4]
 80042fa:	9800      	ldr	r0, [sp, #0]
 80042fc:	9e08      	ldr	r6, [sp, #32]
 80042fe:	321a      	adds	r2, #26
 8004300:	47b0      	blx	r6
 8004302:	1c43      	adds	r3, r0, #1
 8004304:	d0e6      	beq.n	80042d4 <_printf_common+0xa8>
 8004306:	3701      	adds	r7, #1
 8004308:	e7d1      	b.n	80042ae <_printf_common+0x82>
	...

0800430c <_printf_i>:
 800430c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800430e:	b08b      	sub	sp, #44	; 0x2c
 8004310:	9206      	str	r2, [sp, #24]
 8004312:	000a      	movs	r2, r1
 8004314:	3243      	adds	r2, #67	; 0x43
 8004316:	9307      	str	r3, [sp, #28]
 8004318:	9005      	str	r0, [sp, #20]
 800431a:	9204      	str	r2, [sp, #16]
 800431c:	7e0a      	ldrb	r2, [r1, #24]
 800431e:	000c      	movs	r4, r1
 8004320:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004322:	2a78      	cmp	r2, #120	; 0x78
 8004324:	d807      	bhi.n	8004336 <_printf_i+0x2a>
 8004326:	2a62      	cmp	r2, #98	; 0x62
 8004328:	d809      	bhi.n	800433e <_printf_i+0x32>
 800432a:	2a00      	cmp	r2, #0
 800432c:	d100      	bne.n	8004330 <_printf_i+0x24>
 800432e:	e0c1      	b.n	80044b4 <_printf_i+0x1a8>
 8004330:	2a58      	cmp	r2, #88	; 0x58
 8004332:	d100      	bne.n	8004336 <_printf_i+0x2a>
 8004334:	e08c      	b.n	8004450 <_printf_i+0x144>
 8004336:	0026      	movs	r6, r4
 8004338:	3642      	adds	r6, #66	; 0x42
 800433a:	7032      	strb	r2, [r6, #0]
 800433c:	e022      	b.n	8004384 <_printf_i+0x78>
 800433e:	0010      	movs	r0, r2
 8004340:	3863      	subs	r0, #99	; 0x63
 8004342:	2815      	cmp	r0, #21
 8004344:	d8f7      	bhi.n	8004336 <_printf_i+0x2a>
 8004346:	f7fb fee7 	bl	8000118 <__gnu_thumb1_case_shi>
 800434a:	0016      	.short	0x0016
 800434c:	fff6001f 	.word	0xfff6001f
 8004350:	fff6fff6 	.word	0xfff6fff6
 8004354:	001ffff6 	.word	0x001ffff6
 8004358:	fff6fff6 	.word	0xfff6fff6
 800435c:	fff6fff6 	.word	0xfff6fff6
 8004360:	003600a8 	.word	0x003600a8
 8004364:	fff6009a 	.word	0xfff6009a
 8004368:	00b9fff6 	.word	0x00b9fff6
 800436c:	0036fff6 	.word	0x0036fff6
 8004370:	fff6fff6 	.word	0xfff6fff6
 8004374:	009e      	.short	0x009e
 8004376:	0026      	movs	r6, r4
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	3642      	adds	r6, #66	; 0x42
 800437c:	1d11      	adds	r1, r2, #4
 800437e:	6019      	str	r1, [r3, #0]
 8004380:	6813      	ldr	r3, [r2, #0]
 8004382:	7033      	strb	r3, [r6, #0]
 8004384:	2301      	movs	r3, #1
 8004386:	e0a7      	b.n	80044d8 <_printf_i+0x1cc>
 8004388:	6808      	ldr	r0, [r1, #0]
 800438a:	6819      	ldr	r1, [r3, #0]
 800438c:	1d0a      	adds	r2, r1, #4
 800438e:	0605      	lsls	r5, r0, #24
 8004390:	d50b      	bpl.n	80043aa <_printf_i+0x9e>
 8004392:	680d      	ldr	r5, [r1, #0]
 8004394:	601a      	str	r2, [r3, #0]
 8004396:	2d00      	cmp	r5, #0
 8004398:	da03      	bge.n	80043a2 <_printf_i+0x96>
 800439a:	232d      	movs	r3, #45	; 0x2d
 800439c:	9a04      	ldr	r2, [sp, #16]
 800439e:	426d      	negs	r5, r5
 80043a0:	7013      	strb	r3, [r2, #0]
 80043a2:	4b61      	ldr	r3, [pc, #388]	; (8004528 <_printf_i+0x21c>)
 80043a4:	270a      	movs	r7, #10
 80043a6:	9303      	str	r3, [sp, #12]
 80043a8:	e01b      	b.n	80043e2 <_printf_i+0xd6>
 80043aa:	680d      	ldr	r5, [r1, #0]
 80043ac:	601a      	str	r2, [r3, #0]
 80043ae:	0641      	lsls	r1, r0, #25
 80043b0:	d5f1      	bpl.n	8004396 <_printf_i+0x8a>
 80043b2:	b22d      	sxth	r5, r5
 80043b4:	e7ef      	b.n	8004396 <_printf_i+0x8a>
 80043b6:	680d      	ldr	r5, [r1, #0]
 80043b8:	6819      	ldr	r1, [r3, #0]
 80043ba:	1d08      	adds	r0, r1, #4
 80043bc:	6018      	str	r0, [r3, #0]
 80043be:	062e      	lsls	r6, r5, #24
 80043c0:	d501      	bpl.n	80043c6 <_printf_i+0xba>
 80043c2:	680d      	ldr	r5, [r1, #0]
 80043c4:	e003      	b.n	80043ce <_printf_i+0xc2>
 80043c6:	066d      	lsls	r5, r5, #25
 80043c8:	d5fb      	bpl.n	80043c2 <_printf_i+0xb6>
 80043ca:	680d      	ldr	r5, [r1, #0]
 80043cc:	b2ad      	uxth	r5, r5
 80043ce:	4b56      	ldr	r3, [pc, #344]	; (8004528 <_printf_i+0x21c>)
 80043d0:	2708      	movs	r7, #8
 80043d2:	9303      	str	r3, [sp, #12]
 80043d4:	2a6f      	cmp	r2, #111	; 0x6f
 80043d6:	d000      	beq.n	80043da <_printf_i+0xce>
 80043d8:	3702      	adds	r7, #2
 80043da:	0023      	movs	r3, r4
 80043dc:	2200      	movs	r2, #0
 80043de:	3343      	adds	r3, #67	; 0x43
 80043e0:	701a      	strb	r2, [r3, #0]
 80043e2:	6863      	ldr	r3, [r4, #4]
 80043e4:	60a3      	str	r3, [r4, #8]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	db03      	blt.n	80043f2 <_printf_i+0xe6>
 80043ea:	2204      	movs	r2, #4
 80043ec:	6821      	ldr	r1, [r4, #0]
 80043ee:	4391      	bics	r1, r2
 80043f0:	6021      	str	r1, [r4, #0]
 80043f2:	2d00      	cmp	r5, #0
 80043f4:	d102      	bne.n	80043fc <_printf_i+0xf0>
 80043f6:	9e04      	ldr	r6, [sp, #16]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d00c      	beq.n	8004416 <_printf_i+0x10a>
 80043fc:	9e04      	ldr	r6, [sp, #16]
 80043fe:	0028      	movs	r0, r5
 8004400:	0039      	movs	r1, r7
 8004402:	f7fb ff19 	bl	8000238 <__aeabi_uidivmod>
 8004406:	9b03      	ldr	r3, [sp, #12]
 8004408:	3e01      	subs	r6, #1
 800440a:	5c5b      	ldrb	r3, [r3, r1]
 800440c:	7033      	strb	r3, [r6, #0]
 800440e:	002b      	movs	r3, r5
 8004410:	0005      	movs	r5, r0
 8004412:	429f      	cmp	r7, r3
 8004414:	d9f3      	bls.n	80043fe <_printf_i+0xf2>
 8004416:	2f08      	cmp	r7, #8
 8004418:	d109      	bne.n	800442e <_printf_i+0x122>
 800441a:	6823      	ldr	r3, [r4, #0]
 800441c:	07db      	lsls	r3, r3, #31
 800441e:	d506      	bpl.n	800442e <_printf_i+0x122>
 8004420:	6863      	ldr	r3, [r4, #4]
 8004422:	6922      	ldr	r2, [r4, #16]
 8004424:	4293      	cmp	r3, r2
 8004426:	dc02      	bgt.n	800442e <_printf_i+0x122>
 8004428:	2330      	movs	r3, #48	; 0x30
 800442a:	3e01      	subs	r6, #1
 800442c:	7033      	strb	r3, [r6, #0]
 800442e:	9b04      	ldr	r3, [sp, #16]
 8004430:	1b9b      	subs	r3, r3, r6
 8004432:	6123      	str	r3, [r4, #16]
 8004434:	9b07      	ldr	r3, [sp, #28]
 8004436:	0021      	movs	r1, r4
 8004438:	9300      	str	r3, [sp, #0]
 800443a:	9805      	ldr	r0, [sp, #20]
 800443c:	9b06      	ldr	r3, [sp, #24]
 800443e:	aa09      	add	r2, sp, #36	; 0x24
 8004440:	f7ff fef4 	bl	800422c <_printf_common>
 8004444:	1c43      	adds	r3, r0, #1
 8004446:	d14c      	bne.n	80044e2 <_printf_i+0x1d6>
 8004448:	2001      	movs	r0, #1
 800444a:	4240      	negs	r0, r0
 800444c:	b00b      	add	sp, #44	; 0x2c
 800444e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004450:	3145      	adds	r1, #69	; 0x45
 8004452:	700a      	strb	r2, [r1, #0]
 8004454:	4a34      	ldr	r2, [pc, #208]	; (8004528 <_printf_i+0x21c>)
 8004456:	9203      	str	r2, [sp, #12]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	6821      	ldr	r1, [r4, #0]
 800445c:	ca20      	ldmia	r2!, {r5}
 800445e:	601a      	str	r2, [r3, #0]
 8004460:	0608      	lsls	r0, r1, #24
 8004462:	d516      	bpl.n	8004492 <_printf_i+0x186>
 8004464:	07cb      	lsls	r3, r1, #31
 8004466:	d502      	bpl.n	800446e <_printf_i+0x162>
 8004468:	2320      	movs	r3, #32
 800446a:	4319      	orrs	r1, r3
 800446c:	6021      	str	r1, [r4, #0]
 800446e:	2710      	movs	r7, #16
 8004470:	2d00      	cmp	r5, #0
 8004472:	d1b2      	bne.n	80043da <_printf_i+0xce>
 8004474:	2320      	movs	r3, #32
 8004476:	6822      	ldr	r2, [r4, #0]
 8004478:	439a      	bics	r2, r3
 800447a:	6022      	str	r2, [r4, #0]
 800447c:	e7ad      	b.n	80043da <_printf_i+0xce>
 800447e:	2220      	movs	r2, #32
 8004480:	6809      	ldr	r1, [r1, #0]
 8004482:	430a      	orrs	r2, r1
 8004484:	6022      	str	r2, [r4, #0]
 8004486:	0022      	movs	r2, r4
 8004488:	2178      	movs	r1, #120	; 0x78
 800448a:	3245      	adds	r2, #69	; 0x45
 800448c:	7011      	strb	r1, [r2, #0]
 800448e:	4a27      	ldr	r2, [pc, #156]	; (800452c <_printf_i+0x220>)
 8004490:	e7e1      	b.n	8004456 <_printf_i+0x14a>
 8004492:	0648      	lsls	r0, r1, #25
 8004494:	d5e6      	bpl.n	8004464 <_printf_i+0x158>
 8004496:	b2ad      	uxth	r5, r5
 8004498:	e7e4      	b.n	8004464 <_printf_i+0x158>
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	680d      	ldr	r5, [r1, #0]
 800449e:	1d10      	adds	r0, r2, #4
 80044a0:	6949      	ldr	r1, [r1, #20]
 80044a2:	6018      	str	r0, [r3, #0]
 80044a4:	6813      	ldr	r3, [r2, #0]
 80044a6:	062e      	lsls	r6, r5, #24
 80044a8:	d501      	bpl.n	80044ae <_printf_i+0x1a2>
 80044aa:	6019      	str	r1, [r3, #0]
 80044ac:	e002      	b.n	80044b4 <_printf_i+0x1a8>
 80044ae:	066d      	lsls	r5, r5, #25
 80044b0:	d5fb      	bpl.n	80044aa <_printf_i+0x19e>
 80044b2:	8019      	strh	r1, [r3, #0]
 80044b4:	2300      	movs	r3, #0
 80044b6:	9e04      	ldr	r6, [sp, #16]
 80044b8:	6123      	str	r3, [r4, #16]
 80044ba:	e7bb      	b.n	8004434 <_printf_i+0x128>
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	1d11      	adds	r1, r2, #4
 80044c0:	6019      	str	r1, [r3, #0]
 80044c2:	6816      	ldr	r6, [r2, #0]
 80044c4:	2100      	movs	r1, #0
 80044c6:	0030      	movs	r0, r6
 80044c8:	6862      	ldr	r2, [r4, #4]
 80044ca:	f000 f831 	bl	8004530 <memchr>
 80044ce:	2800      	cmp	r0, #0
 80044d0:	d001      	beq.n	80044d6 <_printf_i+0x1ca>
 80044d2:	1b80      	subs	r0, r0, r6
 80044d4:	6060      	str	r0, [r4, #4]
 80044d6:	6863      	ldr	r3, [r4, #4]
 80044d8:	6123      	str	r3, [r4, #16]
 80044da:	2300      	movs	r3, #0
 80044dc:	9a04      	ldr	r2, [sp, #16]
 80044de:	7013      	strb	r3, [r2, #0]
 80044e0:	e7a8      	b.n	8004434 <_printf_i+0x128>
 80044e2:	6923      	ldr	r3, [r4, #16]
 80044e4:	0032      	movs	r2, r6
 80044e6:	9906      	ldr	r1, [sp, #24]
 80044e8:	9805      	ldr	r0, [sp, #20]
 80044ea:	9d07      	ldr	r5, [sp, #28]
 80044ec:	47a8      	blx	r5
 80044ee:	1c43      	adds	r3, r0, #1
 80044f0:	d0aa      	beq.n	8004448 <_printf_i+0x13c>
 80044f2:	6823      	ldr	r3, [r4, #0]
 80044f4:	079b      	lsls	r3, r3, #30
 80044f6:	d415      	bmi.n	8004524 <_printf_i+0x218>
 80044f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044fa:	68e0      	ldr	r0, [r4, #12]
 80044fc:	4298      	cmp	r0, r3
 80044fe:	daa5      	bge.n	800444c <_printf_i+0x140>
 8004500:	0018      	movs	r0, r3
 8004502:	e7a3      	b.n	800444c <_printf_i+0x140>
 8004504:	0022      	movs	r2, r4
 8004506:	2301      	movs	r3, #1
 8004508:	9906      	ldr	r1, [sp, #24]
 800450a:	9805      	ldr	r0, [sp, #20]
 800450c:	9e07      	ldr	r6, [sp, #28]
 800450e:	3219      	adds	r2, #25
 8004510:	47b0      	blx	r6
 8004512:	1c43      	adds	r3, r0, #1
 8004514:	d098      	beq.n	8004448 <_printf_i+0x13c>
 8004516:	3501      	adds	r5, #1
 8004518:	68e3      	ldr	r3, [r4, #12]
 800451a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800451c:	1a9b      	subs	r3, r3, r2
 800451e:	42ab      	cmp	r3, r5
 8004520:	dcf0      	bgt.n	8004504 <_printf_i+0x1f8>
 8004522:	e7e9      	b.n	80044f8 <_printf_i+0x1ec>
 8004524:	2500      	movs	r5, #0
 8004526:	e7f7      	b.n	8004518 <_printf_i+0x20c>
 8004528:	080049a8 	.word	0x080049a8
 800452c:	080049b9 	.word	0x080049b9

08004530 <memchr>:
 8004530:	b2c9      	uxtb	r1, r1
 8004532:	1882      	adds	r2, r0, r2
 8004534:	4290      	cmp	r0, r2
 8004536:	d101      	bne.n	800453c <memchr+0xc>
 8004538:	2000      	movs	r0, #0
 800453a:	4770      	bx	lr
 800453c:	7803      	ldrb	r3, [r0, #0]
 800453e:	428b      	cmp	r3, r1
 8004540:	d0fb      	beq.n	800453a <memchr+0xa>
 8004542:	3001      	adds	r0, #1
 8004544:	e7f6      	b.n	8004534 <memchr+0x4>

08004546 <memmove>:
 8004546:	b510      	push	{r4, lr}
 8004548:	4288      	cmp	r0, r1
 800454a:	d902      	bls.n	8004552 <memmove+0xc>
 800454c:	188b      	adds	r3, r1, r2
 800454e:	4298      	cmp	r0, r3
 8004550:	d303      	bcc.n	800455a <memmove+0x14>
 8004552:	2300      	movs	r3, #0
 8004554:	e007      	b.n	8004566 <memmove+0x20>
 8004556:	5c8b      	ldrb	r3, [r1, r2]
 8004558:	5483      	strb	r3, [r0, r2]
 800455a:	3a01      	subs	r2, #1
 800455c:	d2fb      	bcs.n	8004556 <memmove+0x10>
 800455e:	bd10      	pop	{r4, pc}
 8004560:	5ccc      	ldrb	r4, [r1, r3]
 8004562:	54c4      	strb	r4, [r0, r3]
 8004564:	3301      	adds	r3, #1
 8004566:	429a      	cmp	r2, r3
 8004568:	d1fa      	bne.n	8004560 <memmove+0x1a>
 800456a:	e7f8      	b.n	800455e <memmove+0x18>

0800456c <_free_r>:
 800456c:	b570      	push	{r4, r5, r6, lr}
 800456e:	0005      	movs	r5, r0
 8004570:	2900      	cmp	r1, #0
 8004572:	d010      	beq.n	8004596 <_free_r+0x2a>
 8004574:	1f0c      	subs	r4, r1, #4
 8004576:	6823      	ldr	r3, [r4, #0]
 8004578:	2b00      	cmp	r3, #0
 800457a:	da00      	bge.n	800457e <_free_r+0x12>
 800457c:	18e4      	adds	r4, r4, r3
 800457e:	0028      	movs	r0, r5
 8004580:	f000 f918 	bl	80047b4 <__malloc_lock>
 8004584:	4a1d      	ldr	r2, [pc, #116]	; (80045fc <_free_r+0x90>)
 8004586:	6813      	ldr	r3, [r2, #0]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d105      	bne.n	8004598 <_free_r+0x2c>
 800458c:	6063      	str	r3, [r4, #4]
 800458e:	6014      	str	r4, [r2, #0]
 8004590:	0028      	movs	r0, r5
 8004592:	f000 f917 	bl	80047c4 <__malloc_unlock>
 8004596:	bd70      	pop	{r4, r5, r6, pc}
 8004598:	42a3      	cmp	r3, r4
 800459a:	d908      	bls.n	80045ae <_free_r+0x42>
 800459c:	6821      	ldr	r1, [r4, #0]
 800459e:	1860      	adds	r0, r4, r1
 80045a0:	4283      	cmp	r3, r0
 80045a2:	d1f3      	bne.n	800458c <_free_r+0x20>
 80045a4:	6818      	ldr	r0, [r3, #0]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	1841      	adds	r1, r0, r1
 80045aa:	6021      	str	r1, [r4, #0]
 80045ac:	e7ee      	b.n	800458c <_free_r+0x20>
 80045ae:	001a      	movs	r2, r3
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d001      	beq.n	80045ba <_free_r+0x4e>
 80045b6:	42a3      	cmp	r3, r4
 80045b8:	d9f9      	bls.n	80045ae <_free_r+0x42>
 80045ba:	6811      	ldr	r1, [r2, #0]
 80045bc:	1850      	adds	r0, r2, r1
 80045be:	42a0      	cmp	r0, r4
 80045c0:	d10b      	bne.n	80045da <_free_r+0x6e>
 80045c2:	6820      	ldr	r0, [r4, #0]
 80045c4:	1809      	adds	r1, r1, r0
 80045c6:	1850      	adds	r0, r2, r1
 80045c8:	6011      	str	r1, [r2, #0]
 80045ca:	4283      	cmp	r3, r0
 80045cc:	d1e0      	bne.n	8004590 <_free_r+0x24>
 80045ce:	6818      	ldr	r0, [r3, #0]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	1841      	adds	r1, r0, r1
 80045d4:	6011      	str	r1, [r2, #0]
 80045d6:	6053      	str	r3, [r2, #4]
 80045d8:	e7da      	b.n	8004590 <_free_r+0x24>
 80045da:	42a0      	cmp	r0, r4
 80045dc:	d902      	bls.n	80045e4 <_free_r+0x78>
 80045de:	230c      	movs	r3, #12
 80045e0:	602b      	str	r3, [r5, #0]
 80045e2:	e7d5      	b.n	8004590 <_free_r+0x24>
 80045e4:	6821      	ldr	r1, [r4, #0]
 80045e6:	1860      	adds	r0, r4, r1
 80045e8:	4283      	cmp	r3, r0
 80045ea:	d103      	bne.n	80045f4 <_free_r+0x88>
 80045ec:	6818      	ldr	r0, [r3, #0]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	1841      	adds	r1, r0, r1
 80045f2:	6021      	str	r1, [r4, #0]
 80045f4:	6063      	str	r3, [r4, #4]
 80045f6:	6054      	str	r4, [r2, #4]
 80045f8:	e7ca      	b.n	8004590 <_free_r+0x24>
 80045fa:	46c0      	nop			; (mov r8, r8)
 80045fc:	200002b0 	.word	0x200002b0

08004600 <sbrk_aligned>:
 8004600:	b570      	push	{r4, r5, r6, lr}
 8004602:	4e0f      	ldr	r6, [pc, #60]	; (8004640 <sbrk_aligned+0x40>)
 8004604:	000d      	movs	r5, r1
 8004606:	6831      	ldr	r1, [r6, #0]
 8004608:	0004      	movs	r4, r0
 800460a:	2900      	cmp	r1, #0
 800460c:	d102      	bne.n	8004614 <sbrk_aligned+0x14>
 800460e:	f000 f8bf 	bl	8004790 <_sbrk_r>
 8004612:	6030      	str	r0, [r6, #0]
 8004614:	0029      	movs	r1, r5
 8004616:	0020      	movs	r0, r4
 8004618:	f000 f8ba 	bl	8004790 <_sbrk_r>
 800461c:	1c43      	adds	r3, r0, #1
 800461e:	d00a      	beq.n	8004636 <sbrk_aligned+0x36>
 8004620:	2303      	movs	r3, #3
 8004622:	1cc5      	adds	r5, r0, #3
 8004624:	439d      	bics	r5, r3
 8004626:	42a8      	cmp	r0, r5
 8004628:	d007      	beq.n	800463a <sbrk_aligned+0x3a>
 800462a:	1a29      	subs	r1, r5, r0
 800462c:	0020      	movs	r0, r4
 800462e:	f000 f8af 	bl	8004790 <_sbrk_r>
 8004632:	1c43      	adds	r3, r0, #1
 8004634:	d101      	bne.n	800463a <sbrk_aligned+0x3a>
 8004636:	2501      	movs	r5, #1
 8004638:	426d      	negs	r5, r5
 800463a:	0028      	movs	r0, r5
 800463c:	bd70      	pop	{r4, r5, r6, pc}
 800463e:	46c0      	nop			; (mov r8, r8)
 8004640:	200002b4 	.word	0x200002b4

08004644 <_malloc_r>:
 8004644:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004646:	2203      	movs	r2, #3
 8004648:	1ccb      	adds	r3, r1, #3
 800464a:	4393      	bics	r3, r2
 800464c:	3308      	adds	r3, #8
 800464e:	0006      	movs	r6, r0
 8004650:	001f      	movs	r7, r3
 8004652:	2b0c      	cmp	r3, #12
 8004654:	d232      	bcs.n	80046bc <_malloc_r+0x78>
 8004656:	270c      	movs	r7, #12
 8004658:	42b9      	cmp	r1, r7
 800465a:	d831      	bhi.n	80046c0 <_malloc_r+0x7c>
 800465c:	0030      	movs	r0, r6
 800465e:	f000 f8a9 	bl	80047b4 <__malloc_lock>
 8004662:	4d32      	ldr	r5, [pc, #200]	; (800472c <_malloc_r+0xe8>)
 8004664:	682b      	ldr	r3, [r5, #0]
 8004666:	001c      	movs	r4, r3
 8004668:	2c00      	cmp	r4, #0
 800466a:	d12e      	bne.n	80046ca <_malloc_r+0x86>
 800466c:	0039      	movs	r1, r7
 800466e:	0030      	movs	r0, r6
 8004670:	f7ff ffc6 	bl	8004600 <sbrk_aligned>
 8004674:	0004      	movs	r4, r0
 8004676:	1c43      	adds	r3, r0, #1
 8004678:	d11e      	bne.n	80046b8 <_malloc_r+0x74>
 800467a:	682c      	ldr	r4, [r5, #0]
 800467c:	0025      	movs	r5, r4
 800467e:	2d00      	cmp	r5, #0
 8004680:	d14a      	bne.n	8004718 <_malloc_r+0xd4>
 8004682:	6823      	ldr	r3, [r4, #0]
 8004684:	0029      	movs	r1, r5
 8004686:	18e3      	adds	r3, r4, r3
 8004688:	0030      	movs	r0, r6
 800468a:	9301      	str	r3, [sp, #4]
 800468c:	f000 f880 	bl	8004790 <_sbrk_r>
 8004690:	9b01      	ldr	r3, [sp, #4]
 8004692:	4283      	cmp	r3, r0
 8004694:	d143      	bne.n	800471e <_malloc_r+0xda>
 8004696:	6823      	ldr	r3, [r4, #0]
 8004698:	3703      	adds	r7, #3
 800469a:	1aff      	subs	r7, r7, r3
 800469c:	2303      	movs	r3, #3
 800469e:	439f      	bics	r7, r3
 80046a0:	3708      	adds	r7, #8
 80046a2:	2f0c      	cmp	r7, #12
 80046a4:	d200      	bcs.n	80046a8 <_malloc_r+0x64>
 80046a6:	270c      	movs	r7, #12
 80046a8:	0039      	movs	r1, r7
 80046aa:	0030      	movs	r0, r6
 80046ac:	f7ff ffa8 	bl	8004600 <sbrk_aligned>
 80046b0:	1c43      	adds	r3, r0, #1
 80046b2:	d034      	beq.n	800471e <_malloc_r+0xda>
 80046b4:	6823      	ldr	r3, [r4, #0]
 80046b6:	19df      	adds	r7, r3, r7
 80046b8:	6027      	str	r7, [r4, #0]
 80046ba:	e013      	b.n	80046e4 <_malloc_r+0xa0>
 80046bc:	2b00      	cmp	r3, #0
 80046be:	dacb      	bge.n	8004658 <_malloc_r+0x14>
 80046c0:	230c      	movs	r3, #12
 80046c2:	2500      	movs	r5, #0
 80046c4:	6033      	str	r3, [r6, #0]
 80046c6:	0028      	movs	r0, r5
 80046c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80046ca:	6822      	ldr	r2, [r4, #0]
 80046cc:	1bd1      	subs	r1, r2, r7
 80046ce:	d420      	bmi.n	8004712 <_malloc_r+0xce>
 80046d0:	290b      	cmp	r1, #11
 80046d2:	d917      	bls.n	8004704 <_malloc_r+0xc0>
 80046d4:	19e2      	adds	r2, r4, r7
 80046d6:	6027      	str	r7, [r4, #0]
 80046d8:	42a3      	cmp	r3, r4
 80046da:	d111      	bne.n	8004700 <_malloc_r+0xbc>
 80046dc:	602a      	str	r2, [r5, #0]
 80046de:	6863      	ldr	r3, [r4, #4]
 80046e0:	6011      	str	r1, [r2, #0]
 80046e2:	6053      	str	r3, [r2, #4]
 80046e4:	0030      	movs	r0, r6
 80046e6:	0025      	movs	r5, r4
 80046e8:	f000 f86c 	bl	80047c4 <__malloc_unlock>
 80046ec:	2207      	movs	r2, #7
 80046ee:	350b      	adds	r5, #11
 80046f0:	1d23      	adds	r3, r4, #4
 80046f2:	4395      	bics	r5, r2
 80046f4:	1aea      	subs	r2, r5, r3
 80046f6:	429d      	cmp	r5, r3
 80046f8:	d0e5      	beq.n	80046c6 <_malloc_r+0x82>
 80046fa:	1b5b      	subs	r3, r3, r5
 80046fc:	50a3      	str	r3, [r4, r2]
 80046fe:	e7e2      	b.n	80046c6 <_malloc_r+0x82>
 8004700:	605a      	str	r2, [r3, #4]
 8004702:	e7ec      	b.n	80046de <_malloc_r+0x9a>
 8004704:	6862      	ldr	r2, [r4, #4]
 8004706:	42a3      	cmp	r3, r4
 8004708:	d101      	bne.n	800470e <_malloc_r+0xca>
 800470a:	602a      	str	r2, [r5, #0]
 800470c:	e7ea      	b.n	80046e4 <_malloc_r+0xa0>
 800470e:	605a      	str	r2, [r3, #4]
 8004710:	e7e8      	b.n	80046e4 <_malloc_r+0xa0>
 8004712:	0023      	movs	r3, r4
 8004714:	6864      	ldr	r4, [r4, #4]
 8004716:	e7a7      	b.n	8004668 <_malloc_r+0x24>
 8004718:	002c      	movs	r4, r5
 800471a:	686d      	ldr	r5, [r5, #4]
 800471c:	e7af      	b.n	800467e <_malloc_r+0x3a>
 800471e:	230c      	movs	r3, #12
 8004720:	0030      	movs	r0, r6
 8004722:	6033      	str	r3, [r6, #0]
 8004724:	f000 f84e 	bl	80047c4 <__malloc_unlock>
 8004728:	e7cd      	b.n	80046c6 <_malloc_r+0x82>
 800472a:	46c0      	nop			; (mov r8, r8)
 800472c:	200002b0 	.word	0x200002b0

08004730 <_realloc_r>:
 8004730:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004732:	0007      	movs	r7, r0
 8004734:	000e      	movs	r6, r1
 8004736:	0014      	movs	r4, r2
 8004738:	2900      	cmp	r1, #0
 800473a:	d105      	bne.n	8004748 <_realloc_r+0x18>
 800473c:	0011      	movs	r1, r2
 800473e:	f7ff ff81 	bl	8004644 <_malloc_r>
 8004742:	0005      	movs	r5, r0
 8004744:	0028      	movs	r0, r5
 8004746:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004748:	2a00      	cmp	r2, #0
 800474a:	d103      	bne.n	8004754 <_realloc_r+0x24>
 800474c:	f7ff ff0e 	bl	800456c <_free_r>
 8004750:	0025      	movs	r5, r4
 8004752:	e7f7      	b.n	8004744 <_realloc_r+0x14>
 8004754:	f000 f83e 	bl	80047d4 <_malloc_usable_size_r>
 8004758:	9001      	str	r0, [sp, #4]
 800475a:	4284      	cmp	r4, r0
 800475c:	d803      	bhi.n	8004766 <_realloc_r+0x36>
 800475e:	0035      	movs	r5, r6
 8004760:	0843      	lsrs	r3, r0, #1
 8004762:	42a3      	cmp	r3, r4
 8004764:	d3ee      	bcc.n	8004744 <_realloc_r+0x14>
 8004766:	0021      	movs	r1, r4
 8004768:	0038      	movs	r0, r7
 800476a:	f7ff ff6b 	bl	8004644 <_malloc_r>
 800476e:	1e05      	subs	r5, r0, #0
 8004770:	d0e8      	beq.n	8004744 <_realloc_r+0x14>
 8004772:	9b01      	ldr	r3, [sp, #4]
 8004774:	0022      	movs	r2, r4
 8004776:	429c      	cmp	r4, r3
 8004778:	d900      	bls.n	800477c <_realloc_r+0x4c>
 800477a:	001a      	movs	r2, r3
 800477c:	0031      	movs	r1, r6
 800477e:	0028      	movs	r0, r5
 8004780:	f7ff fbc0 	bl	8003f04 <memcpy>
 8004784:	0031      	movs	r1, r6
 8004786:	0038      	movs	r0, r7
 8004788:	f7ff fef0 	bl	800456c <_free_r>
 800478c:	e7da      	b.n	8004744 <_realloc_r+0x14>
	...

08004790 <_sbrk_r>:
 8004790:	2300      	movs	r3, #0
 8004792:	b570      	push	{r4, r5, r6, lr}
 8004794:	4d06      	ldr	r5, [pc, #24]	; (80047b0 <_sbrk_r+0x20>)
 8004796:	0004      	movs	r4, r0
 8004798:	0008      	movs	r0, r1
 800479a:	602b      	str	r3, [r5, #0]
 800479c:	f7fc f804 	bl	80007a8 <_sbrk>
 80047a0:	1c43      	adds	r3, r0, #1
 80047a2:	d103      	bne.n	80047ac <_sbrk_r+0x1c>
 80047a4:	682b      	ldr	r3, [r5, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d000      	beq.n	80047ac <_sbrk_r+0x1c>
 80047aa:	6023      	str	r3, [r4, #0]
 80047ac:	bd70      	pop	{r4, r5, r6, pc}
 80047ae:	46c0      	nop			; (mov r8, r8)
 80047b0:	200002b8 	.word	0x200002b8

080047b4 <__malloc_lock>:
 80047b4:	b510      	push	{r4, lr}
 80047b6:	4802      	ldr	r0, [pc, #8]	; (80047c0 <__malloc_lock+0xc>)
 80047b8:	f000 f814 	bl	80047e4 <__retarget_lock_acquire_recursive>
 80047bc:	bd10      	pop	{r4, pc}
 80047be:	46c0      	nop			; (mov r8, r8)
 80047c0:	200002bc 	.word	0x200002bc

080047c4 <__malloc_unlock>:
 80047c4:	b510      	push	{r4, lr}
 80047c6:	4802      	ldr	r0, [pc, #8]	; (80047d0 <__malloc_unlock+0xc>)
 80047c8:	f000 f80d 	bl	80047e6 <__retarget_lock_release_recursive>
 80047cc:	bd10      	pop	{r4, pc}
 80047ce:	46c0      	nop			; (mov r8, r8)
 80047d0:	200002bc 	.word	0x200002bc

080047d4 <_malloc_usable_size_r>:
 80047d4:	1f0b      	subs	r3, r1, #4
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	1f18      	subs	r0, r3, #4
 80047da:	2b00      	cmp	r3, #0
 80047dc:	da01      	bge.n	80047e2 <_malloc_usable_size_r+0xe>
 80047de:	580b      	ldr	r3, [r1, r0]
 80047e0:	18c0      	adds	r0, r0, r3
 80047e2:	4770      	bx	lr

080047e4 <__retarget_lock_acquire_recursive>:
 80047e4:	4770      	bx	lr

080047e6 <__retarget_lock_release_recursive>:
 80047e6:	4770      	bx	lr

080047e8 <_init>:
 80047e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ea:	46c0      	nop			; (mov r8, r8)
 80047ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047ee:	bc08      	pop	{r3}
 80047f0:	469e      	mov	lr, r3
 80047f2:	4770      	bx	lr

080047f4 <_fini>:
 80047f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047f6:	46c0      	nop			; (mov r8, r8)
 80047f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047fa:	bc08      	pop	{r3}
 80047fc:	469e      	mov	lr, r3
 80047fe:	4770      	bx	lr
