Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 14 14:39:10 2024
| Host         : anthony-HP-Pavilion-Laptop-15-cc1xx running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file remove_CRC_timing_summary_routed.rpt -pb remove_CRC_timing_summary_routed.pb -rpx remove_CRC_timing_summary_routed.rpx -warn_on_violation
| Design       : remove_CRC
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
TIMING-16  Warning           Large setup violation                      45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.248      -95.818                     90                  163        0.180        0.000                      0                  163        0.970        0.000                       0                    90  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk_wiz_inst/inst/clk_in1  {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0       {0.000 1.562}        3.125           320.001         
  clkfbout_clk_wiz_0       {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_inst/inst/clk_in1                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0            -2.248      -95.818                     90                  163        0.180        0.000                      0                  163        0.970        0.000                       0                    86  
  clkfbout_clk_wiz_0                                                                                                                                                        16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_inst/inst/clk_in1
  To Clock:  clk_wiz_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_inst/inst/clk_in1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           90  Failing Endpoints,  Worst Slack       -2.248ns,  Total Violation      -95.818ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.248ns  (required time - arrival time)
  Source:                 bit_counter_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx_buffer_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 2.585ns (52.516%)  route 2.337ns (47.484%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 0.411 - 3.125 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 r  bit_counter_reg[3]_replica/Q
                         net (fo=6, routed)           0.418    -1.300    bit_counter_reg_n_0_[3]_repN
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.626 r  rx_buffer_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.626    rx_buffer_reg[7]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.512 r  rx_buffer_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    -0.512    rx_buffer_reg[7]_i_21_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.398 r  rx_buffer_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.398    rx_buffer_reg[7]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.284 r  rx_buffer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.284    rx_buffer_reg[7]_i_19_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.170 r  rx_buffer_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    -0.170    rx_buffer_reg[7]_i_20_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.056 r  rx_buffer_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.056    rx_buffer_reg[7]_i_13_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.278 f  rx_buffer_reg[7]_i_9/O[1]
                         net (fo=1, routed)           0.555     0.834    rx_buffer_reg[7]_i_9_n_6
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.303     1.137 f  rx_buffer[7]_i_11/O
                         net (fo=1, routed)           0.403     1.540    rx_buffer[7]_i_11_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.124     1.664 f  rx_buffer[7]_i_3/O
                         net (fo=8, routed)           0.771     2.435    rx_buffer[7]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124     2.559 r  rx_buffer[4]_i_1/O
                         net (fo=1, routed)           0.190     2.748    rx_buffer[4]_i_1_n_0
    SLICE_X41Y39         FDCE                                         r  rx_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    M9                   IBUF                         0.000     3.125 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     4.287    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -2.776 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.195    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.104 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.514     0.411    clk_out_wiz_OBUF
    SLICE_X41Y39         FDCE                                         r  rx_buffer_reg[4]/C
                         clock pessimism              0.515     0.926    
                         clock uncertainty           -0.220     0.706    
    SLICE_X41Y39         FDCE (Setup_fdce_C_CE)      -0.205     0.501    rx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -2.748    
  -------------------------------------------------------------------
                         slack                                 -2.248    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 bit_counter_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx_buffer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 2.585ns (52.556%)  route 2.334ns (47.444%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 0.411 - 3.125 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 r  bit_counter_reg[3]_replica/Q
                         net (fo=6, routed)           0.418    -1.300    bit_counter_reg_n_0_[3]_repN
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.626 r  rx_buffer_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.626    rx_buffer_reg[7]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.512 r  rx_buffer_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    -0.512    rx_buffer_reg[7]_i_21_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.398 r  rx_buffer_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.398    rx_buffer_reg[7]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.284 r  rx_buffer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.284    rx_buffer_reg[7]_i_19_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.170 r  rx_buffer_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    -0.170    rx_buffer_reg[7]_i_20_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.056 r  rx_buffer_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.056    rx_buffer_reg[7]_i_13_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.278 f  rx_buffer_reg[7]_i_9/O[1]
                         net (fo=1, routed)           0.555     0.834    rx_buffer_reg[7]_i_9_n_6
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.303     1.137 f  rx_buffer[7]_i_11/O
                         net (fo=1, routed)           0.403     1.540    rx_buffer[7]_i_11_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.124     1.664 f  rx_buffer[7]_i_3/O
                         net (fo=8, routed)           0.626     2.290    rx_buffer[7]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124     2.414 r  rx_buffer[0]_i_1/O
                         net (fo=1, routed)           0.331     2.745    rx_buffer[0]_i_1_n_0
    SLICE_X41Y40         FDCE                                         r  rx_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    M9                   IBUF                         0.000     3.125 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     4.287    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -2.776 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.195    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.104 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.514     0.411    clk_out_wiz_OBUF
    SLICE_X41Y40         FDCE                                         r  rx_buffer_reg[0]/C
                         clock pessimism              0.515     0.926    
                         clock uncertainty           -0.220     0.706    
    SLICE_X41Y40         FDCE (Setup_fdce_C_CE)      -0.205     0.501    rx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.160ns  (required time - arrival time)
  Source:                 bit_counter_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx_buffer_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 2.357ns (48.758%)  route 2.477ns (51.242%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 0.411 - 3.125 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 r  bit_counter_reg[3]_replica/Q
                         net (fo=6, routed)           0.418    -1.300    bit_counter_reg_n_0_[3]_repN
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.626 r  rx_buffer_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.626    rx_buffer_reg[7]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.512 r  rx_buffer_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    -0.512    rx_buffer_reg[7]_i_21_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.398 r  rx_buffer_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.398    rx_buffer_reg[7]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.284 r  rx_buffer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.284    rx_buffer_reg[7]_i_19_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.050 f  rx_buffer_reg[7]_i_20/O[1]
                         net (fo=1, routed)           0.567     0.617    rx_buffer_reg[7]_i_20_n_6
    SLICE_X41Y43         LUT4 (Prop_lut4_I1_O)        0.303     0.920 f  rx_buffer[7]_i_7/O
                         net (fo=1, routed)           0.659     1.580    rx_buffer[7]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.704 f  rx_buffer[7]_i_2/O
                         net (fo=8, routed)           0.643     2.346    rx_buffer[7]_i_2_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I3_O)        0.124     2.470 r  rx_buffer[2]_i_1/O
                         net (fo=1, routed)           0.190     2.660    rx_buffer[2]_i_1_n_0
    SLICE_X39Y39         FDCE                                         r  rx_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    M9                   IBUF                         0.000     3.125 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     4.287    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -2.776 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.195    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.104 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.514     0.411    clk_out_wiz_OBUF
    SLICE_X39Y39         FDCE                                         r  rx_buffer_reg[2]/C
                         clock pessimism              0.515     0.926    
                         clock uncertainty           -0.220     0.706    
    SLICE_X39Y39         FDCE (Setup_fdce_C_CE)      -0.205     0.501    rx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -2.660    
  -------------------------------------------------------------------
                         slack                                 -2.160    

Slack (VIOLATED) :        -2.154ns  (required time - arrival time)
  Source:                 bit_counter_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx_buffer_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 2.357ns (48.804%)  route 2.473ns (51.196%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.713ns = ( 0.412 - 3.125 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 r  bit_counter_reg[3]_replica/Q
                         net (fo=6, routed)           0.418    -1.300    bit_counter_reg_n_0_[3]_repN
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.626 r  rx_buffer_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.626    rx_buffer_reg[7]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.512 r  rx_buffer_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    -0.512    rx_buffer_reg[7]_i_21_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.398 r  rx_buffer_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.398    rx_buffer_reg[7]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.284 r  rx_buffer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.284    rx_buffer_reg[7]_i_19_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.050 f  rx_buffer_reg[7]_i_20/O[1]
                         net (fo=1, routed)           0.567     0.617    rx_buffer_reg[7]_i_20_n_6
    SLICE_X41Y43         LUT4 (Prop_lut4_I1_O)        0.303     0.920 f  rx_buffer[7]_i_7/O
                         net (fo=1, routed)           0.659     1.580    rx_buffer[7]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.704 f  rx_buffer[7]_i_2/O
                         net (fo=8, routed)           0.497     2.201    rx_buffer[7]_i_2_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.325 r  rx_buffer[7]_i_1/O
                         net (fo=1, routed)           0.331     2.656    rx_buffer[7]_i_1_n_0
    SLICE_X41Y41         FDCE                                         r  rx_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    M9                   IBUF                         0.000     3.125 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     4.287    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -2.776 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.195    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.104 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.515     0.412    clk_out_wiz_OBUF
    SLICE_X41Y41         FDCE                                         r  rx_buffer_reg[7]/C
                         clock pessimism              0.515     0.927    
                         clock uncertainty           -0.220     0.707    
    SLICE_X41Y41         FDCE (Setup_fdce_C_CE)      -0.205     0.502    rx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                 -2.154    

Slack (VIOLATED) :        -2.142ns  (required time - arrival time)
  Source:                 bit_counter_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 2.357ns (48.923%)  route 2.461ns (51.077%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.713ns = ( 0.412 - 3.125 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 r  bit_counter_reg[3]_replica/Q
                         net (fo=6, routed)           0.418    -1.300    bit_counter_reg_n_0_[3]_repN
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.626 r  rx_buffer_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.626    rx_buffer_reg[7]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.512 r  rx_buffer_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    -0.512    rx_buffer_reg[7]_i_21_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.398 r  rx_buffer_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.398    rx_buffer_reg[7]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.284 r  rx_buffer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.284    rx_buffer_reg[7]_i_19_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.050 f  rx_buffer_reg[7]_i_20/O[1]
                         net (fo=1, routed)           0.567     0.617    rx_buffer_reg[7]_i_20_n_6
    SLICE_X41Y43         LUT4 (Prop_lut4_I1_O)        0.303     0.920 f  rx_buffer[7]_i_7/O
                         net (fo=1, routed)           0.659     1.580    rx_buffer[7]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.704 f  rx_buffer[7]_i_2/O
                         net (fo=8, routed)           0.485     2.189    rx_buffer[7]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I3_O)        0.124     2.313 r  rx_buffer[1]_i_1/O
                         net (fo=1, routed)           0.331     2.644    rx_buffer[1]_i_1_n_0
    SLICE_X41Y42         FDCE                                         r  rx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    M9                   IBUF                         0.000     3.125 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     4.287    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -2.776 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.195    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.104 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.515     0.412    clk_out_wiz_OBUF
    SLICE_X41Y42         FDCE                                         r  rx_buffer_reg[1]/C
                         clock pessimism              0.515     0.927    
                         clock uncertainty           -0.220     0.707    
    SLICE_X41Y42         FDCE (Setup_fdce_C_CE)      -0.205     0.502    rx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                 -2.142    

Slack (VIOLATED) :        -2.127ns  (required time - arrival time)
  Source:                 bit_counter_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx_buffer_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 2.357ns (49.079%)  route 2.445ns (50.921%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.713ns = ( 0.412 - 3.125 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 r  bit_counter_reg[3]_replica/Q
                         net (fo=6, routed)           0.418    -1.300    bit_counter_reg_n_0_[3]_repN
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.626 r  rx_buffer_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.626    rx_buffer_reg[7]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.512 r  rx_buffer_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    -0.512    rx_buffer_reg[7]_i_21_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.398 r  rx_buffer_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.398    rx_buffer_reg[7]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.284 r  rx_buffer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.284    rx_buffer_reg[7]_i_19_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.050 f  rx_buffer_reg[7]_i_20/O[1]
                         net (fo=1, routed)           0.567     0.617    rx_buffer_reg[7]_i_20_n_6
    SLICE_X41Y43         LUT4 (Prop_lut4_I1_O)        0.303     0.920 f  rx_buffer[7]_i_7/O
                         net (fo=1, routed)           0.659     1.580    rx_buffer[7]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.704 f  rx_buffer[7]_i_2/O
                         net (fo=8, routed)           0.478     2.182    rx_buffer[7]_i_2_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.306 r  rx_buffer[3]_i_1/O
                         net (fo=1, routed)           0.323     2.629    rx_buffer[3]_i_1_n_0
    SLICE_X38Y42         FDCE                                         r  rx_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    M9                   IBUF                         0.000     3.125 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     4.287    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -2.776 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.195    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.104 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.515     0.412    clk_out_wiz_OBUF
    SLICE_X38Y42         FDCE                                         r  rx_buffer_reg[3]/C
                         clock pessimism              0.515     0.927    
                         clock uncertainty           -0.220     0.707    
    SLICE_X38Y42         FDCE (Setup_fdce_C_CE)      -0.205     0.502    rx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -2.629    
  -------------------------------------------------------------------
                         slack                                 -2.127    

Slack (VIOLATED) :        -2.120ns  (required time - arrival time)
  Source:                 bit_counter_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx_buffer_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 2.357ns (49.153%)  route 2.438ns (50.847%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.713ns = ( 0.412 - 3.125 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 r  bit_counter_reg[3]_replica/Q
                         net (fo=6, routed)           0.418    -1.300    bit_counter_reg_n_0_[3]_repN
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.626 r  rx_buffer_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.626    rx_buffer_reg[7]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.512 r  rx_buffer_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    -0.512    rx_buffer_reg[7]_i_21_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.398 r  rx_buffer_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.398    rx_buffer_reg[7]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.284 r  rx_buffer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.284    rx_buffer_reg[7]_i_19_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.050 f  rx_buffer_reg[7]_i_20/O[1]
                         net (fo=1, routed)           0.567     0.617    rx_buffer_reg[7]_i_20_n_6
    SLICE_X41Y43         LUT4 (Prop_lut4_I1_O)        0.303     0.920 f  rx_buffer[7]_i_7/O
                         net (fo=1, routed)           0.659     1.580    rx_buffer[7]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.704 f  rx_buffer[7]_i_2/O
                         net (fo=8, routed)           0.329     2.033    rx_buffer[7]_i_2_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.157 r  rx_buffer[6]_i_1/O
                         net (fo=1, routed)           0.464     2.621    rx_buffer[6]_i_1_n_0
    SLICE_X39Y41         FDCE                                         r  rx_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    M9                   IBUF                         0.000     3.125 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     4.287    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -2.776 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.195    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.104 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.515     0.412    clk_out_wiz_OBUF
    SLICE_X39Y41         FDCE                                         r  rx_buffer_reg[6]/C
                         clock pessimism              0.515     0.927    
                         clock uncertainty           -0.220     0.707    
    SLICE_X39Y41         FDCE (Setup_fdce_C_CE)      -0.205     0.502    rx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -2.621    
  -------------------------------------------------------------------
                         slack                                 -2.120    

Slack (VIOLATED) :        -1.985ns  (required time - arrival time)
  Source:                 bit_counter_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx_buffer_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 2.357ns (50.198%)  route 2.338ns (49.802%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 0.411 - 3.125 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 r  bit_counter_reg[3]_replica/Q
                         net (fo=6, routed)           0.418    -1.300    bit_counter_reg_n_0_[3]_repN
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.626 r  rx_buffer_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.626    rx_buffer_reg[7]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.512 r  rx_buffer_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    -0.512    rx_buffer_reg[7]_i_21_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.398 r  rx_buffer_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.398    rx_buffer_reg[7]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.284 r  rx_buffer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.284    rx_buffer_reg[7]_i_19_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.050 f  rx_buffer_reg[7]_i_20/O[1]
                         net (fo=1, routed)           0.567     0.617    rx_buffer_reg[7]_i_20_n_6
    SLICE_X41Y43         LUT4 (Prop_lut4_I1_O)        0.303     0.920 f  rx_buffer[7]_i_7/O
                         net (fo=1, routed)           0.659     1.580    rx_buffer[7]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.704 f  rx_buffer[7]_i_2/O
                         net (fo=8, routed)           0.504     2.208    rx_buffer[7]_i_2_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.332 r  rx_buffer[5]_i_1/O
                         net (fo=1, routed)           0.190     2.522    rx_buffer[5]_i_1_n_0
    SLICE_X40Y40         FDCE                                         r  rx_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    M9                   IBUF                         0.000     3.125 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     4.287    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -2.776 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.195    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.104 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.514     0.411    clk_out_wiz_OBUF
    SLICE_X40Y40         FDCE                                         r  rx_buffer_reg[5]/C
                         clock pessimism              0.515     0.926    
                         clock uncertainty           -0.220     0.706    
    SLICE_X40Y40         FDCE (Setup_fdce_C_CE)      -0.169     0.537    rx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 -1.985    

Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 bit_counter_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            bit_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 1.881ns (42.710%)  route 2.523ns (57.290%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 0.410 - 3.125 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 r  bit_counter_reg[3]_replica/Q
                         net (fo=6, routed)           0.757    -0.961    bit_counter_reg_n_0_[3]_repN
    SLICE_X37Y42         LUT2 (Prop_lut2_I0_O)        0.124    -0.837 r  bit_counter[31]_i_28/O
                         net (fo=1, routed)           0.000    -0.837    bit_counter[31]_i_28_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.305 r  bit_counter_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.305    bit_counter_reg[31]_i_19_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.191 r  bit_counter_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.191    bit_counter_reg[31]_i_14_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.077 r  bit_counter_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.077    bit_counter_reg[31]_i_8_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.151 r  bit_counter_reg[31]_i_3/CO[2]
                         net (fo=2, routed)           0.977     1.129    rx_buffer1
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.313     1.442 r  bit_counter[31]_i_1/O
                         net (fo=33, routed)          0.789     2.230    bit_counter
    SLICE_X39Y38         FDCE                                         r  bit_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    M9                   IBUF                         0.000     3.125 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     4.287    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -2.776 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.195    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.104 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.513     0.410    clk_out_wiz_OBUF
    SLICE_X39Y38         FDCE                                         r  bit_counter_reg[3]/C
                         clock pessimism              0.515     0.925    
                         clock uncertainty           -0.220     0.705    
    SLICE_X39Y38         FDCE (Setup_fdce_C_CE)      -0.205     0.500    bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 -1.731    

Slack (VIOLATED) :        -1.683ns  (required time - arrival time)
  Source:                 bit_counter_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            bit_counter_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 1.881ns (43.146%)  route 2.479ns (56.854%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 0.413 - 3.125 ) 
    Source Clock Delay      (SCD):    -2.174ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X39Y40         FDCE                                         r  bit_counter_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.718 r  bit_counter_reg[3]_replica/Q
                         net (fo=6, routed)           0.757    -0.961    bit_counter_reg_n_0_[3]_repN
    SLICE_X37Y42         LUT2 (Prop_lut2_I0_O)        0.124    -0.837 r  bit_counter[31]_i_28/O
                         net (fo=1, routed)           0.000    -0.837    bit_counter[31]_i_28_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.305 r  bit_counter_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.305    bit_counter_reg[31]_i_19_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.191 r  bit_counter_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.191    bit_counter_reg[31]_i_14_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.077 r  bit_counter_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.077    bit_counter_reg[31]_i_8_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.151 r  bit_counter_reg[31]_i_3/CO[2]
                         net (fo=2, routed)           0.977     1.129    rx_buffer1
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.313     1.442 r  bit_counter[31]_i_1/O
                         net (fo=33, routed)          0.744     2.186    bit_counter
    SLICE_X41Y43         FDCE                                         r  bit_counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    M9                   IBUF                         0.000     3.125 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     4.287    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -2.776 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.195    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.104 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.516     0.413    clk_out_wiz_OBUF
    SLICE_X41Y43         FDCE                                         r  bit_counter_reg[19]/C
                         clock pessimism              0.515     0.928    
                         clock uncertainty           -0.220     0.708    
    SLICE_X41Y43         FDCE (Setup_fdce_C_CE)      -0.205     0.503    bit_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -2.186    
  -------------------------------------------------------------------
                         slack                                 -1.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart_tx_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            uart_tx_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.592    -0.731    uart_tx_inst/CLK
    SLICE_X34Y44         FDSE                                         r  uart_tx_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDSE (Prop_fdse_C_Q)         0.141    -0.590 r  uart_tx_inst/cnt_reg[0]/Q
                         net (fo=6, routed)           0.098    -0.492    uart_tx_inst/cnt[0]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045    -0.447 r  uart_tx_inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.447    uart_tx_inst/cnt_0[4]
    SLICE_X35Y44         FDRE                                         r  uart_tx_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.863    -1.151    uart_tx_inst/CLK
    SLICE_X35Y44         FDRE                                         r  uart_tx_inst/cnt_reg[4]/C
                         clock pessimism              0.433    -0.718    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.091    -0.627    uart_tx_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_tx_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            uart_tx_inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.592    -0.731    uart_tx_inst/CLK
    SLICE_X35Y44         FDRE                                         r  uart_tx_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.590 r  uart_tx_inst/cnt_reg[4]/Q
                         net (fo=5, routed)           0.142    -0.447    uart_tx_inst/cnt[4]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.045    -0.402 r  uart_tx_inst/cnt[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.402    uart_tx_inst/cnt_0[7]
    SLICE_X36Y44         FDSE                                         r  uart_tx_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.863    -1.151    uart_tx_inst/CLK
    SLICE_X36Y44         FDSE                                         r  uart_tx_inst/cnt_reg[7]/C
                         clock pessimism              0.436    -0.715    
    SLICE_X36Y44         FDSE (Hold_fdse_C_D)         0.121    -0.594    uart_tx_inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_tx_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            uart_tx_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.012%)  route 0.152ns (44.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.592    -0.731    uart_tx_inst/CLK
    SLICE_X35Y44         FDSE                                         r  uart_tx_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDSE (Prop_fdse_C_Q)         0.141    -0.590 r  uart_tx_inst/cnt_reg[6]/Q
                         net (fo=4, routed)           0.152    -0.438    uart_tx_inst/cnt[6]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.393 r  uart_tx_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.393    uart_tx_inst/cnt_0[5]
    SLICE_X36Y44         FDRE                                         r  uart_tx_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.863    -1.151    uart_tx_inst/CLK
    SLICE_X36Y44         FDRE                                         r  uart_tx_inst/cnt_reg[5]/C
                         clock pessimism              0.436    -0.715    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.120    -0.595    uart_tx_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Byte1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tx_data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.593    -0.730    clk_out_wiz_OBUF
    SLICE_X40Y45         FDRE                                         r  Byte1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.566 r  Byte1_reg[1]/Q
                         net (fo=1, routed)           0.141    -0.425    Byte1[1]
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.045    -0.380 r  tx_data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.380    tx_data_out[1]
    SLICE_X40Y46         FDCE                                         r  tx_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.864    -1.150    clk_out_wiz_OBUF
    SLICE_X40Y46         FDCE                                         r  tx_data_out_reg[1]/C
                         clock pessimism              0.436    -0.714    
    SLICE_X40Y46         FDCE (Hold_fdce_C_D)         0.120    -0.594    tx_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Byte1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tx_data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.312%)  route 0.149ns (41.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.593    -0.730    clk_out_wiz_OBUF
    SLICE_X40Y45         FDRE                                         r  Byte1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.566 r  Byte1_reg[0]/Q
                         net (fo=1, routed)           0.149    -0.416    Byte1[0]
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.045    -0.371 r  tx_data_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    tx_data_out[0]
    SLICE_X40Y46         FDCE                                         r  tx_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.864    -1.150    clk_out_wiz_OBUF
    SLICE_X40Y46         FDCE                                         r  tx_data_out_reg[0]/C
                         clock pessimism              0.436    -0.714    
    SLICE_X40Y46         FDCE (Hold_fdce_C_D)         0.121    -0.593    tx_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rx_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            leds_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.326%)  route 0.170ns (54.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X39Y39         FDCE                                         r  rx_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.591 r  rx_buffer_reg[2]/Q
                         net (fo=3, routed)           0.170    -0.421    rx_OBUF[2]
    SLICE_X41Y38         FDCE                                         r  leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X41Y38         FDCE                                         r  leds_reg[2]/C
                         clock pessimism              0.436    -0.716    
    SLICE_X41Y38         FDCE (Hold_fdce_C_D)         0.070    -0.646    leds_reg[2]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 sclk_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            sclk_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.415%)  route 0.191ns (57.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.593    -0.730    clk_out_wiz_OBUF
    SLICE_X41Y44         FDCE                                         r  sclk_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.589 r  sclk_sync_reg/Q
                         net (fo=5, routed)           0.191    -0.397    sclk_out_OBUF
    SLICE_X37Y42         FDCE                                         r  sclk_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X37Y42         FDCE                                         r  sclk_prev_reg/C
                         clock pessimism              0.457    -0.695    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.070    -0.625    sclk_prev_reg
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 uart_tx_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            uart_tx_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.592    -0.731    uart_tx_inst/CLK
    SLICE_X35Y44         FDSE                                         r  uart_tx_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDSE (Prop_fdse_C_Q)         0.141    -0.590 r  uart_tx_inst/cnt_reg[6]/Q
                         net (fo=4, routed)           0.134    -0.456    uart_tx_inst/cnt[6]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.045    -0.411 r  uart_tx_inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.411    uart_tx_inst/cnt_0[6]
    SLICE_X35Y44         FDSE                                         r  uart_tx_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.863    -1.151    uart_tx_inst/CLK
    SLICE_X35Y44         FDSE                                         r  uart_tx_inst/cnt_reg[6]/C
                         clock pessimism              0.420    -0.731    
    SLICE_X35Y44         FDSE (Hold_fdse_C_D)         0.092    -0.639    uart_tx_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart_tx_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            uart_tx_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.356%)  route 0.144ns (43.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.592    -0.731    uart_tx_inst/CLK
    SLICE_X34Y44         FDRE                                         r  uart_tx_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.590 r  uart_tx_inst/cnt_reg[3]/Q
                         net (fo=3, routed)           0.144    -0.446    uart_tx_inst/cnt[3]
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.045    -0.401 r  uart_tx_inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.401    uart_tx_inst/cnt_0[3]
    SLICE_X34Y44         FDRE                                         r  uart_tx_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.863    -1.151    uart_tx_inst/CLK
    SLICE_X34Y44         FDRE                                         r  uart_tx_inst/cnt_reg[3]/C
                         clock pessimism              0.420    -0.731    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.092    -0.639    uart_tx_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Byte1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tx_data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.261%)  route 0.176ns (45.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.593    -0.730    clk_out_wiz_OBUF
    SLICE_X40Y45         FDRE                                         r  Byte1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.566 r  Byte1_reg[3]/Q
                         net (fo=1, routed)           0.176    -0.390    Byte1[3]
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.045    -0.345 r  tx_data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    tx_data_out[3]
    SLICE_X40Y46         FDCE                                         r  tx_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.864    -1.150    clk_out_wiz_OBUF
    SLICE_X40Y46         FDCE                                         r  tx_data_out_reg[3]/C
                         clock pessimism              0.436    -0.714    
    SLICE_X40Y46         FDCE (Hold_fdce_C_D)         0.121    -0.593    tx_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.562 }
Period(ns):         3.125
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.125       0.970      BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.125       1.876      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X40Y45     Byte1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X40Y45     Byte1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X40Y45     Byte1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X40Y45     Byte1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X41Y45     Byte1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X41Y45     Byte1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X41Y45     Byte1_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X41Y45     Byte1_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X40Y45     Byte1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X40Y45     Byte1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X40Y45     Byte1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X40Y45     Byte1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X40Y45     Byte1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X40Y45     Byte1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X40Y45     Byte1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X40Y45     Byte1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X41Y45     Byte1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X41Y45     Byte1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X40Y45     Byte1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X40Y45     Byte1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X40Y45     Byte1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X40Y45     Byte1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X40Y45     Byte1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X40Y45     Byte1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X40Y45     Byte1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X40Y45     Byte1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X41Y45     Byte1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X41Y45     Byte1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_n
                            (input port)
  Destination:            ss_n_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.422ns  (logic 4.985ns (52.909%)  route 4.437ns (47.091%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  ss_n (IN)
                         net (fo=0)                   0.000     0.000    ss_n
    L1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  ss_n_IBUF_inst/O
                         net (fo=3, routed)           4.437     5.892    ss_n_out_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.531     9.422 r  ss_n_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.422    ss_n_out
    P14                                                               r  ss_n_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.004ns  (logic 4.990ns (71.246%)  route 2.014ns (28.754%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.014     3.479    clk_IBUF
    N14                  OBUF (Prop_obuf_I_O)         3.525     7.004 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.004    clk_out
    N14                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.459ns (77.690%)  route 0.419ns (22.310%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.419     0.652    clk_IBUF
    N14                  OBUF (Prop_obuf_I_O)         1.226     1.878 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.878    clk_out
    N14                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_n
                            (input port)
  Destination:            ss_n_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.144ns  (logic 1.454ns (46.250%)  route 1.690ns (53.750%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  ss_n (IN)
                         net (fo=0)                   0.000     0.000    ss_n
    L1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  ss_n_IBUF_inst/O
                         net (fo=3, routed)           1.690     1.913    ss_n_out_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.231     3.144 r  ss_n_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.144    ss_n_out
    P14                                                               r  ss_n_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sclk_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            sclk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.162ns  (logic 3.986ns (48.841%)  route 4.176ns (51.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.634    -2.172    clk_out_wiz_OBUF
    SLICE_X41Y44         FDCE                                         r  sclk_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.716 r  sclk_sync_reg/Q
                         net (fo=5, routed)           4.176     2.460    sclk_out_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.530     5.990 r  sclk_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.990    sclk_out
    P15                                                               r  sclk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.394ns  (logic 4.034ns (54.559%)  route 3.360ns (45.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.632    -2.174    uart_tx_inst/CLK
    SLICE_X36Y46         FDRE                                         r  uart_tx_inst/tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.656 r  uart_tx_inst/tx_out_reg/Q
                         net (fo=1, routed)           3.360     1.704    uart_tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516     5.220 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.220    uart_tx
    L12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 miso_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            miso_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.369ns  (logic 3.984ns (54.066%)  route 3.385ns (45.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.634    -2.172    clk_out_wiz_OBUF
    SLICE_X39Y43         FDRE                                         r  miso_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.716 r  miso_out_reg/Q
                         net (fo=1, routed)           3.385     1.669    miso_out_OBUF
    N13                  OBUF (Prop_obuf_I_O)         3.528     5.197 r  miso_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.197    miso_out
    N13                                                               r  miso_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            mosi_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.323ns  (logic 4.039ns (55.155%)  route 3.284ns (44.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X40Y39         FDCE                                         r  mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.518    -1.656 r  mosi_reg/Q
                         net (fo=1, routed)           3.284     1.628    mosi_out_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.521     5.149 r  mosi_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.149    mosi_out
    L15                                                               r  mosi_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.601ns  (logic 4.037ns (61.160%)  route 2.564ns (38.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X40Y39         FDCE                                         r  mosi_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.518    -1.656 r  mosi_reg_lopt_replica/Q
                         net (fo=1, routed)           2.564     0.908    mosi_reg_lopt_replica_1
    M4                   OBUF (Prop_obuf_I_O)         3.519     4.427 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     4.427    mosi
    M4                                                                r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.468ns  (logic 3.969ns (61.360%)  route 2.499ns (38.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.631    -2.175    clk_out_wiz_OBUF
    SLICE_X41Y38         FDCE                                         r  leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.719 r  leds_reg[2]/Q
                         net (fo=1, routed)           2.499     0.780    leds_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         3.513     4.293 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.293    leds[2]
    J1                                                                r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            clk_out_wiz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 3.617ns (44.110%)  route 4.584ns (55.890%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      1.562     1.562 f  
    M9                   IBUF                         0.000     1.562 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.796    clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.000 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.340    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.244 f  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          2.923     0.679    clk_out_wiz_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.521     4.201 f  clk_out_wiz_OBUF_inst/O
                         net (fo=0)                   0.000     4.201    clk_out_wiz
    M15                                                               f  clk_out_wiz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 3.994ns (63.136%)  route 2.332ns (36.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.633    -2.173    clk_out_wiz_OBUF
    SLICE_X41Y42         FDCE                                         r  rx_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.717 r  rx_buffer_reg[1]/Q
                         net (fo=3, routed)           2.332     0.615    rx_OBUF[1]
    B2                   OBUF (Prop_obuf_I_O)         3.538     4.153 r  rx_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.153    rx[1]
    B2                                                                r  rx[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.282ns  (logic 3.968ns (63.172%)  route 2.314ns (36.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.631    -2.175    clk_out_wiz_OBUF
    SLICE_X41Y38         FDCE                                         r  leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.719 r  leds_reg[1]/Q
                         net (fo=1, routed)           2.314     0.595    leds_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         3.512     4.107 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.107    leds[1]
    K1                                                                r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.146ns  (logic 4.127ns (67.147%)  route 2.019ns (32.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.633    -2.173    clk_out_wiz_OBUF
    SLICE_X41Y41         FDCE                                         r  rx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.419    -1.754 r  rx_buffer_reg[7]/Q
                         net (fo=2, routed)           2.019     0.265    rx_OBUF[7]
    A4                   OBUF (Prop_obuf_I_O)         3.708     3.973 r  rx_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.973    rx[7]
    A4                                                                r  rx[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            clk_out_wiz
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.248ns (50.488%)  route 1.224ns (49.512%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.738    -0.584    clk_out_wiz_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.222     0.638 r  clk_out_wiz_OBUF_inst/O
                         net (fo=0)                   0.000     0.638    clk_out_wiz
    M15                                                               r  clk_out_wiz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.369ns (79.444%)  route 0.354ns (20.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X41Y38         FDCE                                         r  leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.591 r  leds_reg[0]/Q
                         net (fo=1, routed)           0.354    -0.237    leds_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.228     0.991 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.991    leds[0]
    E2                                                                r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.378ns (79.366%)  route 0.358ns (20.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X38Y42         FDCE                                         r  rx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.590 r  rx_buffer_reg[3]/Q
                         net (fo=3, routed)           0.358    -0.232    rx_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         1.237     1.005 r  rx_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.005    rx[3]
    C1                                                                r  rx[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.370ns (76.809%)  route 0.413ns (23.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X41Y38         FDCE                                         r  leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.591 r  leds_reg[3]/Q
                         net (fo=1, routed)           0.413    -0.177    leds_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         1.229     1.051 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.051    leds[3]
    E1                                                                r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.374ns (76.609%)  route 0.419ns (23.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X39Y41         FDCE                                         r  rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.590 r  rx_buffer_reg[6]/Q
                         net (fo=2, routed)           0.419    -0.170    rx_OBUF[6]
    A3                   OBUF (Prop_obuf_I_O)         1.233     1.062 r  rx_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.062    rx[6]
    A3                                                                r  rx[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.371ns (75.990%)  route 0.433ns (24.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X41Y39         FDCE                                         r  rx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.591 r  rx_buffer_reg[4]/Q
                         net (fo=2, routed)           0.433    -0.158    rx_OBUF[4]
    B3                   OBUF (Prop_obuf_I_O)         1.230     1.073 r  rx_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.073    rx[4]
    B3                                                                r  rx[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.420ns (78.582%)  route 0.387ns (21.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X41Y40         FDCE                                         r  rx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.128    -0.603 r  rx_buffer_reg[0]/Q
                         net (fo=3, routed)           0.387    -0.216    rx_OBUF[0]
    A2                   OBUF (Prop_obuf_I_O)         1.292     1.077 r  rx_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.077    rx[0]
    A2                                                                r  rx[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.378ns (76.183%)  route 0.431ns (23.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X39Y39         FDCE                                         r  rx_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.591 r  rx_buffer_reg[2]/Q
                         net (fo=3, routed)           0.431    -0.160    rx_OBUF[2]
    B1                   OBUF (Prop_obuf_I_O)         1.237     1.077 r  rx_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.077    rx[2]
    B1                                                                r  rx[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.414ns (75.540%)  route 0.458ns (24.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X41Y41         FDCE                                         r  rx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.128    -0.603 r  rx_buffer_reg[7]/Q
                         net (fo=2, routed)           0.458    -0.145    rx_OBUF[7]
    A4                   OBUF (Prop_obuf_I_O)         1.286     1.142 r  rx_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.142    rx[7]
    A4                                                                r  rx[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rx[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.437ns (76.681%)  route 0.437ns (23.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X40Y40         FDCE                                         r  rx_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.148    -0.583 r  rx_buffer_reg[5]/Q
                         net (fo=2, routed)           0.437    -0.146    rx_OBUF[5]
    B4                   OBUF (Prop_obuf_I_O)         1.289     1.143 r  rx_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.143    rx[5]
    B4                                                                r  rx[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.863ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.397ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    M9                   IBUF                         0.000    41.667 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    42.147    clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052    39.094 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    39.624    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.653 f  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    40.466    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.121ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.863ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.397ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -2.779    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Byte1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.071ns  (logic 1.588ns (31.307%)  route 3.483ns (68.693%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.669     4.132    reset_IBUF
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     4.256 r  Byte1[7]_i_1/O
                         net (fo=8, routed)           0.815     5.071    Byte1[7]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  Byte1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X40Y45         FDRE                                         r  Byte1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Byte1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.071ns  (logic 1.588ns (31.307%)  route 3.483ns (68.693%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.669     4.132    reset_IBUF
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     4.256 r  Byte1[7]_i_1/O
                         net (fo=8, routed)           0.815     5.071    Byte1[7]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  Byte1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X40Y45         FDRE                                         r  Byte1_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Byte1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.071ns  (logic 1.588ns (31.307%)  route 3.483ns (68.693%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.669     4.132    reset_IBUF
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     4.256 r  Byte1[7]_i_1/O
                         net (fo=8, routed)           0.815     5.071    Byte1[7]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  Byte1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X40Y45         FDRE                                         r  Byte1_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Byte1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.071ns  (logic 1.588ns (31.307%)  route 3.483ns (68.693%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.669     4.132    reset_IBUF
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     4.256 r  Byte1[7]_i_1/O
                         net (fo=8, routed)           0.815     5.071    Byte1[7]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  Byte1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X40Y45         FDRE                                         r  Byte1_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Byte1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 1.588ns (34.464%)  route 3.019ns (65.536%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.669     4.132    reset_IBUF
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     4.256 r  Byte1[7]_i_1/O
                         net (fo=8, routed)           0.350     4.607    Byte1[7]_i_1_n_0
    SLICE_X41Y45         FDRE                                         r  Byte1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X41Y45         FDRE                                         r  Byte1_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Byte1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 1.588ns (34.464%)  route 3.019ns (65.536%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.669     4.132    reset_IBUF
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     4.256 r  Byte1[7]_i_1/O
                         net (fo=8, routed)           0.350     4.607    Byte1[7]_i_1_n_0
    SLICE_X41Y45         FDRE                                         r  Byte1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X41Y45         FDRE                                         r  Byte1_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Byte1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 1.588ns (34.464%)  route 3.019ns (65.536%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.669     4.132    reset_IBUF
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     4.256 r  Byte1[7]_i_1/O
                         net (fo=8, routed)           0.350     4.607    Byte1[7]_i_1_n_0
    SLICE_X41Y45         FDRE                                         r  Byte1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X41Y45         FDRE                                         r  Byte1_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Byte1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 1.588ns (34.464%)  route 3.019ns (65.536%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.669     4.132    reset_IBUF
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     4.256 r  Byte1[7]_i_1/O
                         net (fo=8, routed)           0.350     4.607    Byte1[7]_i_1_n_0
    SLICE_X41Y45         FDRE                                         r  Byte1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X41Y45         FDRE                                         r  Byte1_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            miso_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.574ns  (logic 1.588ns (34.712%)  route 2.986ns (65.288%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.494     3.957    reset_IBUF
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.081 r  miso_out_i_1/O
                         net (fo=1, routed)           0.492     4.574    miso_out_i_1_n_0
    SLICE_X39Y43         FDRE                                         r  miso_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X39Y43         FDRE                                         r  miso_out_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.037ns  (logic 1.464ns (36.253%)  route 2.574ns (63.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.882ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.574     4.037    reset_IBUF
    SLICE_X41Y44         FDCE                                         f  FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X41Y44         FDCE                                         r  FSM_sequential_state_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            leds_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.232ns (37.696%)  route 0.383ns (62.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.383     0.614    reset_IBUF
    SLICE_X41Y38         FDCE                                         f  leds_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X41Y38         FDCE                                         r  leds_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            leds_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.232ns (37.696%)  route 0.383ns (62.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.383     0.614    reset_IBUF
    SLICE_X41Y38         FDCE                                         f  leds_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X41Y38         FDCE                                         r  leds_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            leds_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.232ns (37.696%)  route 0.383ns (62.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.383     0.614    reset_IBUF
    SLICE_X41Y38         FDCE                                         f  leds_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X41Y38         FDCE                                         r  leds_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            leds_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.232ns (37.696%)  route 0.383ns (62.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.383     0.614    reset_IBUF
    SLICE_X41Y38         FDCE                                         f  leds_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X41Y38         FDCE                                         r  leds_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_buffer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.232ns (34.129%)  route 0.447ns (65.871%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.447     0.679    reset_IBUF
    SLICE_X41Y40         FDCE                                         f  rx_buffer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X41Y40         FDCE                                         r  rx_buffer_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_buffer_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.232ns (34.129%)  route 0.447ns (65.871%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.447     0.679    reset_IBUF
    SLICE_X40Y40         FDCE                                         f  rx_buffer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X40Y40         FDCE                                         r  rx_buffer_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_buffer_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.232ns (31.385%)  route 0.506ns (68.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.506     0.738    reset_IBUF
    SLICE_X41Y41         FDCE                                         f  rx_buffer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X41Y41         FDCE                                         r  rx_buffer_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mosi_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.232ns (31.031%)  route 0.515ns (68.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.515     0.746    reset_IBUF
    SLICE_X40Y39         FDCE                                         f  mosi_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X40Y39         FDCE                                         r  mosi_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mosi_reg_lopt_replica/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.232ns (31.031%)  route 0.515ns (68.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.515     0.746    reset_IBUF
    SLICE_X40Y39         FDCE                                         f  mosi_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X40Y39         FDCE                                         r  mosi_reg_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_buffer_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.232ns (31.031%)  route 0.515ns (68.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.515     0.746    reset_IBUF
    SLICE_X41Y39         FDCE                                         f  rx_buffer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=85, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X41Y39         FDCE                                         r  rx_buffer_reg[4]/C





