{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567198783881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567198783881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 17:59:43 2019 " "Processing started: Fri Aug 30 17:59:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567198783881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567198783881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testeHex -c testeHex " "Command: quartus_map --read_settings_files=on --write_settings_files=off testeHex -c testeHex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567198783881 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1567198784271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testehex.vhd 4 1 " "Found 4 design units, including 1 entities, in source file testehex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convert " "Found design unit 1: convert" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567198784738 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 convert-body " "Found design unit 2: convert-body" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567198784738 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 testeHex-RTL " "Found design unit 3: testeHex-RTL" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567198784738 ""} { "Info" "ISGN_ENTITY_NAME" "1 testeHex " "Found entity 1: testeHex" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567198784738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567198784738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testeHex " "Elaborating entity \"testeHex\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567198784769 ""}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter3\[0\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter3\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[0\] testeHex.vhd(90) " "Inferred latch for \"counter3\[0\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter3\[1\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter3\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[1\] testeHex.vhd(90) " "Inferred latch for \"counter3\[1\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter3\[2\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter3\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[2\] testeHex.vhd(90) " "Inferred latch for \"counter3\[2\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter3\[3\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter3\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[3\] testeHex.vhd(90) " "Inferred latch for \"counter3\[3\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter3\[4\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter3\[4\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter3\[4\] testeHex.vhd(90) " "Inferred latch for \"counter3\[4\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter2\[0\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter2\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[0\] testeHex.vhd(90) " "Inferred latch for \"counter2\[0\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter2\[1\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter2\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[1\] testeHex.vhd(90) " "Inferred latch for \"counter2\[1\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter2\[2\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter2\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[2\] testeHex.vhd(90) " "Inferred latch for \"counter2\[2\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter2\[3\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter2\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[3\] testeHex.vhd(90) " "Inferred latch for \"counter2\[3\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter2\[4\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter2\[4\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter2\[4\] testeHex.vhd(90) " "Inferred latch for \"counter2\[4\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter1\[0\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter1\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[0\] testeHex.vhd(90) " "Inferred latch for \"counter1\[0\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter1\[1\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter1\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[1\] testeHex.vhd(90) " "Inferred latch for \"counter1\[1\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter1\[2\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter1\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[2\] testeHex.vhd(90) " "Inferred latch for \"counter1\[2\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter1\[3\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter1\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[3\] testeHex.vhd(90) " "Inferred latch for \"counter1\[3\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter1\[4\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter1\[4\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter1\[4\] testeHex.vhd(90) " "Inferred latch for \"counter1\[4\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter0\[0\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter0\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter0\[0\] testeHex.vhd(90) " "Inferred latch for \"counter0\[0\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter0\[1\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter0\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter0\[1\] testeHex.vhd(90) " "Inferred latch for \"counter0\[1\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter0\[2\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter0\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter0\[2\] testeHex.vhd(90) " "Inferred latch for \"counter0\[2\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter0\[3\] testeHex.vhd(92) " "Netlist error at testeHex.vhd(92): can't infer register for counter0\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 92 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter0\[3\] testeHex.vhd(90) " "Inferred latch for \"counter0\[3\]\" at testeHex.vhd(90)" {  } { { "testeHex.vhd" "" { Text "C:/Users/Hiago/Desktop/testeHex/testeHex.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1567198784785 "|testeHex"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1567198784785 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567198784879 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 30 17:59:44 2019 " "Processing ended: Fri Aug 30 17:59:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567198784879 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567198784879 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567198784879 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567198784879 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 1  " "Quartus II Full Compilation was unsuccessful. 22 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567198785519 ""}
