#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18c2a10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1890320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18978a0 .functor NOT 1, L_0x18ef130, C4<0>, C4<0>, C4<0>;
L_0x18eef10 .functor XOR 2, L_0x18eedb0, L_0x18eee70, C4<00>, C4<00>;
L_0x18ef020 .functor XOR 2, L_0x18eef10, L_0x18eef80, C4<00>, C4<00>;
v0x18eb460_0 .net *"_ivl_10", 1 0, L_0x18eef80;  1 drivers
v0x18eb560_0 .net *"_ivl_12", 1 0, L_0x18ef020;  1 drivers
v0x18eb640_0 .net *"_ivl_2", 1 0, L_0x18eecf0;  1 drivers
v0x18eb700_0 .net *"_ivl_4", 1 0, L_0x18eedb0;  1 drivers
v0x18eb7e0_0 .net *"_ivl_6", 1 0, L_0x18eee70;  1 drivers
v0x18eb910_0 .net *"_ivl_8", 1 0, L_0x18eef10;  1 drivers
v0x18eb9f0_0 .net "a", 0 0, v0x18e9000_0;  1 drivers
v0x18eba90_0 .net "b", 0 0, v0x18e90a0_0;  1 drivers
v0x18ebb30_0 .net "c", 0 0, v0x18e9140_0;  1 drivers
v0x18ebbd0_0 .var "clk", 0 0;
v0x18ebc70_0 .net "d", 0 0, v0x18e9280_0;  1 drivers
v0x18ebd10_0 .net "out_pos_dut", 0 0, L_0x18ee890;  1 drivers
v0x18ebdb0_0 .net "out_pos_ref", 0 0, L_0x18ed3f0;  1 drivers
v0x18ebe50_0 .net "out_sop_dut", 0 0, L_0x18eddb0;  1 drivers
v0x18ebef0_0 .net "out_sop_ref", 0 0, L_0x18c3f20;  1 drivers
v0x18ebf90_0 .var/2u "stats1", 223 0;
v0x18ec030_0 .var/2u "strobe", 0 0;
v0x18ec1e0_0 .net "tb_match", 0 0, L_0x18ef130;  1 drivers
v0x18ec2b0_0 .net "tb_mismatch", 0 0, L_0x18978a0;  1 drivers
v0x18ec350_0 .net "wavedrom_enable", 0 0, v0x18e9550_0;  1 drivers
v0x18ec420_0 .net "wavedrom_title", 511 0, v0x18e95f0_0;  1 drivers
L_0x18eecf0 .concat [ 1 1 0 0], L_0x18ed3f0, L_0x18c3f20;
L_0x18eedb0 .concat [ 1 1 0 0], L_0x18ed3f0, L_0x18c3f20;
L_0x18eee70 .concat [ 1 1 0 0], L_0x18ee890, L_0x18eddb0;
L_0x18eef80 .concat [ 1 1 0 0], L_0x18ed3f0, L_0x18c3f20;
L_0x18ef130 .cmp/eeq 2, L_0x18eecf0, L_0x18ef020;
S_0x18945d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1890320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1897c80 .functor AND 1, v0x18e9140_0, v0x18e9280_0, C4<1>, C4<1>;
L_0x1898060 .functor NOT 1, v0x18e9000_0, C4<0>, C4<0>, C4<0>;
L_0x1898440 .functor NOT 1, v0x18e90a0_0, C4<0>, C4<0>, C4<0>;
L_0x18986c0 .functor AND 1, L_0x1898060, L_0x1898440, C4<1>, C4<1>;
L_0x18af870 .functor AND 1, L_0x18986c0, v0x18e9140_0, C4<1>, C4<1>;
L_0x18c3f20 .functor OR 1, L_0x1897c80, L_0x18af870, C4<0>, C4<0>;
L_0x18ec870 .functor NOT 1, v0x18e90a0_0, C4<0>, C4<0>, C4<0>;
L_0x18ec8e0 .functor OR 1, L_0x18ec870, v0x18e9280_0, C4<0>, C4<0>;
L_0x18ec9f0 .functor AND 1, v0x18e9140_0, L_0x18ec8e0, C4<1>, C4<1>;
L_0x18ecab0 .functor NOT 1, v0x18e9000_0, C4<0>, C4<0>, C4<0>;
L_0x18ecb80 .functor OR 1, L_0x18ecab0, v0x18e90a0_0, C4<0>, C4<0>;
L_0x18ecbf0 .functor AND 1, L_0x18ec9f0, L_0x18ecb80, C4<1>, C4<1>;
L_0x18ecd70 .functor NOT 1, v0x18e90a0_0, C4<0>, C4<0>, C4<0>;
L_0x18ecde0 .functor OR 1, L_0x18ecd70, v0x18e9280_0, C4<0>, C4<0>;
L_0x18ecd00 .functor AND 1, v0x18e9140_0, L_0x18ecde0, C4<1>, C4<1>;
L_0x18ecf70 .functor NOT 1, v0x18e9000_0, C4<0>, C4<0>, C4<0>;
L_0x18ed070 .functor OR 1, L_0x18ecf70, v0x18e9280_0, C4<0>, C4<0>;
L_0x18ed130 .functor AND 1, L_0x18ecd00, L_0x18ed070, C4<1>, C4<1>;
L_0x18ed2e0 .functor XNOR 1, L_0x18ecbf0, L_0x18ed130, C4<0>, C4<0>;
v0x18971d0_0 .net *"_ivl_0", 0 0, L_0x1897c80;  1 drivers
v0x18975d0_0 .net *"_ivl_12", 0 0, L_0x18ec870;  1 drivers
v0x18979b0_0 .net *"_ivl_14", 0 0, L_0x18ec8e0;  1 drivers
v0x1897d90_0 .net *"_ivl_16", 0 0, L_0x18ec9f0;  1 drivers
v0x1898170_0 .net *"_ivl_18", 0 0, L_0x18ecab0;  1 drivers
v0x1898550_0 .net *"_ivl_2", 0 0, L_0x1898060;  1 drivers
v0x18987d0_0 .net *"_ivl_20", 0 0, L_0x18ecb80;  1 drivers
v0x18e7570_0 .net *"_ivl_24", 0 0, L_0x18ecd70;  1 drivers
v0x18e7650_0 .net *"_ivl_26", 0 0, L_0x18ecde0;  1 drivers
v0x18e7730_0 .net *"_ivl_28", 0 0, L_0x18ecd00;  1 drivers
v0x18e7810_0 .net *"_ivl_30", 0 0, L_0x18ecf70;  1 drivers
v0x18e78f0_0 .net *"_ivl_32", 0 0, L_0x18ed070;  1 drivers
v0x18e79d0_0 .net *"_ivl_36", 0 0, L_0x18ed2e0;  1 drivers
L_0x7f68a290e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18e7a90_0 .net *"_ivl_38", 0 0, L_0x7f68a290e018;  1 drivers
v0x18e7b70_0 .net *"_ivl_4", 0 0, L_0x1898440;  1 drivers
v0x18e7c50_0 .net *"_ivl_6", 0 0, L_0x18986c0;  1 drivers
v0x18e7d30_0 .net *"_ivl_8", 0 0, L_0x18af870;  1 drivers
v0x18e7e10_0 .net "a", 0 0, v0x18e9000_0;  alias, 1 drivers
v0x18e7ed0_0 .net "b", 0 0, v0x18e90a0_0;  alias, 1 drivers
v0x18e7f90_0 .net "c", 0 0, v0x18e9140_0;  alias, 1 drivers
v0x18e8050_0 .net "d", 0 0, v0x18e9280_0;  alias, 1 drivers
v0x18e8110_0 .net "out_pos", 0 0, L_0x18ed3f0;  alias, 1 drivers
v0x18e81d0_0 .net "out_sop", 0 0, L_0x18c3f20;  alias, 1 drivers
v0x18e8290_0 .net "pos0", 0 0, L_0x18ecbf0;  1 drivers
v0x18e8350_0 .net "pos1", 0 0, L_0x18ed130;  1 drivers
L_0x18ed3f0 .functor MUXZ 1, L_0x7f68a290e018, L_0x18ecbf0, L_0x18ed2e0, C4<>;
S_0x18e84d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1890320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x18e9000_0 .var "a", 0 0;
v0x18e90a0_0 .var "b", 0 0;
v0x18e9140_0 .var "c", 0 0;
v0x18e91e0_0 .net "clk", 0 0, v0x18ebbd0_0;  1 drivers
v0x18e9280_0 .var "d", 0 0;
v0x18e9370_0 .var/2u "fail", 0 0;
v0x18e9410_0 .var/2u "fail1", 0 0;
v0x18e94b0_0 .net "tb_match", 0 0, L_0x18ef130;  alias, 1 drivers
v0x18e9550_0 .var "wavedrom_enable", 0 0;
v0x18e95f0_0 .var "wavedrom_title", 511 0;
E_0x18a32d0/0 .event negedge, v0x18e91e0_0;
E_0x18a32d0/1 .event posedge, v0x18e91e0_0;
E_0x18a32d0 .event/or E_0x18a32d0/0, E_0x18a32d0/1;
S_0x18e8800 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x18e84d0;
 .timescale -12 -12;
v0x18e8a40_0 .var/2s "i", 31 0;
E_0x18a3170 .event posedge, v0x18e91e0_0;
S_0x18e8b40 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x18e84d0;
 .timescale -12 -12;
v0x18e8d40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18e8e20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x18e84d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18e97d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1890320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18ed5a0 .functor AND 1, v0x18e9140_0, v0x18e9280_0, C4<1>, C4<1>;
L_0x18ed850 .functor NOT 1, v0x18e9000_0, C4<0>, C4<0>, C4<0>;
L_0x18ed8e0 .functor NOT 1, v0x18e90a0_0, C4<0>, C4<0>, C4<0>;
L_0x18eda60 .functor AND 1, L_0x18ed850, L_0x18ed8e0, C4<1>, C4<1>;
L_0x18edba0 .functor AND 1, L_0x18eda60, v0x18e9140_0, C4<1>, C4<1>;
L_0x18edc60 .functor OR 1, L_0x18ed5a0, L_0x18edba0, C4<0>, C4<0>;
L_0x18eddb0 .functor BUFZ 1, L_0x18edc60, C4<0>, C4<0>, C4<0>;
L_0x18edec0 .functor NOT 1, v0x18e90a0_0, C4<0>, C4<0>, C4<0>;
L_0x18edf80 .functor OR 1, L_0x18edec0, v0x18e9280_0, C4<0>, C4<0>;
L_0x18ee040 .functor AND 1, v0x18e9140_0, L_0x18edf80, C4<1>, C4<1>;
L_0x18ee160 .functor NOT 1, v0x18e9000_0, C4<0>, C4<0>, C4<0>;
L_0x18ee2e0 .functor OR 1, L_0x18ee160, v0x18e90a0_0, C4<0>, C4<0>;
L_0x18ee3c0 .functor AND 1, L_0x18ee040, L_0x18ee2e0, C4<1>, C4<1>;
L_0x18ee4d0 .functor NOT 1, v0x18e9000_0, C4<0>, C4<0>, C4<0>;
L_0x18ee350 .functor OR 1, L_0x18ee4d0, v0x18e9280_0, C4<0>, C4<0>;
L_0x18ee610 .functor AND 1, v0x18e9140_0, L_0x18ee350, C4<1>, C4<1>;
L_0x18ee760 .functor NOT 1, v0x18e90a0_0, C4<0>, C4<0>, C4<0>;
L_0x18ee7d0 .functor OR 1, L_0x18ee760, v0x18e9280_0, C4<0>, C4<0>;
L_0x18ee930 .functor AND 1, L_0x18ee610, L_0x18ee7d0, C4<1>, C4<1>;
L_0x18eea40 .functor XNOR 1, L_0x18ee3c0, L_0x18ee930, C4<0>, C4<0>;
v0x18e9990_0 .net *"_ivl_0", 0 0, L_0x18ed5a0;  1 drivers
v0x18e9a70_0 .net *"_ivl_14", 0 0, L_0x18edec0;  1 drivers
v0x18e9b50_0 .net *"_ivl_16", 0 0, L_0x18edf80;  1 drivers
v0x18e9c40_0 .net *"_ivl_18", 0 0, L_0x18ee040;  1 drivers
v0x18e9d20_0 .net *"_ivl_2", 0 0, L_0x18ed850;  1 drivers
v0x18e9e50_0 .net *"_ivl_20", 0 0, L_0x18ee160;  1 drivers
v0x18e9f30_0 .net *"_ivl_22", 0 0, L_0x18ee2e0;  1 drivers
v0x18ea010_0 .net *"_ivl_26", 0 0, L_0x18ee4d0;  1 drivers
v0x18ea0f0_0 .net *"_ivl_28", 0 0, L_0x18ee350;  1 drivers
v0x18ea260_0 .net *"_ivl_30", 0 0, L_0x18ee610;  1 drivers
v0x18ea340_0 .net *"_ivl_32", 0 0, L_0x18ee760;  1 drivers
v0x18ea420_0 .net *"_ivl_34", 0 0, L_0x18ee7d0;  1 drivers
v0x18ea500_0 .net *"_ivl_38", 0 0, L_0x18eea40;  1 drivers
v0x18ea5c0_0 .net *"_ivl_4", 0 0, L_0x18ed8e0;  1 drivers
L_0x7f68a290e060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18ea6a0_0 .net *"_ivl_40", 0 0, L_0x7f68a290e060;  1 drivers
v0x18ea780_0 .net *"_ivl_6", 0 0, L_0x18eda60;  1 drivers
v0x18ea860_0 .net *"_ivl_8", 0 0, L_0x18edba0;  1 drivers
v0x18eaa50_0 .net "a", 0 0, v0x18e9000_0;  alias, 1 drivers
v0x18eaaf0_0 .net "b", 0 0, v0x18e90a0_0;  alias, 1 drivers
v0x18eabe0_0 .net "c", 0 0, v0x18e9140_0;  alias, 1 drivers
v0x18eacd0_0 .net "d", 0 0, v0x18e9280_0;  alias, 1 drivers
v0x18eadc0_0 .net "out_pos", 0 0, L_0x18ee890;  alias, 1 drivers
v0x18eae80_0 .net "out_sop", 0 0, L_0x18eddb0;  alias, 1 drivers
v0x18eaf40_0 .net "pos0", 0 0, L_0x18ee3c0;  1 drivers
v0x18eb000_0 .net "pos1", 0 0, L_0x18ee930;  1 drivers
v0x18eb0c0_0 .net "sop", 0 0, L_0x18edc60;  1 drivers
L_0x18ee890 .functor MUXZ 1, L_0x7f68a290e060, L_0x18ee3c0, L_0x18eea40, C4<>;
S_0x18eb240 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1890320;
 .timescale -12 -12;
E_0x188c9f0 .event anyedge, v0x18ec030_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18ec030_0;
    %nor/r;
    %assign/vec4 v0x18ec030_0, 0;
    %wait E_0x188c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18e84d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18e9370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18e9410_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x18e84d0;
T_4 ;
    %wait E_0x18a32d0;
    %load/vec4 v0x18e94b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18e9370_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18e84d0;
T_5 ;
    %wait E_0x18a3170;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18e9280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e9140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e90a0_0, 0;
    %assign/vec4 v0x18e9000_0, 0;
    %wait E_0x18a3170;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18e9280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e9140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e90a0_0, 0;
    %assign/vec4 v0x18e9000_0, 0;
    %wait E_0x18a3170;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18e9280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e9140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e90a0_0, 0;
    %assign/vec4 v0x18e9000_0, 0;
    %wait E_0x18a3170;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18e9280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e9140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e90a0_0, 0;
    %assign/vec4 v0x18e9000_0, 0;
    %wait E_0x18a3170;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18e9280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e9140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e90a0_0, 0;
    %assign/vec4 v0x18e9000_0, 0;
    %wait E_0x18a3170;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18e9280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e9140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e90a0_0, 0;
    %assign/vec4 v0x18e9000_0, 0;
    %wait E_0x18a3170;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18e9280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e9140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e90a0_0, 0;
    %assign/vec4 v0x18e9000_0, 0;
    %wait E_0x18a3170;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18e9280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e9140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e90a0_0, 0;
    %assign/vec4 v0x18e9000_0, 0;
    %wait E_0x18a3170;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18e9280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e9140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e90a0_0, 0;
    %assign/vec4 v0x18e9000_0, 0;
    %wait E_0x18a3170;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18e9280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e9140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e90a0_0, 0;
    %assign/vec4 v0x18e9000_0, 0;
    %wait E_0x18a3170;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18e9280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e9140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e90a0_0, 0;
    %assign/vec4 v0x18e9000_0, 0;
    %wait E_0x18a3170;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18e9280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e9140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e90a0_0, 0;
    %assign/vec4 v0x18e9000_0, 0;
    %wait E_0x18a3170;
    %load/vec4 v0x18e9370_0;
    %store/vec4 v0x18e9410_0, 0, 1;
    %fork t_1, S_0x18e8800;
    %jmp t_0;
    .scope S_0x18e8800;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18e8a40_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x18e8a40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x18a3170;
    %load/vec4 v0x18e8a40_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18e9280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e9140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e90a0_0, 0;
    %assign/vec4 v0x18e9000_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18e8a40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18e8a40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x18e84d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18a32d0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18e9280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e9140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e90a0_0, 0;
    %assign/vec4 v0x18e9000_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x18e9370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x18e9410_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1890320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ebbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ec030_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1890320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x18ebbd0_0;
    %inv;
    %store/vec4 v0x18ebbd0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1890320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18e91e0_0, v0x18ec2b0_0, v0x18eb9f0_0, v0x18eba90_0, v0x18ebb30_0, v0x18ebc70_0, v0x18ebef0_0, v0x18ebe50_0, v0x18ebdb0_0, v0x18ebd10_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1890320;
T_9 ;
    %load/vec4 v0x18ebf90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18ebf90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18ebf90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18ebf90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x18ebf90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18ebf90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x18ebf90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18ebf90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18ebf90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18ebf90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1890320;
T_10 ;
    %wait E_0x18a32d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18ebf90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebf90_0, 4, 32;
    %load/vec4 v0x18ec1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18ebf90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebf90_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18ebf90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebf90_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18ebef0_0;
    %load/vec4 v0x18ebef0_0;
    %load/vec4 v0x18ebe50_0;
    %xor;
    %load/vec4 v0x18ebef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18ebf90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebf90_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18ebf90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebf90_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x18ebdb0_0;
    %load/vec4 v0x18ebdb0_0;
    %load/vec4 v0x18ebd10_0;
    %xor;
    %load/vec4 v0x18ebdb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x18ebf90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebf90_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x18ebf90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebf90_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2013_q2/iter0/response1/top_module.sv";
