#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Constrain timing of Switch Block sb_4__5_ for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Wed Aug 30 15:12:52 2023
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time s

set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[1] -to fpga_top/sb_4__5_/chany_top_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[2] -to fpga_top/sb_4__5_/chany_top_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[6] -to fpga_top/sb_4__5_/chany_top_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[0] -to fpga_top/sb_4__5_/chany_top_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[4] -to fpga_top/sb_4__5_/chany_top_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[8] -to fpga_top/sb_4__5_/chany_top_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[5] -to fpga_top/sb_4__5_/chany_top_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[1] -to fpga_top/sb_4__5_/chany_top_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[9] -to fpga_top/sb_4__5_/chany_top_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[3] -to fpga_top/sb_4__5_/chany_top_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[3] -to fpga_top/sb_4__5_/chany_top_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[7] -to fpga_top/sb_4__5_/chany_top_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[7] -to fpga_top/sb_4__5_/chany_top_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[9] -to fpga_top/sb_4__5_/chany_top_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[5] -to fpga_top/sb_4__5_/chany_top_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[5] -to fpga_top/sb_4__5_/chany_top_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[2] -to fpga_top/sb_4__5_/chany_top_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[6] -to fpga_top/sb_4__5_/chany_top_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[0] -to fpga_top/sb_4__5_/chany_top_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[4] -to fpga_top/sb_4__5_/chany_top_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[8] -to fpga_top/sb_4__5_/chany_top_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[1] -to fpga_top/sb_4__5_/chany_top_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[9] -to fpga_top/sb_4__5_/chany_top_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[1] -to fpga_top/sb_4__5_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[5] -to fpga_top/sb_4__5_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[2] -to fpga_top/sb_4__5_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[6] -to fpga_top/sb_4__5_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[3] -to fpga_top/sb_4__5_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[7] -to fpga_top/sb_4__5_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[9] -to fpga_top/sb_4__5_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[5] -to fpga_top/sb_4__5_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[1] -to fpga_top/sb_4__5_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[0] -to fpga_top/sb_4__5_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[0] -to fpga_top/sb_4__5_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[4] -to fpga_top/sb_4__5_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[8] -to fpga_top/sb_4__5_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[1] -to fpga_top/sb_4__5_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[9] -to fpga_top/sb_4__5_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[9] -to fpga_top/sb_4__5_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[2] -to fpga_top/sb_4__5_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[6] -to fpga_top/sb_4__5_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[5] -to fpga_top/sb_4__5_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[5] -to fpga_top/sb_4__5_/chany_bottom_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[2] -to fpga_top/sb_4__5_/chany_bottom_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[2] -to fpga_top/sb_4__5_/chany_bottom_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[6] -to fpga_top/sb_4__5_/chany_bottom_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[6] -to fpga_top/sb_4__5_/chany_bottom_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[5] -to fpga_top/sb_4__5_/chany_bottom_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[1] -to fpga_top/sb_4__5_/chany_bottom_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[9] -to fpga_top/sb_4__5_/chany_bottom_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[3] -to fpga_top/sb_4__5_/chany_bottom_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[7] -to fpga_top/sb_4__5_/chany_bottom_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[0] -to fpga_top/sb_4__5_/chany_bottom_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[1] -to fpga_top/sb_4__5_/chany_bottom_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[5] -to fpga_top/sb_4__5_/chany_bottom_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[1] -to fpga_top/sb_4__5_/chany_bottom_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[0] -to fpga_top/sb_4__5_/chany_bottom_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[4] -to fpga_top/sb_4__5_/chany_bottom_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_left_in[8] -to fpga_top/sb_4__5_/chany_bottom_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[9] -to fpga_top/sb_4__5_/chany_bottom_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[9] -to fpga_top/sb_4__5_/chany_bottom_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[1] -to fpga_top/sb_4__5_/chanx_left_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[9] -to fpga_top/sb_4__5_/chanx_left_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[3] -to fpga_top/sb_4__5_/chanx_left_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[7] -to fpga_top/sb_4__5_/chanx_left_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[0] -to fpga_top/sb_4__5_/chanx_left_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[4] -to fpga_top/sb_4__5_/chanx_left_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[8] -to fpga_top/sb_4__5_/chanx_left_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[1] -to fpga_top/sb_4__5_/chanx_left_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[5] -to fpga_top/sb_4__5_/chanx_left_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[1] -to fpga_top/sb_4__5_/chanx_left_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[3] -to fpga_top/sb_4__5_/chanx_left_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[7] -to fpga_top/sb_4__5_/chanx_left_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[0] -to fpga_top/sb_4__5_/chanx_left_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[4] -to fpga_top/sb_4__5_/chanx_left_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[8] -to fpga_top/sb_4__5_/chanx_left_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[9] -to fpga_top/sb_4__5_/chanx_left_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chanx_right_in[9] -to fpga_top/sb_4__5_/chanx_left_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[5] -to fpga_top/sb_4__5_/chanx_left_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[2] -to fpga_top/sb_4__5_/chanx_left_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[2] -to fpga_top/sb_4__5_/chanx_left_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_bottom_in[6] -to fpga_top/sb_4__5_/chanx_left_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[6] -to fpga_top/sb_4__5_/chanx_left_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__5_/chany_top_in[5] -to fpga_top/sb_4__5_/chanx_left_out[9] 6.020400151e-11
