<!DOCTYPE html>
<html lang="en">
<head>
   <script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js?client=ca-pub-6672302762343789"
     crossorigin="anonymous"></script>
    
    <!-- Google tag (gtag.js) -->
<script async src="https://www.googletagmanager.com/gtag/js?id=G-XXZS8C1FLY"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-XXZS8C1FLY');
</script>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">

    <!-- SEO Meta Tags -->
    <title>Setup & Hold Time: The Definitive Timing Analysis Guide | EcrioniX</title>
    <meta name="description" content="An exhaustive engineering guide to Setup and Hold time in digital VLSI. Explore Static Timing Analysis, PVT corners, metastability, and interactive timing simulations.">
    <meta name="keywords" content="Setup Time, Hold Time, Static Timing Analysis, STA, Slack, Metastability, Clock Skew, Clock Jitter, PVT Corners, VLSI Design, EcrioniX">
    
    <style>
        :root {
            --bg-main: #ffffff;
            --bg-sidebar: #f8fafc;
            --border-color: #e2e8f0;
            --accent: #059669; /* Engineering Emerald */
            --accent-soft: #ecfdf5;
            --text-main: #1e293b;
            --text-muted: #64748b;
            --danger: #ef4444;
            --success: #22c55e;
        }

        body {
            margin: 0;
            font-family: 'Inter', -apple-system, system-ui, sans-serif;
            background: var(--bg-main);
            color: var(--text-main);
            line-height: 1.75;
            overflow-x: hidden;
            font-size: 13px;
        }

        /* Layout Structure */
        .header {
            background: rgba(255, 255, 255, 0.98);
            border-bottom: 1px solid var(--border-color);
            padding: 0.8rem 2rem;
            display: flex;
            justify-content: space-between;
            align-items: center;
            position: sticky;
            top: 0;
            z-index: 100;
            backdrop-filter: blur(12px);
        }

        .nav-brand { font-weight: 800; color: var(--text-main); text-decoration: none; font-size: 1.2rem; }
        .nav-brand span { color: var(--accent); }

        .nav-links { display: flex; gap: 1.5rem; }
        .nav-links a { 
            color: var(--text-muted); 
            text-decoration: none; 
            font-size: 0.85rem; 
            font-weight: 600; 
            transition: color 0.2s;
        }
        .nav-links a:hover { color: var(--accent); }

        .container {
            max-width: 1100px;
            margin: 0 auto;
            padding: 3rem 1.5rem;
        }

        article {
            max-width: 950px;
            margin: 0 auto;
        }

        h1 { font-size: 3.2rem; font-weight: 900; margin-bottom: 1.5rem; color: #0f172a; letter-spacing: -0.05em; line-height: 1.1; }
        h2 { font-size: 2rem; color: #0f172a; margin-top: 5rem; border-bottom: 2px solid var(--accent-soft); padding-bottom: 0.6rem; letter-spacing: -0.02em; }
        h3 { font-size: 1.5rem; color: var(--accent); margin-top: 3rem; font-weight: 700; }
        
        p { margin-bottom: 1.8rem; color: #334155; text-align: justify; }

        .toc {
            background: var(--bg-sidebar);
            border: 1px solid var(--border-color);
            padding: 2.5rem;
            border-radius: 16px;
            margin: 4rem 0;
        }
        .toc h3 { margin-top: 0; color: #0f172a; font-size: 1.2rem; margin-bottom: 1.5rem; border-bottom: 1px solid var(--border-color); padding-bottom: 0.5rem; }
        .toc ul { list-style: none; padding: 0; display: grid; grid-template-columns: repeat(auto-fit, minmax(280px, 1fr)); gap: 0.8rem 2rem; }
        .toc a { color: var(--text-muted); text-decoration: none; transition: 0.2s; font-weight: 500; }
        .toc a:hover { color: var(--accent); transform: translateX(5px); display: inline-block; }

        /* Diagrams & Visualization */
        .diagram-box {
            background: #fff;
            border: 1px solid var(--border-color);
            padding: 3.5rem;
            border-radius: 24px;
            margin: 4rem 0;
            display: flex;
            flex-direction: column;
            align-items: center;
            box-shadow: 0 15px 40px rgba(0,0,0,0.03);
        }
        .waveform-svg { max-width: 100%; height: auto; }
        .caption { font-size: 0.85rem; color: var(--text-muted); margin-top: 1.5rem; font-style: italic; text-align: center; }

        .formula-box {
            background: var(--accent-soft);
            padding: 2.5rem;
            border-radius: 14px;
            border-left: 6px solid var(--accent);
            font-family: 'JetBrains Mono', monospace;
            margin: 3.5rem 0;
            text-align: center;
            font-size: 1.1rem;
            color: var(--accent);
            box-shadow: inset 0 2px 8px rgba(0,0,0,0.02);
        }

        .highlight-box {
            background: #f1f5f9;
            border-left: 5px solid #475569;
            padding: 2rem;
            border-radius: 0 14px 14px 0;
            margin: 3rem 0;
            font-size: 1rem;
        }

        /* Interactive Lab */
        .lab-session {
            background: #ffffff;
            border: 2px solid var(--accent);
            border-radius: 28px;
            padding: 4rem;
            margin: 6rem 0;
            box-shadow: 0 25px 60px rgba(5, 150, 105, 0.1);
        }
        
        .lab-visual {
            background: #0f172a;
            height: 280px;
            border-radius: 20px;
            margin: 2.5rem 0;
            position: relative;
            overflow: hidden;
            border: 1px solid #1e293b;
        }

        .lab-controls {
            display: flex;
            flex-direction: column;
            gap: 2rem;
        }

        input[type=range] { width: 100%; cursor: pointer; height: 6px; background: #e2e8f0; border-radius: 5px; appearance: none; outline: none; }
        input[type=range]::-webkit-slider-thumb { appearance: none; width: 20px; height: 20px; background: var(--accent); border-radius: 50%; cursor: pointer; border: 3px solid #fff; box-shadow: 0 2px 6px rgba(0,0,0,0.2); }

        .status-badge {
            display: inline-block;
            padding: 0.6rem 2rem;
            border-radius: 30px;
            font-weight: 900;
            text-transform: uppercase;
            letter-spacing: 1.5px;
            margin-bottom: 1.5rem;
            font-size: 0.8rem;
        }
        .status-pass { background: var(--accent-soft); color: var(--accent); border: 1px solid var(--accent); }
        .status-fail { background: #fee2e2; color: var(--danger); border: 1px solid var(--danger); }

        .data-table {
            width: 100%;
            border-collapse: collapse;
            margin: 3.5rem 0;
            font-size: 0.85rem;
            border: 1px solid var(--border-color);
            border-radius: 12px;
            overflow: hidden;
        }
        .data-table th, .data-table td { padding: 1.2rem; border: 1px solid var(--border-color); text-align: left; }
        .data-table th { background: var(--bg-sidebar); font-weight: 800; color: var(--accent); text-transform: uppercase; letter-spacing: 1px; }

        footer {
            margin-top: 12rem;
            padding: 5rem 0;
            border-top: 1px solid var(--border-color);
            text-align: center;
            color: var(--text-muted);
            font-size: 0.85rem;
        }

        @media (max-width: 900px) {
            .toc ul { grid-template-columns: 1fr; }
            article { padding: 0 1rem; }
            h1 { font-size: 2.5rem; }
        }
    </style>
</head>
<body>

<nav class="header">
    <a href="../../" class="nav-brand">Ecrioni<span>X</span></a>
    <div class="nav-links">
        <a href="../../">Home</a>
        <a href="../">Back</a>
    </div>
</nav>

<div class="container">
    <article>
        <header>
            <h1>Setup & Hold Time: The Temporal Guardians of Silicon Logic</h1>
            <p style="font-size: 1.25rem; color: var(--text-muted); line-height: 1.6; font-weight: 500;">
                In the high-speed realm of digital VLSI, timing is not a mere convenienceâ€”it is a physical law. Every data bit traversing a chip must arrive and settle before it is sampled by a clock edge. This manual provides an exhaustive engineering deep-dive into the critical windows of <b>Setup Time</b> and <b>Hold Time</b>.
            </p>
        </header>

        <section class="toc">
            <h3>Encyclopedia Contents</h3>
            <ul>
                <li><a href="#intro">1. The Physics of Sequential Stability</a></li>
                <li><a href="#setup-def">2. Setup Time (t<sub>su</sub>): Pre-Arrival Analysis</a></li>
                <li><a href="#hold-def">3. Hold Time (t<sub>h</sub>): Post-Arrival Stability</a></li>
                <li><a href="#visualizing">4. High-Fidelity Waveform Visualization</a></li>
                <li><a href="#sta-framework">5. Static Timing Analysis (STA) Math</a></li>
                <li><a href="#lab-timing">6. LAB: Real-Time Timing Simulator</a></li>
                <li><a href="#violations">7. Critical Violations & Logic Failure</a></li>
                <li><a href="#skew-jitter">8. Clock Skew and Jitter Impact</a></li>
                <li><a href="#pvt-corners">9. PVT Corners & Environmental Variation</a></li>
                <li><a href="#ocv-cppr">10. Advanced OCV and CPPR Theory</a></li>
                <li><a href="#metastability">11. Metastability: The Physics of Failure</a></li>
                <li><a href="#solutions">12. Engineering Resolution Strategies</a></li>
                <li><a href="#faq">13. Advanced Architectural FAQ</a></li>
            </ul>
        </section>

        <section id="intro">
            <h2>1. The Physics of Sequential Stability</h2>
            <p>
                A flip-flop is not an instantaneous switch; it is a regenerative feedback loop constructed from MOSFET transistors. When a clock edge arrives, the internal circuitry of the flip-flop begins a transition phase to "lock" the value present at its input. This process requires the physical movement of charge across parasitic capacitances.
            </p>
            <p>
                If the input voltage changes <b>exactly</b> as the clock edge is transitioning, the internal feedback loop may enter a state of equilibrium between the 0 and 1 voltage rails. This is why we impose strict timing guard-bands. Without these guard-bands, a processor running at 3GHz would produce random results due to electrical noise and transition overlaps.
            </p>
        </section>

        <section id="setup-def">
            <h2>2. Setup Time (t<sub>su</sub>): Pre-Arrival Analysis</h2>
            <p>
                <b>Setup Time</b> is the minimum duration the data signal must be stable at the input terminal <b>before</b> the arrival of the active clock edge. 
            </p>
            <div class="highlight-box">
                <b>The "Settling" Intuition:</b> Think of a camera shutter. If you move the object right as the shutter begins to open, the image is blurred. Setup time ensures the object is still long enough for the sensor to capture it clearly.
            </div>
            <p>
                If <b>Setup Time</b> is violated, the internal "Master" latch of the flip-flop fails to charge to the threshold voltage (V<sub>th</sub>) required to trigger the "Slave" latch reliably. This results in the sampling of old, incorrect data or an oscillation that consumes excessive power.
            </p>
        </section>

        <section id="hold-def">
            <h2>3. Hold Time (t<sub>h</sub>): Post-Arrival Stability</h2>
            <p>
                <b>Hold Time</b> is the minimum duration the data signal must remain stable <b>after</b> the clock edge has arrived. 
            </p>
            <p>
                While Setup Time focuses on data "Arriving on Time," Hold Time ensures data doesn't "Leave too Early." Even after the clock edge triggers, it takes a finite amount of time (the aperture time) for the sampling gate to electrically isolate the input. If the data changes during this isolation phase, the <b>new</b> data might leak into the current state, causing a logic error.
            </p>
        </section>

        <section id="visualizing">
            <h2>4. High-Fidelity Waveform Visualization</h2>
            <div class="diagram-box">
                <svg class="waveform-svg" width="600" height="320" viewBox="0 0 600 320">
                    <!-- Clock line -->
                    <path d="M50 260 H280 V60 H320 V260 H550" fill="none" stroke="#94a3b8" stroke-width="2.5"/>
                    <text x="50" y="285" fill="#94a3b8" font-weight="900" font-size="12">CLOCK (CLK)</text>

                    <!-- Data Line -->
                    <path d="M50 190 H200 L230 130 H370 L400 190 H550" fill="none" stroke="var(--accent)" stroke-width="3.5" stroke-dasharray="8,4"/>
                    <text x="50" y="120" fill="var(--accent)" font-weight="900" font-size="12">DATA (D)</text>

                    <!-- Forbidden Windows -->
                    <rect x="230" y="130" width="50" height="130" fill="rgba(5, 150, 105, 0.08)" stroke="var(--accent)" stroke-width="1.5" stroke-dasharray="3,3"/>
                    <rect x="280" y="130" width="40" height="130" fill="rgba(5, 150, 105, 0.08)" stroke="var(--accent)" stroke-width="1.5" stroke-dasharray="3,3"/>

                    <!-- Annotations -->
                    <text x="255" y="110" fill="var(--accent)" font-size="11" text-anchor="middle" font-weight="bold">Setup (t<sub>su</sub>)</text>
                    <text x="300" y="110" fill="var(--accent)" font-size="11" text-anchor="middle" font-weight="bold">Hold (t<sub>h</sub>)</text>
                    
                    <!-- Trigger Line -->
                    <line x1="280" y1="60" x2="280" y2="300" stroke="#ef4444" stroke-width="2.5" stroke-dasharray="6,4"/>
                    <text x="285" y="50" fill="#ef4444" font-weight="900" font-size="11">TRIGGER EDGE</text>
                </svg>
                <div class="caption">Figure 1: Timing waveform showing the critical stability aperture around the clock edge.</div>
            </div>
        </section>

        <section id="sta-framework">
            <h2>5. Static Timing Analysis (STA) Math</h2>
            <p>
                In <b>Static Timing Analysis</b>, we do not simulate every possible data pattern. Instead, we use mathematical slacks to define the "safety margin" of every path.
            </p>
            <h3>A. Setup Slack (The Frequency Limit)</h3>
            <div class="formula-box">
                Setup Slack = (T<sub>period</sub> + T<sub>skew</sub> - T<sub>jitter</sub>) - (T<sub>cq</sub> + T<sub>comb</sub> + T<sub>setup</sub>)
            </div>
            <p>
                Setup slack is frequency-dependent. If the slack is negative, the data arrived too late. This can be "fixed" by increasing T<sub>period</sub> (slowing down the clock).
            </p>

            <h3>B. Hold Slack (The Race Limit)</h3>
            <div class="formula-box">
                Hold Slack = (T<sub>cq</sub> + T<sub>comb_min</sub>) - (T<sub>hold</sub> + T<sub>skew</sub>)
            </div>
            <div class="highlight-box">
                <b>The Golden Rule:</b> Hold slack is <b>not</b> frequency dependent. If you have a hold violation, slowing down the clock will never fix it. It is a fatal logic error that requires physical hardware changes.
            </div>
        </section>

        <!-- INTERACTIVE LAB -->
        <section id="lab-timing" class="lab-session">
            <h2 style="margin-top:0; border:none; color:var(--accent);">ðŸ¥‡ LAB: Timing Aperture Simulator</h2>
            <p style="color: var(--text-muted);">Manually adjust the <b>Arrival Time</b> of the data signal. Observe how the <b>Slack</b> values react as you enter the forbidden stability windows.</p>
            
            <div id="status-box" class="status-badge status-pass">Timing Passed</div>

            <div class="lab-visual" id="timing-canvas">
                <svg width="100%" height="100%" viewBox="0 0 800 280" id="lab-svg">
                    <!-- Clock -->
                    <path d="M50 220 H395 V60 H405 V220 H750" fill="none" stroke="#64748b" stroke-width="4"/>
                    <!-- Data -->
                    <path id="data-path" d="M50 160 H300 L330 110 H750" fill="none" stroke="var(--accent)" stroke-width="5"/>
                    <!-- Setup Req -->
                    <rect id="setup-zone" x="355" y="60" width="45" height="160" fill="rgba(34, 197, 94, 0.15)"/>
                    <text x="377" y="50" fill="#94a3b8" text-anchor="middle" font-size="10" font-weight="900">SETUP REQ</text>
                    <!-- Hold Req -->
                    <rect id="hold-zone" x="400" y="60" width="30" height="160" fill="rgba(239, 68, 68, 0.15)"/>
                    <text x="415" y="50" fill="#94a3b8" text-anchor="middle" font-size="10" font-weight="900">HOLD REQ</text>
                </svg>
            </div>

            <div class="lab-controls">
                <label style="font-weight: 800; text-transform: uppercase; font-size: 0.75rem;">Data Arrival Offset (Picoseconds):</label>
                <input type="range" id="data-slider" min="100" max="700" value="300" oninput="updateLab()">
                <div style="display:flex; justify-content: space-between; font-family: 'JetBrains Mono'; border-top: 1px solid var(--border-color); padding-top: 1rem;">
                    <div id="setup-slack-val" style="font-weight: 900;">Setup Slack: +50ps</div>
                    <div id="hold-slack-val" style="font-weight: 900;">Hold Slack: +20ps</div>
                </div>
            </div>
        </section>

        <section id="violations">
            <h2>7. Critical Violations & Logic Failure</h2>
            <p>
                <b>Setup Violation:</b> Occurs when the path is too slow. Common causes include excessive logic depth (too many gates between registers), high load capacitance on wires, or low supply voltage.
            </p>
            <p>
                <b>Hold Violation:</b> Occurs when the path is too fast. This is commonly found in shift registers or clock domain crossings where data travels through a short path and catches the <b>same</b> clock edge that launched it.
            </p>
        </section>

        <section id="skew-jitter">
            <h2>8. Clock Skew and Jitter Impact</h2>
            <p>
                In an ideal chip, the clock arrives at all flip-flops simultaneously. In reality, <b>Clock Skew</b> is the difference in arrival time between the "Launch" and "Capture" clocks.
            </p>
            <ul>
                <li><b>Positive Skew:</b> Clock arrives at the capture flip-flop later than the launch flip-flop. This helps Setup but hurts Hold.</li>
                <li><b>Negative Skew:</b> Clock arrives at the capture flip-flop earlier. This hurts Setup but helps Hold.</li>
            </ul>
            <p>
                <b>Clock Jitter</b> is the temporal uncertainty of the clock period itself, caused by power supply noise or thermal effects. Jitter <b>always</b> reduces the available timing margin for Setup analysis.
            </p>
        </section>

        <section id="pvt-corners">
            <h2>9. PVT Corners & Environmental Variation</h2>
            <p>
                Timing analysis is performed at different "Corners" to account for manufacturing and environmental variability:
            </p>
            <div class="data-table">
                <table>
                    <thead>
                        <tr><th>Corner</th><th>Process</th><th>Voltage</th><th>Temperature</th><th>Analyzes...</th></tr>
                    </thead>
                    <tbody>
                        <tr><td><b>Worst (SS)</b></td><td>Slow</td><td>Low</td><td>High (125Â°C)</td><td>Setup Violations</td></tr>
                        <tr><td><b>Best (FF)</b></td><td>Fast</td><td>High</td><td>Low (-40Â°C)</td><td>Hold Violations</td></tr>
                        <tr><td><b>Typical (TT)</b></td><td>Typical</td><td>Nominal</td><td>Room (25Â°C)</td><td>Power & Leakage</td></tr>
                    </tbody>
                </table>
            </div>
            <p>
                Modern chips must pass timing across 100+ corners, including different "extraction modes" for the metal wires. A chip that meets timing in the lab but fails in a car driving through Alaska is a failure of <b>Corner Coverage</b>.
            </p>
        </section>

        <section id="ocv-cppr">
            <h2>10. Advanced OCV and CPPR Theory</h2>
            <p>
                On-Chip Variation (<b>OCV</b>) accounts for the fact that transistors on the <b>same</b> die might behave differently due to local manufacturing imperfections. To be safe, STA tools add "Derating Factors"â€”effectively slowing down the data path and speeding up the clock path (or vice versa) to find the absolute worst case.
            </p>
            <h3>CPPR (Common Path Pessimism Removal)</h3>
            <p>
                Since the clock for both the launch and capture flip-flops often shares the same physical buffers at the start of the clock tree, it is impossible for that shared buffer to be both "Fast" and "Slow" at the same time. <b>CPPR</b> is the algorithmic step that removes this impossible pessimism from the final slack calculation.
            </p>
        </section>

        <section id="metastability">
            <h2>11. Metastability: The Physics of Failure</h2>
            <p>
                When a flip-flop samples a transitioning input, the output voltage may settle to an intermediate level between 0V and VDD. This state is called <b>Metastability</b>.
            </p>
            <p>
                Physically, the flip-flop acts like a ball balanced on the peak of a hill. Any slight noise will eventually push it to one side or the other, but the "Resolution Time" (T<sub>r</sub>) is statistically unpredictable. In high-speed systems, a metastable output can propagate through the logic, causing the entire processor to hang or produce corrupted data.
            </p>
            <div class="highlight-box">
                <b>The Solution:</b> Engineers use multi-stage <b>Synchronizers</b> (typically two back-to-back D flip-flops) to allow the metastable signal an extra clock cycle to resolve before it is used by the functional logic.
            </div>
        </section>

        <section id="solutions">
            <h2>12. Engineering Resolution Strategies</h2>
            <p>
                When timing fails, engineers utilize several standard "Design Fixes":
            </p>
            <h3>Fixing Setup Violations (Data too Slow):</h3>
            <ul>
                <li><b>Pipelining:</b> Add an extra register in the middle of a long combinational path. This increases latency but raises the clock frequency.</li>
                <li><b>Gate Sizing:</b> Replace standard gates with higher-drive-strength cells (larger transistors) that can charge capacitances faster.</li>
                <li><b>Logic Restructuring:</b> Flatten logic to reduce the "Logic Depth" (number of gates in a row).</li>
            </ul>

            <h3>Fixing Hold Violations (Data too Fast):</h3>
            <ul>
                <li><b>Buffer Insertion:</b> Add "Delay Buffers" to the data path. This slows down the signal without changing its logic.</li>
                <li><b>Lockup Latches:</b> Used in scan-chains to ensure that data captured by one clock edge isn't immediately overwritten by the next.</li>
                <li><b>CTS Optimization:</b> Improve the clock tree to ensure the clock arrives at the capturing flop earlier.</li>
            </ul>
        </section>

        <section id="faq">
            <h2>13. Advanced Architectural FAQ</h2>
            <div style="display:flex; flex-direction:column; gap:2rem;">
                <div>
                    <strong style="color:var(--accent); font-size:1.1rem;">Q: What is the "Aperture Time"?</strong>
                    <p>Aperture time is the sum of Setup and Hold time (t<sub>su</sub> + t<sub>h</sub>). It represents the absolute minimum "Forbidden Zone" during which the input must remain frozen for a valid sampling event.</p>
                </div>
                <div>
                    <strong style="color:var(--accent); font-size:1.1rem;">Q: Why does low voltage worsen Setup time?</strong>
                    <p>In CMOS logic, the delay of a gate is roughly proportional to 1/(V<sub>dd</sub> - V<sub>th</sub>). As supply voltage drops, the current available to charge output nodes decreases, significantly increasing propagation delays.</p>
                </div>
                <div>
                    <strong style="color:var(--accent); font-size:1.1rem;">Q: What is a "False Path"?</strong>
                    <p>A False Path is a timing path that physically exists in the netlist but can never be logically sensitized (e.g., paths between asynchronous reset synchronizers). Engineers mark these as False Paths to prevent the STA tool from wasting resources trying to "fix" impossible timing.</p>
                </div>
            </div>
        </section>

        <footer>
            <p>Â© 2026 EcrioniX | Engineering timing perfection for the next generation of silicon.</p>
        </footer>
    </article>
</div>

<script>
    /* ===== LAB SIMULATOR LOGIC ===== */
    const SETUP_REQ = 45;
    const HOLD_REQ = 30;
    const CLK_EDGE = 400;

    function updateLab() {
        const arrival = parseInt(document.getElementById('data-slider').value);
        const dataPath = document.getElementById('data-path');
        const setupSlackVal = document.getElementById('setup-slack-val');
        const holdSlackVal = document.getElementById('hold-slack-val');
        const statusBox = document.getElementById('status-box');

        // Update SVG Path
        const newPath = `M50 160 H${arrival} L${arrival + 30} 110 H750`;
        dataPath.setAttribute('d', newPath);

        // Calculations
        // Violation if data edge transition ends inside the setup window (before CLK)
        // or starts inside the hold window (after CLK)
        const setupSlack = (CLK_EDGE - SETUP_REQ) - (arrival + 30);
        const holdSlack = (arrival) - (CLK_EDGE + HOLD_REQ);

        setupSlackVal.innerText = `Setup Slack: ${setupSlack}ps`;
        holdSlackVal.innerText = `Hold Slack: ${holdSlack}ps`;

        // Styling Slack Values
        setupSlackVal.style.color = setupSlack < 0 ? 'var(--danger)' : 'var(--success)';
        holdSlackVal.style.color = holdSlack < 0 ? 'var(--danger)' : 'var(--success)';

        if (setupSlack < 0 || holdSlack < 0) {
            statusBox.innerText = "TIMING VIOLATION DETECTED";
            statusBox.className = "status-badge status-fail";
            dataPath.setAttribute('stroke', 'var(--danger)');
        } else {
            statusBox.innerText = "TIMING REQUIREMENTS PASSED";
            statusBox.className = "status-badge status-pass";
            dataPath.setAttribute('stroke', 'var(--accent)');
        }
        
        // Add a subtle glow to the data path
        dataPath.style.filter = `drop-shadow(0 0 5px ${setupSlack < 0 || holdSlack < 0 ? 'rgba(239,68,68,0.5)' : 'rgba(5,150,105,0.3)'})`;
    }

    // Initial Trigger
    window.onload = updateLab;
</script>

</body>
</html>
