
*** Running vivado
    with args -log picorv32_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source picorv32_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/cdrewes/.Xilinx/Vivado/Vivado_init.tcl'
no such variable
    (read trace on "::env(HDK_SHELL_DIR)")
    invoked from within
"source $::env(HDK_SHELL_DIR)/hlx/hlx_setup.tcl"
    (file "/home/cdrewes/.Xilinx/Vivado/Vivado_init.tcl" line 1)
source picorv32_wrapper.tcl -notrace
Command: link_design -top picorv32_wrapper -part xc7z020clg400-1 -reconfig_partitions cp_F_const
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/cp_0_const_synth_1/coprocessor.dcp' for cell 'cp_F_const'
INFO: [Netlist 29-17] Analyzing 420 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'picorv32_i/subprocessorClk/clk_in1' is not directly connected to top level port. Synthesis is ignored for /data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.srcs/sources_1/bd/picorv32/ip/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0.edf but preserved for implementation. [/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.srcs/sources_1/bd/picorv32/ip/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0.edf:48644]
Parsing XDC File [/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/impl_1/picorv32_wrapper_routed_bb/picorv32_wrapper_board.xdc]
Finished Parsing XDC File [/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/impl_1/picorv32_wrapper_routed_bb/picorv32_wrapper_board.xdc]
Parsing XDC File [/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/impl_1/picorv32_wrapper_routed_bb/picorv32_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.srcs/sources_1/bd/picorv32/ip/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.srcs/sources_1/bd/picorv32/ip/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2103.238 ; gain = 499.594 ; free physical = 37301 ; free virtual = 403511
Finished Parsing XDC File [/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/impl_1/picorv32_wrapper_routed_bb/picorv32_wrapper_early.xdc]
Parsing XDC File [/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/impl_1/picorv32_wrapper_routed_bb/picorv32_wrapper.xdc]
Finished Parsing XDC File [/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/impl_1/picorv32_wrapper_routed_bb/picorv32_wrapper.xdc]
Parsing XDC File [/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/impl_1/picorv32_wrapper_routed_bb/picorv32_wrapper_late.xdc]
Finished Parsing XDC File [/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/impl_1/picorv32_wrapper_routed_bb/picorv32_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2119.238 ; gain = 11.000 ; free physical = 37243 ; free virtual = 403453
Restored from archive | CPU: 0.790000 secs | Memory: 10.517906 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2119.238 ; gain = 11.000 ; free physical = 37243 ; free virtual = 403453
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  SRLC32E => SRL16E: 2 instances

10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:02:27 . Memory (MB): peak = 2122.238 ; gain = 910.789 ; free physical = 37292 ; free virtual = 403502
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file picorv32_processing_system7_0_0.hwdef does not exist for instance picorv32_i/processing_system7_0/inst
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2194.273 ; gain = 64.031 ; free physical = 37281 ; free virtual = 403491

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2046527f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2194.273 ; gain = 0.000 ; free physical = 37273 ; free virtual = 403483

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2046527f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2194.273 ; gain = 0.000 ; free physical = 37282 ; free virtual = 403492
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2046527f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2194.273 ; gain = 0.000 ; free physical = 37281 ; free virtual = 403491
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2046527f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2194.273 ; gain = 0.000 ; free physical = 37281 ; free virtual = 403491
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2046527f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2194.273 ; gain = 0.000 ; free physical = 37280 ; free virtual = 403490
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2046527f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2194.273 ; gain = 0.000 ; free physical = 37281 ; free virtual = 403491
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2046527f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2194.273 ; gain = 0.000 ; free physical = 37281 ; free virtual = 403491
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2194.273 ; gain = 0.000 ; free physical = 37281 ; free virtual = 403491
Ending Logic Optimization Task | Checksum: 2bf4c9e71

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2194.273 ; gain = 0.000 ; free physical = 37282 ; free virtual = 403492

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 292774e7b

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2238.258 ; gain = 43.984 ; free physical = 37283 ; free virtual = 403493

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 292774e7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2238.258 ; gain = 0.000 ; free physical = 37283 ; free virtual = 403494
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2238.258 ; gain = 116.020 ; free physical = 37283 ; free virtual = 403494
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2238.258 ; gain = 0.000 ; free physical = 37261 ; free virtual = 403488
INFO: [Common 17-1381] The checkpoint '/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/child_0_impl_1/picorv32_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file picorv32_wrapper_drc_opted.rpt -pb picorv32_wrapper_drc_opted.pb -rpx picorv32_wrapper_drc_opted.rpx
Command: report_drc -file picorv32_wrapper_drc_opted.rpt -pb picorv32_wrapper_drc_opted.pb -rpx picorv32_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/cdrewes/GPCP/designs/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/child_0_impl_1/picorv32_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2326.301 ; gain = 88.043 ; free physical = 37137 ; free virtual = 403352
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
CRITICAL WARNING: [DRC HDPR-45] Reconfig Pblock should range all grid types covered by the Pblock rectangles: The Pblock for Reconfigurable cell 'cp_F_const' spans site types that are not included in the Pblock range. To ensure routability, it is strongly recommended that the following ranged sites to be included in the Pblock:
	SLICE
	DSP48
	RAMB18
	RAMB36
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2326.301 ; gain = 0.000 ; free physical = 37134 ; free virtual = 403349
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 188216488

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2326.301 ; gain = 0.000 ; free physical = 37134 ; free virtual = 403349
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2326.301 ; gain = 0.000 ; free physical = 37137 ; free virtual = 403352

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Constraints 18-1067] The PPLOC placement is highly congested in PBLOCK coprocessor and it may cause un-route later. Please enlarge the PBLOCK size
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15d61d637

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2326.301 ; gain = 0.000 ; free physical = 37118 ; free virtual = 403333

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 240bb0f04

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2326.301 ; gain = 0.000 ; free physical = 37144 ; free virtual = 403360

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 240bb0f04

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2326.301 ; gain = 0.000 ; free physical = 37144 ; free virtual = 403360
Phase 1 Placer Initialization | Checksum: 240bb0f04

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2326.301 ; gain = 0.000 ; free physical = 37098 ; free virtual = 403314

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 27cf40366

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37113 ; free virtual = 403328

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2367.973 ; gain = 0.000 ; free physical = 37122 ; free virtual = 403337

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1fa82b9c4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37123 ; free virtual = 403338
Phase 2 Global Placement | Checksum: 20c76fe96

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37123 ; free virtual = 403339

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20c76fe96

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37123 ; free virtual = 403339

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21b696cf6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37120 ; free virtual = 403335

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2cdf33380

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37120 ; free virtual = 403336

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2cdf33380

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37120 ; free virtual = 403336

Phase 3.5 Small Shape Detail Placement
CRITICAL WARNING: [Constraints 18-1067] The PPLOC placement is highly congested in PBLOCK coprocessor and it may cause un-route later. Please enlarge the PBLOCK size
Phase 3.5 Small Shape Detail Placement | Checksum: 25c94ba2e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37117 ; free virtual = 403332

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 25c94ba2e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37117 ; free virtual = 403332

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 25c94ba2e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37117 ; free virtual = 403332
Phase 3 Detail Placement | Checksum: 25c94ba2e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37118 ; free virtual = 403333

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11e44875f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11e44875f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37120 ; free virtual = 403336
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.741. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1aa961d47

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37121 ; free virtual = 403336
Phase 4.1 Post Commit Optimization | Checksum: 1aa961d47

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37121 ; free virtual = 403336

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1aa961d47

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37121 ; free virtual = 403336

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f8a2f5c5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37122 ; free virtual = 403338

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 22ea35905

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37122 ; free virtual = 403338
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22ea35905

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37123 ; free virtual = 403338
Ending Placer Task | Checksum: 17d1c8ad4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37149 ; free virtual = 403365
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2367.973 ; gain = 41.672 ; free physical = 37150 ; free virtual = 403366
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2367.973 ; gain = 0.000 ; free physical = 37128 ; free virtual = 403362
INFO: [Common 17-1381] The checkpoint '/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/child_0_impl_1/picorv32_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file picorv32_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2367.973 ; gain = 0.000 ; free physical = 37128 ; free virtual = 403349
INFO: [runtcl-4] Executing : report_utilization -file picorv32_wrapper_utilization_placed.rpt -pb picorv32_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2367.973 ; gain = 0.000 ; free physical = 37081 ; free virtual = 403302
INFO: [runtcl-4] Executing : report_control_sets -verbose -file picorv32_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2367.973 ; gain = 0.000 ; free physical = 37095 ; free virtual = 403316
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d31c8e6f ConstDB: 0 ShapeSum: 5bf323e7 RouteDB: 4e0cd87e

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16d26c4be

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2399.605 ; gain = 31.633 ; free physical = 37026 ; free virtual = 403247
Post Restoration Checksum: NetGraph: cc71c818 NumContArr: 42e17ab0 Constraints: 8313edfb Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1926730c3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2399.605 ; gain = 31.633 ; free physical = 37027 ; free virtual = 403249

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1926730c3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2414.594 ; gain = 46.621 ; free physical = 36989 ; free virtual = 403210

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1926730c3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2414.594 ; gain = 46.621 ; free physical = 36989 ; free virtual = 403210
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21159544e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.648 ; gain = 56.676 ; free physical = 36977 ; free virtual = 403198
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.623  | TNS=0.000  | WHS=-0.196 | THS=-36.826|

Phase 2 Router Initialization | Checksum: 1faf0c4a9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.648 ; gain = 56.676 ; free physical = 36976 ; free virtual = 403197

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2496207ce

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2424.648 ; gain = 56.676 ; free physical = 36974 ; free virtual = 403195

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.623  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 28a82029e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2424.648 ; gain = 56.676 ; free physical = 36973 ; free virtual = 403195
Phase 4 Rip-up And Reroute | Checksum: 28a82029e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2424.648 ; gain = 56.676 ; free physical = 36973 ; free virtual = 403194

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2ef547b8a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2424.648 ; gain = 56.676 ; free physical = 36973 ; free virtual = 403194
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.738  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2ef547b8a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2424.648 ; gain = 56.676 ; free physical = 36973 ; free virtual = 403194

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2ef547b8a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2424.648 ; gain = 56.676 ; free physical = 36973 ; free virtual = 403194
Phase 5 Delay and Skew Optimization | Checksum: 2ef547b8a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2424.648 ; gain = 56.676 ; free physical = 36973 ; free virtual = 403194

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 341814c82

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2424.648 ; gain = 56.676 ; free physical = 36972 ; free virtual = 403193
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.738  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 338be5b7e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2424.648 ; gain = 56.676 ; free physical = 36972 ; free virtual = 403193
Phase 6 Post Hold Fix | Checksum: 338be5b7e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2424.648 ; gain = 56.676 ; free physical = 36972 ; free virtual = 403193

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00719685 %
  Global Horizontal Routing Utilization  = 0.010142 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2c8ffe82b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2424.648 ; gain = 56.676 ; free physical = 36962 ; free virtual = 403183

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2c8ffe82b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2424.648 ; gain = 56.676 ; free physical = 36989 ; free virtual = 403210

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20b30464a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2424.648 ; gain = 56.676 ; free physical = 36935 ; free virtual = 403156

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.738  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20b30464a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2424.648 ; gain = 56.676 ; free physical = 36887 ; free virtual = 403108
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 2457.660 ; gain = 89.688 ; free physical = 36977 ; free virtual = 403198

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2457.660 ; gain = 89.688 ; free physical = 36977 ; free virtual = 403198
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2457.660 ; gain = 0.000 ; free physical = 36961 ; free virtual = 403201
INFO: [Common 17-1381] The checkpoint '/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/child_0_impl_1/picorv32_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file picorv32_wrapper_drc_routed.rpt -pb picorv32_wrapper_drc_routed.pb -rpx picorv32_wrapper_drc_routed.rpx
Command: report_drc -file picorv32_wrapper_drc_routed.rpt -pb picorv32_wrapper_drc_routed.pb -rpx picorv32_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/child_0_impl_1/picorv32_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file picorv32_wrapper_methodology_drc_routed.rpt -pb picorv32_wrapper_methodology_drc_routed.pb -rpx picorv32_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file picorv32_wrapper_methodology_drc_routed.rpt -pb picorv32_wrapper_methodology_drc_routed.pb -rpx picorv32_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/child_0_impl_1/picorv32_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2479.664 ; gain = 14.000 ; free physical = 36890 ; free virtual = 403117
INFO: [runtcl-4] Executing : report_power -file picorv32_wrapper_power_routed.rpt -pb picorv32_wrapper_power_summary_routed.pb -rpx picorv32_wrapper_power_routed.rpx
Command: report_power -file picorv32_wrapper_power_routed.rpt -pb picorv32_wrapper_power_summary_routed.pb -rpx picorv32_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file picorv32_wrapper_route_status.rpt -pb picorv32_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file picorv32_wrapper_timing_summary_routed.rpt -pb picorv32_wrapper_timing_summary_routed.pb -rpx picorv32_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file picorv32_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file picorv32_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file picorv32_wrapper_bus_skew_routed.rpt -pb picorv32_wrapper_bus_skew_routed.pb -rpx picorv32_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2576.840 ; gain = 0.000 ; free physical = 36906 ; free virtual = 403140
INFO: [Common 17-1381] The checkpoint '/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/child_0_impl_1/cp_F_const_cp_0_const_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Oct 11 12:51:32 2021...

*** Running vivado
    with args -log picorv32_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source picorv32_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/cdrewes/.Xilinx/Vivado/Vivado_init.tcl'
no such variable
    (read trace on "::env(HDK_SHELL_DIR)")
    invoked from within
"source $::env(HDK_SHELL_DIR)/hlx/hlx_setup.tcl"
    (file "/home/cdrewes/.Xilinx/Vivado/Vivado_init.tcl" line 1)
source picorv32_wrapper.tcl -notrace
Command: pr_verify -full_check -initial /data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/impl_1/picorv32_wrapper_routed.dcp -additional /data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/child_0_impl_1/picorv32_wrapper_routed.dcp -file child_0_impl_1_pr_verify.log
INFO: [Netlist 29-17] Analyzing 420 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'picorv32_i/subprocessorClk/clk_in1' is not directly connected to top level port. Synthesis is ignored for /data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.srcs/sources_1/bd/picorv32/ip/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0.edf but preserved for implementation. [/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.srcs/sources_1/bd/picorv32/ip/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0.edf:48644]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:01 . Memory (MB): peak = 2021.320 ; gain = 15.000 ; free physical = 35259 ; free virtual = 401494
Restored from archive | CPU: 1.040000 secs | Memory: 11.744865 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:01 . Memory (MB): peak = 2021.320 ; gain = 15.000 ; free physical = 35259 ; free virtual = 401494
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Vivado 12-3501] pr_verify /data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/impl_1/picorv32_wrapper_routed.dcp /data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/child_0_impl_1/picorv32_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 420 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'picorv32_i/subprocessorClk/clk_in1' is not directly connected to top level port. Synthesis is ignored for /data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.srcs/sources_1/bd/picorv32/ip/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0.edf but preserved for implementation. [/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.srcs/sources_1/bd/picorv32/ip/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0.edf:48644]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2256.602 ; gain = 13.000 ; free physical = 35101 ; free virtual = 401336
Restored from archive | CPU: 0.700000 secs | Memory: 10.919434 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2256.602 ; gain = 13.000 ; free physical = 35101 ; free virtual = 401336
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: /data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/impl_1/picorv32_wrapper_routed.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 134
  Number of static tiles compared           = 15190
  Number of static sites compared           = 2041
  Number of static cells compared           = 10720
  Number of static routed nodes compared    = 139549
  Number of static routed pips compared     = 129883

DCP2: /data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/child_0_impl_1/picorv32_wrapper_routed.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 134
  Number of static tiles compared           = 15190
  Number of static sites compared           = 2041
  Number of static cells compared           = 10720
  Number of static routed nodes compared    = 139549
  Number of static routed pips compared     = 129883
INFO: [Vivado 12-3253] PR_VERIFY: check points /data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/impl_1/picorv32_wrapper_routed.dcp and /data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.runs/child_0_impl_1/picorv32_wrapper_routed.dcp are compatible
pr_verify: Time (s): cpu = 00:00:33 ; elapsed = 00:02:43 . Memory (MB): peak = 2345.629 ; gain = 1165.703 ; free physical = 35350 ; free virtual = 401585
Command: open_checkpoint picorv32_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2345.629 ; gain = 0.000 ; free physical = 35351 ; free virtual = 401585
INFO: [Netlist 29-17] Analyzing 420 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'picorv32_i/subprocessorClk/clk_in1' is not directly connected to top level port. Synthesis is ignored for /data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.srcs/sources_1/bd/picorv32/ip/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0.edf but preserved for implementation. [/data/cdrewes/GPCP/designs/picorv32/axi/picorv32/picorv32.srcs/sources_1/bd/picorv32/ip/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0/picorv32_subprocessorClk_0.edf:48644]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2345.629 ; gain = 0.000 ; free physical = 35230 ; free virtual = 401464
Restored from archive | CPU: 0.790000 secs | Memory: 10.868805 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2345.629 ; gain = 0.000 ; free physical = 35230 ; free virtual = 401464
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2345.629 ; gain = 0.000 ; free physical = 35224 ; free virtual = 401459
Command: write_bitstream -force -no_partial_bitfile picorv32_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd0 output picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd0__0 output picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd0 multiplier stage picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd0__0 multiplier stage picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd_reg__0 multiplier stage picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd_reg__2 multiplier stage picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "coprocessor" Reconfigurable Module "cp_F_const"
INFO: [Vivado 12-4752] Design contains reconfigurable partitions, but no partial bit files will be generated since -no_partial_bitfile option was specified.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./picorv32_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:02:27 . Memory (MB): peak = 2573.148 ; gain = 227.520 ; free physical = 36000 ; free virtual = 402247
Command: write_bitstream -force -cell cp_F_const cp_F_const_cp_0_const_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd0 output picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd0__0 output picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd0 multiplier stage picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd0__0 multiplier stage picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd_reg__0 multiplier stage picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd_reg__2 multiplier stage picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "coprocessor" Reconfigurable Module "cp_F_const"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "coprocessor"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 31782912 bits.
Writing bitstream ./cp_F_const_cp_0_const_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2605.164 ; gain = 32.016 ; free physical = 36021 ; free virtual = 402272
INFO: [Common 17-206] Exiting Vivado at Mon Oct 11 13:26:27 2021...
