[
    {
        "nodes": [
            {
                "id": 0,
                "content": "clk",
                "type": "input port"
            },
            {
                "id": 1,
                "content": "rst_n",
                "type": "input port"
            },
            {
                "id": 2,
                "content": "Q",
                "type": "output port"
            },
            {
                "id": 3,
                "content": "reg_inst",
                "type": "submodule"
            },
            {
                "id": 4,
                "content": "logic_inst",
                "type": "submodule"
            }
        ],
        "edge_attrs": [],
        "connectivity": [
            [
                0,
                1,
                0,
                1,
                3,
                4
            ],
            [
                3,
                3,
                4,
                4,
                4,
                2
            ]
        ]
    }
]