#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct 17 17:50:16 2021
# Process ID: 7528
# Current directory: D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1
# Command line: vivado.exe -log conv_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv_top.tcl
# Log file: D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1/conv_top.vds
# Journal file: D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source conv_top.tcl -notrace
Command: synth_design -top conv_top -part xcvu440-flga2892-1-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu440'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11952 
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_array [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:4655]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_atom_7 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7868]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_atom_6 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:8134]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_atom_5 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:8400]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_atom_4 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:8666]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_atom_3 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:8932]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_atom_2 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:9198]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_atom_1 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:9464]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_atom [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:9730]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_63 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:9996]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_62 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10050]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_61 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10104]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_60 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10158]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_59 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10212]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_58 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10266]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_57 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10320]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_56 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10374]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_55 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10428]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_54 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10482]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_53 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10536]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_52 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10590]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_51 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10644]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_50 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10698]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_49 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10752]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_48 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10806]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_47 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10860]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_46 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10914]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_45 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:10968]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_44 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11022]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_43 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11076]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_42 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11130]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_41 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11184]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_40 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11238]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_39 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11292]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_38 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11346]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_37 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11400]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_36 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11454]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_35 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11508]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_34 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11562]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_33 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11616]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_32 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11670]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_31 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11724]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_30 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11778]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_29 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11832]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_28 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11886]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_27 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11940]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_26 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11994]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_25 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12048]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_24 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12102]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_23 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12156]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_22 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12210]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_21 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12264]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_20 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12318]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_19 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12372]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_18 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12426]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_17 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12480]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_16 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12534]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_15 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12588]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_14 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12642]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_13 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12696]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_12 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12750]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_11 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12804]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_10 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12858]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_9 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12912]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_8 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12966]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_7 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13020]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_6 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13074]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_5 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13128]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_4 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13182]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_3 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13236]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_2 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13290]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit_1 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13344]
WARNING: [Synth 8-2490] overwriting previous definition of module mac_acc_unit [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13398]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_63 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13452]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_62 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13711]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_61 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13970]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_60 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:14229]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_59 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:14488]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_58 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:14747]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_57 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:15006]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_56 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:15265]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_55 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:15524]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_54 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:15783]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_53 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:16042]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_52 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:16301]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_51 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:16560]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_50 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:16819]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_49 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:17078]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_48 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:17337]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_47 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:17596]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_46 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:17855]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_45 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:18114]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_44 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:18373]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_43 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:18632]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_42 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:18891]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_41 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:19150]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_40 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:19409]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_39 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:19668]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_38 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:19927]
WARNING: [Synth 8-2490] overwriting previous definition of module fp_acc_37 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:20186]
INFO: [Common 17-14] Message 'Synth 8-2490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 489.246 ; gain = 115.527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'conv_top' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:605]
INFO: [Synth 8-6157] synthesizing module 'read_req4conv' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:6987]
WARNING: [Synth 8-6014] Unused sequential element param_fea_channel_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7846]
WARNING: [Synth 8-6014] Unused sequential element param_wt_width_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7847]
WARNING: [Synth 8-6014] Unused sequential element param_wt_height_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7848]
WARNING: [Synth 8-6014] Unused sequential element param_wt_channel_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7849]
WARNING: [Synth 8-6014] Unused sequential element param_kerNum_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7850]
WARNING: [Synth 8-6014] Unused sequential element param_o_width_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7851]
WARNING: [Synth 8-6014] Unused sequential element param_o_height_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7852]
WARNING: [Synth 8-6014] Unused sequential element param_o_channel_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7853]
WARNING: [Synth 8-6014] Unused sequential element param_bot_pad_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7855]
WARNING: [Synth 8-6014] Unused sequential element param_right_pad_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7857]
WARNING: [Synth 8-6014] Unused sequential element param_par_acc_cnt_reg was removed.  [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7862]
INFO: [Synth 8-6155] done synthesizing module 'read_req4conv' (1#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:6987]
INFO: [Synth 8-6157] synthesizing module 'dataType_cvt_in' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:6153]
INFO: [Synth 8-6155] done synthesizing module 'dataType_cvt_in' (2#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:6153]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_array' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:4655]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_atom' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:9730]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13398]
INFO: [Synth 8-6157] synthesizing module 'fp_multiply' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:30026]
INFO: [Synth 8-6157] synthesizing module 'fp_multi_bb' [D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1/.Xil/Vivado-7528-LAPTOP-EEFVGB2U/realtime/fp_multi_bb_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_multi_bb' (3#1) [D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1/.Xil/Vivado-7528-LAPTOP-EEFVGB2U/realtime/fp_multi_bb_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_multiply' (4#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:30026]
INFO: [Synth 8-6157] synthesizing module 'fp_acc' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:29769]
INFO: [Synth 8-6157] synthesizing module 'fp_adder' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:30188]
INFO: [Synth 8-6157] synthesizing module 'fp_adder_bb' [D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1/.Xil/Vivado-7528-LAPTOP-EEFVGB2U/realtime/fp_adder_bb_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_adder_bb' (5#1) [D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1/.Xil/Vivado-7528-LAPTOP-EEFVGB2U/realtime/fp_adder_bb_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_adder' (6#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:30188]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc' (7#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:29769]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit' (8#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13398]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_1' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13344]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_1' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:29510]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_1' (9#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:29510]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_1' (10#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13344]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_2' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13290]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_2' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:29251]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_2' (11#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:29251]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_2' (12#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13290]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_3' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13236]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_3' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:28992]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_3' (13#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:28992]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_3' (14#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13236]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_4' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13182]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_4' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:28733]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_4' (15#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:28733]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_4' (16#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13182]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_5' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13128]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_5' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:28474]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_5' (17#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:28474]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_5' (18#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13128]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_6' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13074]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_6' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:28215]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_6' (19#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:28215]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_6' (20#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13074]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_7' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13020]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_7' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:27956]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_7' (21#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:27956]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_7' (22#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:13020]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_atom' (23#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:9730]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_atom_1' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:9464]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_8' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12966]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_8' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:27697]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_8' (24#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:27697]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_8' (25#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12966]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_9' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12912]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_9' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:27438]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_9' (26#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:27438]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_9' (27#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12912]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_10' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12858]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_10' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:27179]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_10' (28#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:27179]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_10' (29#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12858]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_11' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12804]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_11' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:26920]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_11' (30#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:26920]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_11' (31#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12804]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_12' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12750]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_12' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:26661]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_12' (32#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:26661]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_12' (33#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12750]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_13' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12696]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_13' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:26402]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_13' (34#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:26402]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_13' (35#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12696]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_14' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12642]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_14' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:26143]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_14' (36#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:26143]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_14' (37#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12642]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_15' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12588]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_15' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:25884]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_15' (38#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:25884]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_15' (39#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12588]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_atom_1' (40#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:9464]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_atom_2' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:9198]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_16' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12534]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_16' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:25625]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_16' (41#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:25625]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_16' (42#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12534]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_17' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12480]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_17' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:25366]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_17' (43#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:25366]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_17' (44#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12480]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_18' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12426]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_18' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:25107]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_18' (45#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:25107]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_18' (46#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12426]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_19' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12372]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_19' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:24848]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_19' (47#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:24848]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_19' (48#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12372]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_20' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12318]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_20' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:24589]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_20' (49#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:24589]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_20' (50#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12318]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_21' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12264]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_21' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:24330]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_21' (51#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:24330]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_21' (52#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12264]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_22' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12210]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_22' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:24071]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_22' (53#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:24071]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_22' (54#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12210]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_23' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12156]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_23' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:23812]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_23' (55#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:23812]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_23' (56#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12156]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_atom_2' (57#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:9198]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_atom_3' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:8932]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_24' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12102]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_24' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:23553]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_24' (58#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:23553]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_24' (59#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12102]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_25' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12048]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_25' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:23294]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_25' (60#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:23294]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_25' (61#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:12048]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_26' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11994]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_26' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:23035]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_26' (62#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:23035]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_26' (63#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11994]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_27' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11940]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_27' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:22776]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_27' (64#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:22776]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_27' (65#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11940]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_28' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11886]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_28' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:22517]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_28' (66#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:22517]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_28' (67#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11886]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_29' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11832]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_29' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:22258]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_29' (68#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:22258]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_29' (69#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11832]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_30' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11778]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_30' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:21999]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_30' (70#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:21999]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_30' (71#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11778]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_31' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11724]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_31' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:21740]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_31' (72#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:21740]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_31' (73#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11724]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_atom_3' (74#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:8932]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_atom_4' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:8666]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_32' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11670]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_32' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:21481]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_32' (75#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:21481]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_32' (76#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11670]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_33' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11616]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_33' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:21222]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_33' (77#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:21222]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_33' (78#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11616]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_34' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11562]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_34' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:20963]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_34' (79#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:20963]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_34' (80#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11562]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_35' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11508]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_35' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:20704]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_35' (81#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:20704]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_35' (82#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11508]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_36' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11454]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_36' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:20445]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_36' (83#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:20445]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_36' (84#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11454]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_37' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11400]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_37' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:20186]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_37' (85#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:20186]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_37' (86#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11400]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_38' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11346]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_38' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:19927]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_38' (87#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:19927]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_38' (88#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11346]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_39' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11292]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_39' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:19668]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_39' (89#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:19668]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_39' (90#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11292]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_atom_4' (91#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:8666]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_atom_5' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:8400]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_40' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11238]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_40' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:19409]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_40' (92#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:19409]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_40' (93#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11238]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_41' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11184]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_41' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:19150]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_41' (94#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:19150]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_41' (95#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11184]
INFO: [Synth 8-6157] synthesizing module 'mac_acc_unit_42' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11130]
INFO: [Synth 8-6157] synthesizing module 'fp_acc_42' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:18891]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_42' (96#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:18891]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_42' (97#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11130]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_43' (98#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:18632]
INFO: [Synth 8-6155] done synthesizing module 'mac_acc_unit_43' (99#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:11076]
INFO: [Synth 8-6155] done synthesizing module 'fp_acc_44' (100#1) [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:18373]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_fea_channel[15]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_fea_channel[14]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_fea_channel[13]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_fea_channel[12]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_fea_channel[11]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_fea_channel[10]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_fea_channel[9]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_fea_channel[8]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_fea_channel[7]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_fea_channel[6]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_fea_channel[5]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_fea_channel[4]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_fea_channel[3]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_fea_channel[2]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_fea_channel[1]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_fea_channel[0]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_width[15]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_width[14]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_width[13]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_width[12]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_width[11]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_width[10]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_width[9]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_width[8]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_width[7]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_width[6]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_width[5]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_width[4]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_width[3]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_width[2]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_width[1]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_width[0]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_height[15]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_height[14]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_height[13]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_height[12]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_height[11]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_height[10]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_height[9]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_height[8]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_height[7]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_height[6]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_height[5]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_height[4]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_height[3]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_height[2]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_height[1]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_height[0]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_channel[15]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_channel[14]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_channel[13]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_channel[12]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_channel[11]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_channel[10]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_channel[9]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_channel[8]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_channel[7]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_channel[6]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_channel[5]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_channel[4]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_channel[3]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_channel[2]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_channel[1]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_wt_channel[0]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_kerNum[15]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_kerNum[14]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_kerNum[13]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_kerNum[12]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_kerNum[11]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_kerNum[10]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_kerNum[9]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_kerNum[8]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_kerNum[7]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_kerNum[6]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_kerNum[5]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_kerNum[4]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_kerNum[3]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_kerNum[2]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_kerNum[1]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_kerNum[0]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_width[15]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_width[14]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_width[13]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_width[12]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_width[11]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_width[10]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_width[9]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_width[8]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_width[7]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_width[6]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_width[5]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_width[4]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_width[3]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_width[2]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_width[1]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_width[0]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_height[15]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_height[14]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_height[13]
WARNING: [Synth 8-3331] design read_req4conv has unconnected port cfg_o_height[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 595.859 ; gain = 222.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 595.859 ; gain = 222.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 595.859 ; gain = 222.141
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu440-flga2892-1-c
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_1/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_1/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_2/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_2/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_3/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_3/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_4/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_4/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_5/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_5/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_6/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_6/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_7/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_7/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_0/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_0/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_1/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_1/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_2/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_2/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_3/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_3/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_4/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_4/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_5/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_5/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_6/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_6/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_7/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_7/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_0/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_0/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_1/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_1/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_2/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_2/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_3/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_3/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_4/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_4/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_5/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_5/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_6/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_6/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_7/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_7/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_0/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_0/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_1/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_1/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_2/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_2/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_3/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_3/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_4/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_4/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_5/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_5/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_6/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_6/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_7/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_7/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_0/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_0/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_1/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_1/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_2/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_2/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_3/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_3/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_4/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_4/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_5/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_5/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_6/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_6/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_7/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_7/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_0/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_0/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_1/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_1/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_2/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_2/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_3/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_3/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_4/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_4/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_5/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_5/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_6/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_6/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_7/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_7/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_0/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_0/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_1/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_1/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_2/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_2/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_3/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_3/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_4/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_4/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_5/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_5/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_6/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_6/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_7/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_7/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_0/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_0/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_1/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_1/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_2/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_2/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_3/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_3/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_4/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_4/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_5/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_5/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_6/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_6/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_7/acc/fp_adder_64/fp_adder_64'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/fp_adder_bb/fp_adder_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_7/acc/fp_adder_64/fp_adder_64'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_0/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_0/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_1/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_1/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_2/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_2/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_3/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_3/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_4/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_4/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_5/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_5/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_6/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_6/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_7/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_0/mac_7/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_0/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_0/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_1/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_1/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_2/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_2/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_3/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_3/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_4/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_4/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_5/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_5/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_6/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_6/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_7/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_1_1/mac_7/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_0/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_0/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_1/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_1/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_2/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_2/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_3/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_3/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_4/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_4/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_5/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_5/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_6/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_6/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_7/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_2_1/mac_7/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_0/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_0/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_1/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_1/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_2/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_2/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_3/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_3/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_4/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_4/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_5/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_5/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_6/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_6/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_7/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_3_1/mac_7/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_0/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_0/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_1/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_1/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_2/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_2/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_3/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_3/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_4/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_4/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_5/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_5/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_6/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_6/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_7/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_4_1/mac_7/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_0/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_0/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_1/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_1/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_2/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_2/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_3/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_3/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_4/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_4/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_5/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_5/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_6/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_6/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_7/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_5_1/mac_7/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_0/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_0/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_1/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_1/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_2/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_2/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_3/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_3/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_4/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_4/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_5/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_5/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_6/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_6/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_7/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_6_1/mac_7/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_0/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_0/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_1/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_1/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_2/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_2/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_3/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_3/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_4/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_4/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_5/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_5/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_6/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_6/multi/fp_multi'
Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_7/multi/fp_multi'
Finished Parsing XDC File [d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb/fp_multi_in_context.xdc] for cell 'conv_core/mac_acc_atom_7_1/mac_7/multi/fp_multi'
Parsing XDC File [D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1589.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1589.887 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1589.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1589.887 ; gain = 1216.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu440-flga2892-1-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1589.887 ; gain = 1216.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_0/mac_1/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_0/mac_2/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_0/mac_3/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_0/mac_4/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_0/mac_5/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_0/mac_6/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_0/mac_7/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_1_1/mac_0/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_1_1/mac_1/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_1_1/mac_2/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_1_1/mac_3/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_1_1/mac_4/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_1_1/mac_5/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_1_1/mac_6/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_1_1/mac_7/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_2_1/mac_0/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_2_1/mac_1/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_2_1/mac_2/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_2_1/mac_3/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_2_1/mac_4/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_2_1/mac_5/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_2_1/mac_6/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_2_1/mac_7/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_3_1/mac_0/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_3_1/mac_1/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_3_1/mac_2/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_3_1/mac_3/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_3_1/mac_4/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_3_1/mac_5/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_3_1/mac_6/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_3_1/mac_7/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_4_1/mac_0/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_4_1/mac_1/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_4_1/mac_2/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_4_1/mac_3/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_4_1/mac_4/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_4_1/mac_5/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_4_1/mac_6/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_4_1/mac_7/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_5_1/mac_0/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_5_1/mac_1/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_5_1/mac_2/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_5_1/mac_3/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_5_1/mac_4/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_5_1/mac_5/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_5_1/mac_6/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_5_1/mac_7/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_6_1/mac_0/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_6_1/mac_1/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_6_1/mac_2/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_6_1/mac_3/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_6_1/mac_4/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_6_1/mac_5/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_6_1/mac_6/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_6_1/mac_7/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_7_1/mac_0/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_7_1/mac_1/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_7_1/mac_2/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_7_1/mac_3/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_7_1/mac_4/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_7_1/mac_5/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_7_1/mac_6/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_7_1/mac_7/acc/fp_adder_64/fp_adder_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_0/mac_0/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_0/mac_1/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_0/mac_2/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_0/mac_3/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_0/mac_4/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_0/mac_5/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_0/mac_6/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_0/mac_7/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_1_1/mac_0/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_1_1/mac_1/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_1_1/mac_2/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_1_1/mac_3/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_1_1/mac_4/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_1_1/mac_5/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_1_1/mac_6/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_1_1/mac_7/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_2_1/mac_0/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_2_1/mac_1/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_2_1/mac_2/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_2_1/mac_3/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_2_1/mac_4/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_2_1/mac_5/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_2_1/mac_6/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_2_1/mac_7/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_3_1/mac_0/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_3_1/mac_1/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_3_1/mac_2/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_3_1/mac_3/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_3_1/mac_4/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_3_1/mac_5/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_3_1/mac_6/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_3_1/mac_7/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_4_1/mac_0/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_4_1/mac_1/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_4_1/mac_2/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_4_1/mac_3/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_4_1/mac_4/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_4_1/mac_5/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_4_1/mac_6/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_4_1/mac_7/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_5_1/mac_0/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_5_1/mac_1/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_5_1/mac_2/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_5_1/mac_3/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_5_1/mac_4/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_5_1/mac_5/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_5_1/mac_6/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_5_1/mac_7/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_6_1/mac_0/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_6_1/mac_1/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_6_1/mac_2/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_6_1/mac_3/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_6_1/mac_4/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_6_1/mac_5/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_6_1/mac_6/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_6_1/mac_7/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_7_1/mac_0/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_7_1/mac_1/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_7_1/mac_2/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_7_1/mac_3/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_7_1/mac_4/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_7_1/mac_5/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_7_1/mac_6/multi/fp_multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_core/mac_acc_atom_7_1/mac_7/multi/fp_multi. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1589.887 ; gain = 1216.168
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_1'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_2'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_3'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_4'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_5'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_6'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_7'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_8'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_9'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_10'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_11'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_12'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_13'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_14'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_15'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ina_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_16'
INFO: [Synth 8-5544] ROM "acc_fsm_wantStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fp_adder_64_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "par_acc_cnt_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_17'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_18'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_19'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_20'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_21'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_22'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_23'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_24'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_25'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_26'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_27'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_28'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_29'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_30'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_31'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_32'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_33'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_34'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_35'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_36'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_37'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_38'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_39'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_40'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_41'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_42'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_43'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_44'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_45'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_46'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_47'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_48'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_49'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_50'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_51'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_52'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_53'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_54'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_55'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_56'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_57'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_58'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_59'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_60'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_61'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_62'
INFO: [Synth 8-802] inferred FSM for state register 'acc_fsm_stateReg_reg' in module 'fp_acc_63'
INFO: [Synth 8-802] inferred FSM for state register 'mux_fsm_stateReg_reg' in module 'conv_mux'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1589.887 ; gain = 1216.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 68    
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 9     
	               32 Bit    Registers := 134   
	               16 Bit    Registers := 137   
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 64    
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 64    
	   7 Input     16 Bit        Muxes := 64    
	   2 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 64    
	   6 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 67    
	   7 Input      1 Bit        Muxes := 704   
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module read_req4conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 9     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 9     
	                4 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 2     
Module fp_acc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module fp_acc_63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module conv_mux 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 64    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2880 (col length:120)
BRAMs: 5040 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'read_req/param_fea_width_reg[15:0]' into 'read_req/param_fea_width_reg[15:0]' [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7149]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7146]
DSP Report: Generating DSP read_req/dt_rd_addr0, operation Mode is: C+A*B2.
DSP Report: register read_req/param_fea_width_reg is absorbed into DSP read_req/dt_rd_addr0.
DSP Report: operator read_req/dt_rd_addr0 is absorbed into DSP read_req/dt_rd_addr0.
DSP Report: operator read_req/_zz_dt_rd_addr is absorbed into DSP read_req/dt_rd_addr0.
DSP Report: Generating DSP read_req/_zz_wt_rd_addr_1, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP read_req/_zz_wt_rd_addr_1.
DSP Report: operator read_req/_zz_wt_rd_addr_1 is absorbed into DSP read_req/_zz_wt_rd_addr_1.
DSP Report: operator read_req/_zz_wt_rd_addr_1 is absorbed into DSP read_req/_zz_wt_rd_addr_1.
DSP Report: Generating DSP read_req/_zz_wt_rd_addr_1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP read_req/_zz_wt_rd_addr_1.
DSP Report: operator read_req/_zz_wt_rd_addr_1 is absorbed into DSP read_req/_zz_wt_rd_addr_1.
DSP Report: operator read_req/_zz_wt_rd_addr_1 is absorbed into DSP read_req/_zz_wt_rd_addr_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1589.887 ; gain = 1216.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_top    | C+A*B2          | 16     | 16     | 16     | -      | 32     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|conv_top    | A*B2            | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_top    | (PCIN>>17)+A2*B | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7143]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7143]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1765.898 ; gain = 1392.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1784.949 ; gain = 1411.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v:7241]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 1842.141 ; gain = 1468.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1842.141 ; gain = 1468.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1842.141 ; gain = 1468.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1842.141 ; gain = 1468.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1842.141 ; gain = 1468.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1842.141 ; gain = 1468.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1842.141 ; gain = 1468.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fp_adder_bb   |        64|
|2     |fp_multi_bb   |        64|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |fp_adder_bb      |     1|
|2     |fp_adder_bb__100 |     1|
|3     |fp_adder_bb__101 |     1|
|4     |fp_adder_bb__102 |     1|
|5     |fp_adder_bb__103 |     1|
|6     |fp_adder_bb__104 |     1|
|7     |fp_adder_bb__105 |     1|
|8     |fp_adder_bb__106 |     1|
|9     |fp_adder_bb__107 |     1|
|10    |fp_adder_bb__108 |     1|
|11    |fp_adder_bb__109 |     1|
|12    |fp_adder_bb__110 |     1|
|13    |fp_adder_bb__111 |     1|
|14    |fp_adder_bb__112 |     1|
|15    |fp_adder_bb__113 |     1|
|16    |fp_adder_bb__114 |     1|
|17    |fp_adder_bb__115 |     1|
|18    |fp_adder_bb__116 |     1|
|19    |fp_adder_bb__117 |     1|
|20    |fp_adder_bb__118 |     1|
|21    |fp_adder_bb__119 |     1|
|22    |fp_adder_bb__120 |     1|
|23    |fp_adder_bb__121 |     1|
|24    |fp_adder_bb__122 |     1|
|25    |fp_adder_bb__123 |     1|
|26    |fp_adder_bb__124 |     1|
|27    |fp_adder_bb__125 |     1|
|28    |fp_adder_bb__126 |     1|
|29    |fp_adder_bb__64  |     1|
|30    |fp_adder_bb__65  |     1|
|31    |fp_adder_bb__66  |     1|
|32    |fp_adder_bb__67  |     1|
|33    |fp_adder_bb__68  |     1|
|34    |fp_adder_bb__69  |     1|
|35    |fp_adder_bb__70  |     1|
|36    |fp_adder_bb__71  |     1|
|37    |fp_adder_bb__72  |     1|
|38    |fp_adder_bb__73  |     1|
|39    |fp_adder_bb__74  |     1|
|40    |fp_adder_bb__75  |     1|
|41    |fp_adder_bb__76  |     1|
|42    |fp_adder_bb__77  |     1|
|43    |fp_adder_bb__78  |     1|
|44    |fp_adder_bb__79  |     1|
|45    |fp_adder_bb__80  |     1|
|46    |fp_adder_bb__81  |     1|
|47    |fp_adder_bb__82  |     1|
|48    |fp_adder_bb__83  |     1|
|49    |fp_adder_bb__84  |     1|
|50    |fp_adder_bb__85  |     1|
|51    |fp_adder_bb__86  |     1|
|52    |fp_adder_bb__87  |     1|
|53    |fp_adder_bb__88  |     1|
|54    |fp_adder_bb__89  |     1|
|55    |fp_adder_bb__90  |     1|
|56    |fp_adder_bb__91  |     1|
|57    |fp_adder_bb__92  |     1|
|58    |fp_adder_bb__93  |     1|
|59    |fp_adder_bb__94  |     1|
|60    |fp_adder_bb__95  |     1|
|61    |fp_adder_bb__96  |     1|
|62    |fp_adder_bb__97  |     1|
|63    |fp_adder_bb__98  |     1|
|64    |fp_adder_bb__99  |     1|
|65    |fp_multi_bb      |     1|
|66    |fp_multi_bb__100 |     1|
|67    |fp_multi_bb__101 |     1|
|68    |fp_multi_bb__102 |     1|
|69    |fp_multi_bb__103 |     1|
|70    |fp_multi_bb__104 |     1|
|71    |fp_multi_bb__105 |     1|
|72    |fp_multi_bb__106 |     1|
|73    |fp_multi_bb__107 |     1|
|74    |fp_multi_bb__108 |     1|
|75    |fp_multi_bb__109 |     1|
|76    |fp_multi_bb__110 |     1|
|77    |fp_multi_bb__111 |     1|
|78    |fp_multi_bb__112 |     1|
|79    |fp_multi_bb__113 |     1|
|80    |fp_multi_bb__114 |     1|
|81    |fp_multi_bb__115 |     1|
|82    |fp_multi_bb__116 |     1|
|83    |fp_multi_bb__117 |     1|
|84    |fp_multi_bb__118 |     1|
|85    |fp_multi_bb__119 |     1|
|86    |fp_multi_bb__120 |     1|
|87    |fp_multi_bb__121 |     1|
|88    |fp_multi_bb__122 |     1|
|89    |fp_multi_bb__123 |     1|
|90    |fp_multi_bb__124 |     1|
|91    |fp_multi_bb__125 |     1|
|92    |fp_multi_bb__126 |     1|
|93    |fp_multi_bb__64  |     1|
|94    |fp_multi_bb__65  |     1|
|95    |fp_multi_bb__66  |     1|
|96    |fp_multi_bb__67  |     1|
|97    |fp_multi_bb__68  |     1|
|98    |fp_multi_bb__69  |     1|
|99    |fp_multi_bb__70  |     1|
|100   |fp_multi_bb__71  |     1|
|101   |fp_multi_bb__72  |     1|
|102   |fp_multi_bb__73  |     1|
|103   |fp_multi_bb__74  |     1|
|104   |fp_multi_bb__75  |     1|
|105   |fp_multi_bb__76  |     1|
|106   |fp_multi_bb__77  |     1|
|107   |fp_multi_bb__78  |     1|
|108   |fp_multi_bb__79  |     1|
|109   |fp_multi_bb__80  |     1|
|110   |fp_multi_bb__81  |     1|
|111   |fp_multi_bb__82  |     1|
|112   |fp_multi_bb__83  |     1|
|113   |fp_multi_bb__84  |     1|
|114   |fp_multi_bb__85  |     1|
|115   |fp_multi_bb__86  |     1|
|116   |fp_multi_bb__87  |     1|
|117   |fp_multi_bb__88  |     1|
|118   |fp_multi_bb__89  |     1|
|119   |fp_multi_bb__90  |     1|
|120   |fp_multi_bb__91  |     1|
|121   |fp_multi_bb__92  |     1|
|122   |fp_multi_bb__93  |     1|
|123   |fp_multi_bb__94  |     1|
|124   |fp_multi_bb__95  |     1|
|125   |fp_multi_bb__96  |     1|
|126   |fp_multi_bb__97  |     1|
|127   |fp_multi_bb__98  |     1|
|128   |fp_multi_bb__99  |     1|
|129   |BUFG             |     1|
|130   |CARRY8           |    32|
|131   |DSP_ALU          |     3|
|132   |DSP_A_B_DATA     |     2|
|133   |DSP_A_B_DATA_1   |     1|
|134   |DSP_C_DATA       |     1|
|135   |DSP_C_DATA_1     |     2|
|136   |DSP_MULTIPLIER   |     3|
|137   |DSP_M_DATA       |     3|
|138   |DSP_OUTPUT       |     2|
|139   |DSP_OUTPUT_1     |     1|
|140   |DSP_PREADD       |     3|
|141   |DSP_PREADD_DATA  |     3|
|142   |LUT1             |    17|
|143   |LUT2             |  2598|
|144   |LUT3             |   626|
|145   |LUT4             |   742|
|146   |LUT5             |   401|
|147   |LUT6             |  1000|
|148   |FDCE             |  8743|
|149   |FDPE             |    64|
|150   |FDRE             |   128|
|151   |IBUF             |  2581|
|152   |OBUF             |  4521|
+------+-----------------+------+

Report Instance Areas: 
+------+------------------------+--------------------------------------+------+
|      |Instance                |Module                                |Cells |
+------+------------------------+--------------------------------------+------+
|1     |top                     |                                      | 25958|
|2     |  conv_core             |mac_acc_array                         | 13584|
|3     |    mac_acc_atom_0      |mac_acc_atom                          |  1696|
|4     |      mac_0             |mac_acc_unit                          |   213|
|5     |        acc             |fp_acc                                |   178|
|6     |          fp_adder_64   |fp_adder__xdcDup__1                   |    74|
|7     |        multi           |fp_multiply__xdcDup__1                |    35|
|8     |      mac_1             |mac_acc_unit_1                        |   213|
|9     |        acc             |fp_acc_1                              |   177|
|10    |          fp_adder_64   |fp_adder__xdcDup__2                   |    74|
|11    |        multi           |fp_multiply__xdcDup__2                |    36|
|12    |      mac_2             |mac_acc_unit_2                        |   211|
|13    |        acc             |fp_acc_2                              |   176|
|14    |          fp_adder_64   |fp_adder__xdcDup__3                   |    74|
|15    |        multi           |fp_multiply__xdcDup__3                |    35|
|16    |      mac_3             |mac_acc_unit_3                        |   212|
|17    |        acc             |fp_acc_3                              |   177|
|18    |          fp_adder_64   |fp_adder__xdcDup__4                   |    74|
|19    |        multi           |fp_multiply__xdcDup__4                |    35|
|20    |      mac_4             |mac_acc_unit_4                        |   211|
|21    |        acc             |fp_acc_4                              |   176|
|22    |          fp_adder_64   |fp_adder__xdcDup__5                   |    74|
|23    |        multi           |fp_multiply__xdcDup__5                |    35|
|24    |      mac_5             |mac_acc_unit_5                        |   213|
|25    |        acc             |fp_acc_5                              |   177|
|26    |          fp_adder_64   |fp_adder__xdcDup__6                   |    74|
|27    |        multi           |fp_multiply__xdcDup__6                |    36|
|28    |      mac_6             |mac_acc_unit_6                        |   211|
|29    |        acc             |fp_acc_6                              |   176|
|30    |          fp_adder_64   |fp_adder__xdcDup__7                   |    74|
|31    |        multi           |fp_multiply__xdcDup__7                |    35|
|32    |      mac_7             |mac_acc_unit_7                        |   212|
|33    |        acc             |fp_acc_7                              |   177|
|34    |          fp_adder_64   |fp_adder__xdcDup__8                   |    74|
|35    |        multi           |fp_multiply__xdcDup__8                |    35|
|36    |    mac_acc_atom_1_1    |mac_acc_atom_1                        |  1694|
|37    |      mac_0             |mac_acc_unit_8                        |   211|
|38    |        acc             |fp_acc_8                              |   176|
|39    |          fp_adder_64   |fp_adder__xdcDup__9                   |    74|
|40    |        multi           |fp_multiply__xdcDup__9                |    35|
|41    |      mac_1             |mac_acc_unit_9                        |   211|
|42    |        acc             |fp_acc_9                              |   176|
|43    |          fp_adder_64   |fp_adder__xdcDup__10                  |    74|
|44    |        multi           |fp_multiply__xdcDup__10               |    35|
|45    |      mac_2             |mac_acc_unit_10                       |   213|
|46    |        acc             |fp_acc_10                             |   178|
|47    |          fp_adder_64   |fp_adder__xdcDup__11                  |    74|
|48    |        multi           |fp_multiply__xdcDup__11               |    35|
|49    |      mac_3             |mac_acc_unit_11                       |   211|
|50    |        acc             |fp_acc_11                             |   176|
|51    |          fp_adder_64   |fp_adder__xdcDup__12                  |    74|
|52    |        multi           |fp_multiply__xdcDup__12               |    35|
|53    |      mac_4             |mac_acc_unit_12                       |   213|
|54    |        acc             |fp_acc_12                             |   177|
|55    |          fp_adder_64   |fp_adder__xdcDup__13                  |    74|
|56    |        multi           |fp_multiply__xdcDup__13               |    36|
|57    |      mac_5             |mac_acc_unit_13                       |   212|
|58    |        acc             |fp_acc_13                             |   176|
|59    |          fp_adder_64   |fp_adder__xdcDup__14                  |    74|
|60    |        multi           |fp_multiply__xdcDup__14               |    36|
|61    |      mac_6             |mac_acc_unit_14                       |   212|
|62    |        acc             |fp_acc_14                             |   177|
|63    |          fp_adder_64   |fp_adder__xdcDup__15                  |    74|
|64    |        multi           |fp_multiply__xdcDup__15               |    35|
|65    |      mac_7             |mac_acc_unit_15                       |   211|
|66    |        acc             |fp_acc_15                             |   176|
|67    |          fp_adder_64   |fp_adder__xdcDup__16                  |    74|
|68    |        multi           |fp_multiply__xdcDup__16               |    35|
|69    |    mac_acc_atom_2_1    |mac_acc_atom_2                        |  1696|
|70    |      mac_0             |mac_acc_unit_16                       |   212|
|71    |        acc             |fp_acc_16                             |   177|
|72    |          fp_adder_64   |fp_adder__xdcDup__17                  |    74|
|73    |        multi           |fp_multiply__xdcDup__17               |    35|
|74    |      mac_1             |mac_acc_unit_17                       |   215|
|75    |        acc             |fp_acc_17                             |   178|
|76    |          fp_adder_64   |fp_adder__xdcDup__18                  |    74|
|77    |        multi           |fp_multiply__xdcDup__18               |    37|
|78    |      mac_2             |mac_acc_unit_18                       |   211|
|79    |        acc             |fp_acc_18                             |   176|
|80    |          fp_adder_64   |fp_adder__xdcDup__19                  |    74|
|81    |        multi           |fp_multiply__xdcDup__19               |    35|
|82    |      mac_3             |mac_acc_unit_19                       |   212|
|83    |        acc             |fp_acc_19                             |   177|
|84    |          fp_adder_64   |fp_adder__xdcDup__20                  |    74|
|85    |        multi           |fp_multiply__xdcDup__20               |    35|
|86    |      mac_4             |mac_acc_unit_20                       |   211|
|87    |        acc             |fp_acc_20                             |   176|
|88    |          fp_adder_64   |fp_adder__xdcDup__21                  |    74|
|89    |        multi           |fp_multiply__xdcDup__21               |    35|
|90    |      mac_5             |mac_acc_unit_21                       |   212|
|91    |        acc             |fp_acc_21                             |   177|
|92    |          fp_adder_64   |fp_adder__xdcDup__22                  |    74|
|93    |        multi           |fp_multiply__xdcDup__22               |    35|
|94    |      mac_6             |mac_acc_unit_22                       |   211|
|95    |        acc             |fp_acc_22                             |   176|
|96    |          fp_adder_64   |fp_adder__xdcDup__23                  |    74|
|97    |        multi           |fp_multiply__xdcDup__23               |    35|
|98    |      mac_7             |mac_acc_unit_23                       |   212|
|99    |        acc             |fp_acc_23                             |   177|
|100   |          fp_adder_64   |fp_adder__xdcDup__24                  |    74|
|101   |        multi           |fp_multiply__xdcDup__24               |    35|
|102   |    mac_acc_atom_3_1    |mac_acc_atom_3                        |  1695|
|103   |      mac_0             |mac_acc_unit_24                       |   212|
|104   |        acc             |fp_acc_24                             |   177|
|105   |          fp_adder_64   |fp_adder__xdcDup__25                  |    74|
|106   |        multi           |fp_multiply__xdcDup__25               |    35|
|107   |      mac_1             |mac_acc_unit_25                       |   212|
|108   |        acc             |fp_acc_25                             |   177|
|109   |          fp_adder_64   |fp_adder__xdcDup__26                  |    74|
|110   |        multi           |fp_multiply__xdcDup__26               |    35|
|111   |      mac_2             |mac_acc_unit_26                       |   212|
|112   |        acc             |fp_acc_26                             |   177|
|113   |          fp_adder_64   |fp_adder__xdcDup__27                  |    74|
|114   |        multi           |fp_multiply__xdcDup__27               |    35|
|115   |      mac_3             |mac_acc_unit_27                       |   211|
|116   |        acc             |fp_acc_27                             |   176|
|117   |          fp_adder_64   |fp_adder__xdcDup__28                  |    74|
|118   |        multi           |fp_multiply__xdcDup__28               |    35|
|119   |      mac_4             |mac_acc_unit_28                       |   212|
|120   |        acc             |fp_acc_28                             |   177|
|121   |          fp_adder_64   |fp_adder__xdcDup__29                  |    74|
|122   |        multi           |fp_multiply__xdcDup__29               |    35|
|123   |      mac_5             |mac_acc_unit_29                       |   213|
|124   |        acc             |fp_acc_29                             |   176|
|125   |          fp_adder_64   |fp_adder__xdcDup__30                  |    74|
|126   |        multi           |fp_multiply__xdcDup__30               |    37|
|127   |      mac_6             |mac_acc_unit_30                       |   212|
|128   |        acc             |fp_acc_30                             |   177|
|129   |          fp_adder_64   |fp_adder__xdcDup__31                  |    74|
|130   |        multi           |fp_multiply__xdcDup__31               |    35|
|131   |      mac_7             |mac_acc_unit_31                       |   211|
|132   |        acc             |fp_acc_31                             |   176|
|133   |          fp_adder_64   |fp_adder__xdcDup__32                  |    74|
|134   |        multi           |fp_multiply__xdcDup__32               |    35|
|135   |    mac_acc_atom_4_1    |mac_acc_atom_4                        |  1697|
|136   |      mac_0             |mac_acc_unit_32                       |   213|
|137   |        acc             |fp_acc_32                             |   178|
|138   |          fp_adder_64   |fp_adder__xdcDup__33                  |    74|
|139   |        multi           |fp_multiply__xdcDup__33               |    35|
|140   |      mac_1             |mac_acc_unit_33                       |   212|
|141   |        acc             |fp_acc_33                             |   177|
|142   |          fp_adder_64   |fp_adder__xdcDup__34                  |    74|
|143   |        multi           |fp_multiply__xdcDup__34               |    35|
|144   |      mac_2             |mac_acc_unit_34                       |   211|
|145   |        acc             |fp_acc_34                             |   176|
|146   |          fp_adder_64   |fp_adder__xdcDup__35                  |    74|
|147   |        multi           |fp_multiply__xdcDup__35               |    35|
|148   |      mac_3             |mac_acc_unit_35                       |   213|
|149   |        acc             |fp_acc_35                             |   178|
|150   |          fp_adder_64   |fp_adder__xdcDup__36                  |    74|
|151   |        multi           |fp_multiply__xdcDup__36               |    35|
|152   |      mac_4             |mac_acc_unit_36                       |   212|
|153   |        acc             |fp_acc_36                             |   176|
|154   |          fp_adder_64   |fp_adder__xdcDup__37                  |    74|
|155   |        multi           |fp_multiply__xdcDup__37               |    36|
|156   |      mac_5             |mac_acc_unit_37                       |   213|
|157   |        acc             |fp_acc_37                             |   177|
|158   |          fp_adder_64   |fp_adder__xdcDup__38                  |    74|
|159   |        multi           |fp_multiply__xdcDup__38               |    36|
|160   |      mac_6             |mac_acc_unit_38                       |   211|
|161   |        acc             |fp_acc_38                             |   176|
|162   |          fp_adder_64   |fp_adder__xdcDup__39                  |    74|
|163   |        multi           |fp_multiply__xdcDup__39               |    35|
|164   |      mac_7             |mac_acc_unit_39                       |   212|
|165   |        acc             |fp_acc_39                             |   177|
|166   |          fp_adder_64   |fp_adder__xdcDup__40                  |    74|
|167   |        multi           |fp_multiply__xdcDup__40               |    35|
|168   |    mac_acc_atom_5_1    |mac_acc_atom_5                        |  1694|
|169   |      mac_0             |mac_acc_unit_40                       |   212|
|170   |        acc             |fp_acc_40                             |   177|
|171   |          fp_adder_64   |fp_adder__xdcDup__41                  |    74|
|172   |        multi           |fp_multiply__xdcDup__41               |    35|
|173   |      mac_1             |mac_acc_unit_41                       |   211|
|174   |        acc             |fp_acc_41                             |   176|
|175   |          fp_adder_64   |fp_adder__xdcDup__42                  |    74|
|176   |        multi           |fp_multiply__xdcDup__42               |    35|
|177   |      mac_2             |mac_acc_unit_42                       |   212|
|178   |        acc             |fp_acc_42                             |   177|
|179   |          fp_adder_64   |fp_adder__xdcDup__43                  |    74|
|180   |        multi           |fp_multiply__xdcDup__43               |    35|
|181   |      mac_3             |mac_acc_unit_43                       |   211|
|182   |        acc             |fp_acc_43                             |   176|
|183   |          fp_adder_64   |fp_adder__xdcDup__44                  |    74|
|184   |        multi           |fp_multiply__xdcDup__44               |    35|
|185   |      mac_4             |mac_acc_unit_44                       |   212|
|186   |        acc             |fp_acc_44                             |   177|
|187   |          fp_adder_64   |fp_adder__xdcDup__45                  |    74|
|188   |        multi           |fp_multiply__xdcDup__45               |    35|
|189   |      mac_5             |mac_acc_unit_45                       |   211|
|190   |        acc             |fp_acc_45                             |   176|
|191   |          fp_adder_64   |fp_adder__xdcDup__46                  |    74|
|192   |        multi           |fp_multiply__xdcDup__46               |    35|
|193   |      mac_6             |mac_acc_unit_46                       |   214|
|194   |        acc             |fp_acc_46                             |   177|
|195   |          fp_adder_64   |fp_adder__xdcDup__47                  |    74|
|196   |        multi           |fp_multiply__xdcDup__47               |    37|
|197   |      mac_7             |mac_acc_unit_47                       |   211|
|198   |        acc             |fp_acc_47                             |   176|
|199   |          fp_adder_64   |fp_adder__xdcDup__48                  |    74|
|200   |        multi           |fp_multiply__xdcDup__48               |    35|
|201   |    mac_acc_atom_6_1    |mac_acc_atom_6                        |  1699|
|202   |      mac_0             |mac_acc_unit_48                       |   212|
|203   |        acc             |fp_acc_48                             |   177|
|204   |          fp_adder_64   |fp_adder__xdcDup__49                  |    74|
|205   |        multi           |fp_multiply__xdcDup__49               |    35|
|206   |      mac_1             |mac_acc_unit_49                       |   215|
|207   |        acc             |fp_acc_49                             |   178|
|208   |          fp_adder_64   |fp_adder__xdcDup__50                  |    74|
|209   |        multi           |fp_multiply__xdcDup__50               |    37|
|210   |      mac_2             |mac_acc_unit_50                       |   211|
|211   |        acc             |fp_acc_50                             |   176|
|212   |          fp_adder_64   |fp_adder__xdcDup__51                  |    74|
|213   |        multi           |fp_multiply__xdcDup__51               |    35|
|214   |      mac_3             |mac_acc_unit_51                       |   212|
|215   |        acc             |fp_acc_51                             |   177|
|216   |          fp_adder_64   |fp_adder__xdcDup__52                  |    74|
|217   |        multi           |fp_multiply__xdcDup__52               |    35|
|218   |      mac_4             |mac_acc_unit_52                       |   211|
|219   |        acc             |fp_acc_52                             |   176|
|220   |          fp_adder_64   |fp_adder__xdcDup__53                  |    74|
|221   |        multi           |fp_multiply__xdcDup__53               |    35|
|222   |      mac_5             |mac_acc_unit_53                       |   212|
|223   |        acc             |fp_acc_53                             |   177|
|224   |          fp_adder_64   |fp_adder__xdcDup__54                  |    74|
|225   |        multi           |fp_multiply__xdcDup__54               |    35|
|226   |      mac_6             |mac_acc_unit_54                       |   212|
|227   |        acc             |fp_acc_54                             |   176|
|228   |          fp_adder_64   |fp_adder__xdcDup__55                  |    74|
|229   |        multi           |fp_multiply__xdcDup__55               |    36|
|230   |      mac_7             |mac_acc_unit_55                       |   214|
|231   |        acc             |fp_acc_55                             |   177|
|232   |          fp_adder_64   |fp_adder__xdcDup__56                  |    74|
|233   |        multi           |fp_multiply__xdcDup__56               |    37|
|234   |    mac_acc_atom_7_1    |mac_acc_atom_7                        |  1697|
|235   |      mac_0             |mac_acc_unit_56                       |   213|
|236   |        acc             |fp_acc_56                             |   178|
|237   |          fp_adder_64   |fp_adder__xdcDup__57                  |    74|
|238   |        multi           |fp_multiply__xdcDup__57               |    35|
|239   |      mac_1             |mac_acc_unit_57                       |   212|
|240   |        acc             |fp_acc_57                             |   176|
|241   |          fp_adder_64   |fp_adder__xdcDup__58                  |    74|
|242   |        multi           |fp_multiply__xdcDup__58               |    36|
|243   |      mac_2             |mac_acc_unit_58                       |   214|
|244   |        acc             |fp_acc_58                             |   179|
|245   |          fp_adder_64   |fp_adder__xdcDup__59                  |    74|
|246   |        multi           |fp_multiply__xdcDup__59               |    35|
|247   |      mac_3             |mac_acc_unit_59                       |   211|
|248   |        acc             |fp_acc_59                             |   176|
|249   |          fp_adder_64   |fp_adder__xdcDup__60                  |    74|
|250   |        multi           |fp_multiply__xdcDup__60               |    35|
|251   |      mac_4             |mac_acc_unit_60                       |   212|
|252   |        acc             |fp_acc_60                             |   177|
|253   |          fp_adder_64   |fp_adder__xdcDup__61                  |    74|
|254   |        multi           |fp_multiply__xdcDup__61               |    35|
|255   |      mac_5             |mac_acc_unit_61                       |   212|
|256   |        acc             |fp_acc_61                             |   176|
|257   |          fp_adder_64   |fp_adder__xdcDup__62                  |    74|
|258   |        multi           |fp_multiply__xdcDup__62               |    36|
|259   |      mac_6             |mac_acc_unit_62                       |   212|
|260   |        acc             |fp_acc_62                             |   177|
|261   |          fp_adder_64   |fp_adder__xdcDup__63                  |    74|
|262   |        multi           |fp_multiply__xdcDup__63               |    35|
|263   |      mac_7             |mac_acc_unit_63                       |   211|
|264   |        acc             |fp_acc_63                             |   176|
|265   |          fp_adder_64   |fp_adder                              |    74|
|266   |        multi           |fp_multiply                           |    35|
|267   |  mux                   |conv_mux                              |  2081|
|268   |  read_req              |read_req4conv                         |  3189|
|269   |    dt_rd_addr0         |\read_req/dt_rd_addr0_funnel__1       |     8|
|270   |    _zz_wt_rd_addr_1    |\read_req/_zz_wt_rd_addr_1_funnel     |     8|
|271   |    _zz_wt_rd_addr_1__0 |\read_req/_zz_wt_rd_addr_1__0_funnel  |     8|
+------+------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1842.141 ; gain = 1468.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 160 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 1842.141 ; gain = 474.395
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1842.141 ; gain = 1468.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2617 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1948.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2585 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2581 instances

INFO: [Common 17-83] Releasing license: Synthesis
387 Infos, 211 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 1948.965 ; gain = 1575.246
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1948.965 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.runs/synth_1/conv_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file conv_top_utilization_synth.rpt -pb conv_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 17 17:51:50 2021...
