// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        arg1_r_125_0273_reload,
        arg1_r_226_0274_reload,
        arg1_r_0_0272_reload,
        arg1_r_1_0_0276_reload,
        arg1_r_1_1_0277_reload,
        arg1_r_1_2_0278_reload,
        arg1_r_2_0_0280_reload,
        arg1_r_2_1_0281_reload,
        arg1_r_2_2_0282_reload,
        arr_address0,
        arr_ce0,
        arr_we0,
        arr_d0,
        arr_address1,
        arr_ce1,
        arr_q1,
        arr_1_address0,
        arr_1_ce0,
        arr_1_we0,
        arr_1_d0,
        arr_1_address1,
        arr_1_ce1,
        arr_1_q1,
        arr_2_address0,
        arr_2_ce0,
        arr_2_we0,
        arr_2_d0,
        arr_2_address1,
        arr_2_ce1,
        arr_2_q1,
        mul16,
        zext_ln23
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] arg1_r_125_0273_reload;
input  [31:0] arg1_r_226_0274_reload;
input  [31:0] arg1_r_0_0272_reload;
input  [31:0] arg1_r_1_0_0276_reload;
input  [31:0] arg1_r_1_1_0277_reload;
input  [31:0] arg1_r_1_2_0278_reload;
input  [31:0] arg1_r_2_0_0280_reload;
input  [31:0] arg1_r_2_1_0281_reload;
input  [31:0] arg1_r_2_2_0282_reload;
output  [1:0] arr_address0;
output   arr_ce0;
output   arr_we0;
output  [63:0] arr_d0;
output  [1:0] arr_address1;
output   arr_ce1;
input  [63:0] arr_q1;
output  [1:0] arr_1_address0;
output   arr_1_ce0;
output   arr_1_we0;
output  [63:0] arr_1_d0;
output  [1:0] arr_1_address1;
output   arr_1_ce1;
input  [63:0] arr_1_q1;
output  [1:0] arr_2_address0;
output   arr_2_ce0;
output   arr_2_we0;
output  [63:0] arr_2_d0;
output  [1:0] arr_2_address1;
output   arr_2_ce1;
input  [63:0] arr_2_q1;
input  [31:0] mul16;
input  [31:0] zext_ln23;

reg ap_idle;
reg arr_ce0;
reg arr_we0;
reg arr_ce1;
reg arr_1_ce0;
reg arr_1_we0;
reg arr_1_ce1;
reg arr_2_ce0;
reg arr_2_we0;
reg arr_2_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln23_fu_217_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [32:0] zext_ln23_cast_fu_205_p1;
reg   [32:0] zext_ln23_cast_reg_452;
reg   [3:0] i_reg_457;
reg   [3:0] i_reg_457_pp0_iter1_reg;
reg   [3:0] i_reg_457_pp0_iter2_reg;
reg   [3:0] i_reg_457_pp0_iter3_reg;
reg   [3:0] i_reg_457_pp0_iter4_reg;
reg   [3:0] i_reg_457_pp0_iter5_reg;
wire   [3:0] empty_fu_229_p2;
reg   [1:0] trunc_ln3_reg_473;
reg   [1:0] trunc_ln3_reg_473_pp0_iter1_reg;
reg   [1:0] trunc_ln3_reg_473_pp0_iter2_reg;
reg   [1:0] trunc_ln3_reg_473_pp0_iter3_reg;
reg   [1:0] trunc_ln3_reg_473_pp0_iter4_reg;
reg   [1:0] trunc_ln3_reg_473_pp0_iter5_reg;
reg   [1:0] trunc_ln3_reg_473_pp0_iter6_reg;
wire   [0:0] empty_31_fu_298_p1;
reg   [0:0] empty_31_reg_480;
reg   [1:0] arr_addr_reg_485;
reg   [1:0] arr_1_addr_reg_491;
reg   [1:0] arr_2_addr_reg_497;
wire   [63:0] zext_ln22_fu_291_p1;
wire    ap_block_pp0_stage0;
reg   [3:0] i_1_fu_80;
wire   [3:0] add_ln23_fu_261_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i;
wire   [1:0] trunc_ln22_fu_301_p1;
wire   [63:0] add_ln30_fu_383_p2;
wire   [32:0] mul_ln30_fu_201_p0;
wire   [31:0] mul_ln30_fu_201_p1;
wire   [2:0] grp_fu_223_p1;
wire   [3:0] mul_ln26_fu_239_p0;
wire   [5:0] mul_ln26_fu_239_p1;
wire   [2:0] grp_fu_245_p1;
wire   [8:0] mul_ln26_fu_239_p2;
wire   [3:0] mul_ln22_fu_275_p0;
wire   [5:0] mul_ln22_fu_275_p1;
wire   [8:0] mul_ln22_fu_275_p2;
wire   [2:0] tmp_2_fu_281_p4;
wire   [1:0] grp_fu_223_p2;
wire   [1:0] grp_fu_245_p2;
wire   [31:0] phi_ln_fu_309_p6;
wire   [31:0] phi_ln30_1_fu_318_p6;
wire   [31:0] phi_ln30_2_fu_327_p6;
wire   [1:0] tmp_fu_336_p4;
wire   [31:0] tmp_fu_336_p5;
wire   [1:0] tmp_1_fu_353_p4;
wire   [32:0] shl_ln_fu_365_p3;
wire   [32:0] select_ln30_fu_372_p3;
wire   [63:0] tmp_1_fu_353_p5;
wire   [63:0] mul_ln30_fu_201_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [8:0] mul_ln22_fu_275_p00;
wire   [8:0] mul_ln26_fu_239_p00;
wire   [63:0] mul_ln30_fu_201_p00;
wire   [63:0] mul_ln30_fu_201_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fiat_25519_carry_square_mul_33ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_33ns_32ns_64_1_1_U18(
    .din0(mul_ln30_fu_201_p0),
    .din1(mul_ln30_fu_201_p1),
    .dout(mul_ln30_fu_201_p2)
);

fiat_25519_carry_square_urem_4ns_3ns_2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_4ns_3ns_2_8_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_i),
    .din1(grp_fu_223_p1),
    .ce(1'b1),
    .dout(grp_fu_223_p2)
);

fiat_25519_carry_square_mul_4ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U20(
    .din0(mul_ln26_fu_239_p0),
    .din1(mul_ln26_fu_239_p1),
    .dout(mul_ln26_fu_239_p2)
);

fiat_25519_carry_square_urem_4ns_3ns_2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_4ns_3ns_2_8_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_fu_229_p2),
    .din1(grp_fu_245_p1),
    .ce(1'b1),
    .dout(grp_fu_245_p2)
);

fiat_25519_carry_square_mul_4ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U22(
    .din0(mul_ln22_fu_275_p0),
    .din1(mul_ln22_fu_275_p1),
    .dout(mul_ln22_fu_275_p2)
);

fiat_25519_carry_square_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U23(
    .din0(arg1_r_0_0272_reload),
    .din1(arg1_r_125_0273_reload),
    .din2(arg1_r_226_0274_reload),
    .din3(arg1_r_226_0274_reload),
    .din4(trunc_ln3_reg_473_pp0_iter6_reg),
    .dout(phi_ln_fu_309_p6)
);

fiat_25519_carry_square_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U24(
    .din0(arg1_r_1_0_0276_reload),
    .din1(arg1_r_1_1_0277_reload),
    .din2(arg1_r_1_2_0278_reload),
    .din3(arg1_r_1_2_0278_reload),
    .din4(trunc_ln3_reg_473_pp0_iter6_reg),
    .dout(phi_ln30_1_fu_318_p6)
);

fiat_25519_carry_square_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U25(
    .din0(arg1_r_2_0_0280_reload),
    .din1(arg1_r_2_1_0281_reload),
    .din2(arg1_r_2_2_0282_reload),
    .din3(arg1_r_2_2_0282_reload),
    .din4(trunc_ln3_reg_473_pp0_iter6_reg),
    .dout(phi_ln30_2_fu_327_p6)
);

fiat_25519_carry_square_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U26(
    .din0(phi_ln_fu_309_p6),
    .din1(phi_ln30_1_fu_318_p6),
    .din2(phi_ln30_2_fu_327_p6),
    .din3(tmp_fu_336_p4),
    .dout(tmp_fu_336_p5)
);

fiat_25519_carry_square_mux_3_2_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_3_2_64_1_1_U27(
    .din0(arr_q1),
    .din1(arr_1_q1),
    .din2(arr_2_q1),
    .din3(tmp_1_fu_353_p4),
    .dout(tmp_1_fu_353_p5)
);

fiat_25519_carry_square_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln23_fu_217_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_1_fu_80 <= add_ln23_fu_261_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_1_fu_80 <= 4'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        i_reg_457 <= ap_sig_allocacmp_i;
        i_reg_457_pp0_iter1_reg <= i_reg_457;
        trunc_ln3_reg_473_pp0_iter1_reg <= trunc_ln3_reg_473;
        zext_ln23_cast_reg_452[31 : 0] <= zext_ln23_cast_fu_205_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        arr_1_addr_reg_491 <= zext_ln22_fu_291_p1;
        arr_2_addr_reg_497 <= zext_ln22_fu_291_p1;
        arr_addr_reg_485 <= zext_ln22_fu_291_p1;
        empty_31_reg_480 <= empty_31_fu_298_p1;
        i_reg_457_pp0_iter2_reg <= i_reg_457_pp0_iter1_reg;
        i_reg_457_pp0_iter3_reg <= i_reg_457_pp0_iter2_reg;
        i_reg_457_pp0_iter4_reg <= i_reg_457_pp0_iter3_reg;
        i_reg_457_pp0_iter5_reg <= i_reg_457_pp0_iter4_reg;
        trunc_ln3_reg_473_pp0_iter2_reg <= trunc_ln3_reg_473_pp0_iter1_reg;
        trunc_ln3_reg_473_pp0_iter3_reg <= trunc_ln3_reg_473_pp0_iter2_reg;
        trunc_ln3_reg_473_pp0_iter4_reg <= trunc_ln3_reg_473_pp0_iter3_reg;
        trunc_ln3_reg_473_pp0_iter5_reg <= trunc_ln3_reg_473_pp0_iter4_reg;
        trunc_ln3_reg_473_pp0_iter6_reg <= trunc_ln3_reg_473_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_fu_217_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln3_reg_473 <= {{mul_ln26_fu_239_p2[7:6]}};
    end
end

always @ (*) begin
    if (((icmp_ln23_fu_217_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 4'd1;
    end else begin
        ap_sig_allocacmp_i = i_1_fu_80;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        arr_1_ce0 = 1'b1;
    end else begin
        arr_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        arr_1_ce1 = 1'b1;
    end else begin
        arr_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln22_fu_301_p1 == 2'd1))) begin
        arr_1_we0 = 1'b1;
    end else begin
        arr_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        arr_2_ce0 = 1'b1;
    end else begin
        arr_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        arr_2_ce1 = 1'b1;
    end else begin
        arr_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln22_fu_301_p1 == 2'd1) & ~(trunc_ln22_fu_301_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        arr_2_we0 = 1'b1;
    end else begin
        arr_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        arr_ce0 = 1'b1;
    end else begin
        arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        arr_ce1 = 1'b1;
    end else begin
        arr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln22_fu_301_p1 == 2'd0))) begin
        arr_we0 = 1'b1;
    end else begin
        arr_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln23_fu_261_p2 = (ap_sig_allocacmp_i + 4'd1);

assign add_ln30_fu_383_p2 = (tmp_1_fu_353_p5 + mul_ln30_fu_201_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign arr_1_address0 = arr_1_addr_reg_491;

assign arr_1_address1 = zext_ln22_fu_291_p1;

assign arr_1_d0 = add_ln30_fu_383_p2;

assign arr_2_address0 = arr_2_addr_reg_497;

assign arr_2_address1 = zext_ln22_fu_291_p1;

assign arr_2_d0 = add_ln30_fu_383_p2;

assign arr_address0 = arr_addr_reg_485;

assign arr_address1 = zext_ln22_fu_291_p1;

assign arr_d0 = add_ln30_fu_383_p2;

assign empty_31_fu_298_p1 = i_reg_457_pp0_iter5_reg[0:0];

assign empty_fu_229_p2 = ($signed(4'd9) - $signed(ap_sig_allocacmp_i));

assign grp_fu_223_p1 = 4'd3;

assign grp_fu_245_p1 = 4'd3;

assign icmp_ln23_fu_217_p2 = ((ap_sig_allocacmp_i == 4'd9) ? 1'b1 : 1'b0);

assign mul_ln22_fu_275_p0 = mul_ln22_fu_275_p00;

assign mul_ln22_fu_275_p00 = i_reg_457_pp0_iter5_reg;

assign mul_ln22_fu_275_p1 = 9'd22;

assign mul_ln26_fu_239_p0 = mul_ln26_fu_239_p00;

assign mul_ln26_fu_239_p00 = empty_fu_229_p2;

assign mul_ln26_fu_239_p1 = 9'd22;

assign mul_ln30_fu_201_p0 = mul_ln30_fu_201_p00;

assign mul_ln30_fu_201_p00 = select_ln30_fu_372_p3;

assign mul_ln30_fu_201_p1 = mul_ln30_fu_201_p10;

assign mul_ln30_fu_201_p10 = tmp_fu_336_p5;

assign select_ln30_fu_372_p3 = ((empty_31_reg_480[0:0] == 1'b1) ? zext_ln23_cast_reg_452 : shl_ln_fu_365_p3);

assign shl_ln_fu_365_p3 = {{mul16}, {1'd0}};

assign tmp_1_fu_353_p4 = grp_fu_223_p2[1:0];

assign tmp_2_fu_281_p4 = {{mul_ln22_fu_275_p2[8:6]}};

assign tmp_fu_336_p4 = grp_fu_245_p2[1:0];

assign trunc_ln22_fu_301_p1 = grp_fu_223_p2[1:0];

assign zext_ln22_fu_291_p1 = tmp_2_fu_281_p4;

assign zext_ln23_cast_fu_205_p1 = zext_ln23;

always @ (posedge ap_clk) begin
    zext_ln23_cast_reg_452[32] <= 1'b0;
end

endmodule //fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1
