$date
	Sat Oct 31 09:30:39 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 13 ! data [12:0] $end
$var reg 7 " address [6:0] $end
$scope module U1 $end
$var wire 7 # F [6:0] $end
$var reg 13 $ Y [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#1
b1000000001000 !
b1000000001000 $
b0 "
b0 #
#2
b1000000 "
b1000000 #
#3
b100000001000 !
b100000001000 $
b101 "
b101 #
#4
b111 "
b111 #
#5
b1000000001000 !
b1000000001000 $
b1 "
b1 #
#6
b11 "
b11 #
#7
b1101 "
b1101 #
#8
b100000001000 !
b100000001000 $
b1001 "
b1001 #
#9
b1000000001000 !
b1000000001000 $
b1101 "
b1101 #
#10
b1001000010 !
b1001000010 $
b10001 "
b10001 #
#11
b1001001100000 !
b1001001100000 $
b11001 "
b11001 #
#12
b11010000010 !
b11010000010 $
b100001 "
b100001 #
#13
b100011 "
b100011 #
#14
b11010000100 !
b11010000100 $
b101001 "
b101001 #
#15
b1011010100000 !
b1011010100000 $
b110001 "
b110001 #
#16
b1000000111000 !
b1000000111000 $
b111001 "
b111001 #
#17
b100000001000 !
b100000001000 $
b1000011 "
b1000011 #
#18
b1000000001000 !
b1000000001000 $
b1000001 "
b1000001 #
#19
b1001011 "
b1001011 #
#20
b100000001000 !
b100000001000 $
b1001001 "
b1001001 #
#21
b11011000010 !
b11011000010 $
b1010001 "
b1010001 #
#22
b1011011100000 !
b1011011100000 $
b1011001 "
b1011001 #
#23
b100000001000 !
b100000001000 $
b1100001 "
b1100001 #
#24
b1001 !
b1001 $
b1101001 "
b1101001 #
#25
b11100000010 !
b11100000010 $
b1110001 "
b1110001 #
#26
b1011100100000 !
b1011100100000 $
b1111001 "
b1111001 #
#50
