//RTL8192E_MAC_PHY_Parameter_v023_MP_20130910
//=======================		
// PAGE_8 ( FPGA_PHY0 )  		
//=======================		
0x800	0x80040000 // turn off RF when 1R CCA                                                                               	
0x804	0x00000003                                                                                                          	
0x808	0x0000fc00                                                                                                          	
0x80c	0x0000000A                                                                                                          	
0x810	0x10001331                                                                                                          	
0x814	0x020c3d10                                                                                                          	
0x818	0x02220385  // 92E testchip 0x818[17]=1b1 for IQ inverse                                                           	
0x81c	0x00000000                                                                                                          	
0x820	0x01000100  // 0x01000000 (SI)  0x01000100 (PI)                                                                     	
0x824	0x00390004  // 92E testchip 0x824[22:20]=3h6 for RF path-A mode table setting  C-cut back to 3                                      	
0x828	0x01000100  // 0x01000000 (SI)  0x01000100 (PI)                                                                     	
0x82c	0x00390004  // 92E testchip 0x82c[22:20]=3h6 for RF path-B mode table setting  C-cut back to 3                                      	
0x830	0x32323232  // Path-B TX AGC codewod  6M  9M 12M 18M                                                              	
0x834	0x30303030  // Path-B TX AGC codewod  24M 36M 48M 54M                                                            	
0x838	0x30303030  // Path-B TX AGC codewod  MCS32 1M 2M 5.5M                                                           	
0x83c	0x30303030  // Path-B TX AGC codewod  MCS0 MCS1 MCS2 MCS3                                                        	
0x840	0x00010000  // RF to standby mode                                                                                   	
0x844	0x00010000  // RF to standby mode                                                                                   	
0x848	0x28282828  // Path-B TX AGC codewod  MCS4 MCS5 MCS6 MCS7                                                        	
0x84c	0x28282828  // Path-B TX AGC codewod  MCS8 MCS9 MCS10 MCS11                                                      	
0x850	0x00000000  // RF wakeup TBD                                                                                       	
0x854	0x00000000  // RF sleep TBD                                                                                        	
0x858	0x009a009a                                                                                                          	
0x85c	0x01000014  // AFE ctrl reg (ASIC)  RX AD3 CCA mode                                                                 	
0x860	0x66f60000  // 88CE default left anatenna                                                                           	
0x864	0x061f0000                                                                                                          	
0x868	0x30303030  // Path-B TX AGC codewod MCS12 MCS13 MCS14 MCS15                                                    	
0x86c	0x30303030  // Path-A 11M/5.5M/2M TX AGC codeword Path-B 11M TX AGC codeword                                       	
0x870	0x00000000  // z2: 0x03000300  92C RF: 0x07000700 (2 internal PA)  92S RF: 0x03000700 (one internal PA)             	
0x874	0x55004200  // path B 1R RSSI off issue  92E MP: BIT[9:8] for IQ flag setting 1:refer to path-B 0: refer to path-A                                                                             	
0x878	0x08080808  // 92E TestChip 1SS Path-B Tx and Path-A enter RX mode 6 C-cut back to default                                                          	
0x87c	0x00000000  // TST mode                                                                                             	
0x880	0xb0000c1c  // Port 0 AFE ctrl reg (ASIC)                                                                           	
0x884	0x00000001  // Port 0 AFE ctrl reg (ASIC)                                                                           	
0x888	0x00000000  // AFE ctrl reg (ASIC)                                                                                  	
0x88c	0xcc0000c0  // [10:1] is r_rdy_cnt for sleep/standby mode  [27] [31] are MCS_IND                                    	
0x890	0x00000800                                                                                                          	
0x894	0xfffffffe                                                                                                          	
0x898	0x40302010                                                                                                          	


//=======================   		
// PAGE_9 ( FPGA_PHY1 )     		
//=======================   		
0x900	0x00000000                                                     	
0x904	0x00000023                                                     	
0x908	0x00000000                                                     	
0x90c	0x81121313 // tx antenna by contorl register                   	
0x910	0x826c0001 // LDPC setting  910[5:0]=1 for AMPDU PHY status parsing                                                     	
0x914	0x00000001                                                     	
0x918	0x00000000                                                     	
0x91c	0x00010000 // LDPC setting                                                     	
0x924	0x00000001                                                     	
0x928	0x00000000                                                     	
0x92c	0x00000000                                                     	
0x930	0x00000000                                                     	
0x934	0x00000000                                                     	
0x938	0x00000000                                                     	
0x93c	0x00000000                                                     	
0x940	0x00000000                                                     	
0x944	0x00000000                                                     	
0x94c	0x00000008	
//=======================     		
// PAGE_A ( CCK_PHY0 )        		
//=======================     		
0xa00	0x00d0c7c8  // bit7 ant div enable                                                   	
0xa04	0x81ff000c                                                   	
0xa08	0x8c838300 // MP: 0x88838300  driver: 0x8ccd8300             	
0xa0c	0x2e2e120f                                                   	
0xa10	0x95009b78 //                                                	
0xa14	0x1114D028                                                   	
0xa18	0x00881117                                                   	
0xa1c	0x89140f00                                                   	
0xa20	0x1a1b0000                                                   	
0xa24	0x090e1317                                                   	
0xa28	0x00000204                                                   	
0xa2c	0x10d30000                                                   	
0xa70	0x101fbf00                                                   	
0xa74	0x00000007                                                   	
0xa78	0x00000900                                                   	
0xa7c	0x225b0606                                                   	
0xa80	0x218075b1                                                   	

//=======================		
// PAGE_B                		
//=======================		
0xb38	0x00000000	

//=======================     		
// PAGE_C ( OFDM_PHY0 )       		
//=======================     		
0xc00	0x48071d40                                                                          	
0xc04	0x03a05633                                                                          	
0xc08	0x000000e4  // [8:4] is about DBG_GPIO selection                                    	
0xc0c	0x6c6c6c6c                                                                          	
0xc10	0x08800000                                                                          	
0xc14	0x40000100                                                                          	
0xc18	0x08800000                                                                          	
0xc1c	0x40000100                                                                          	
0xc20	0x00000000  // DTR TH                                                               	
0xc24	0x00000000  // DTR TH                                                               	
0xc28	0x00000000  // DTR TH                                                               	
0xc2c	0x00000000  // DTR TH                                                               	
0xc30	0x69e9ac47  // PWED_TH option2=0x69e9bb44  0x69e9ab44  0x69e9ac44                   	
0xc34	0x469652af  // FS option = L1 MF only                                               	
0xc38	0x49795994                                                                          	
0xc3c	0x0a97971c                                                                          	
0xc40	0x1f7c403f                                                                          	
0xc44	0x000100b7                                                                          	
0xc48	0xec020107 //[1]=1:enable L1_SBD                                                    	
0xc4c	0x007f037f // turn off edcca                                                        	
0xc50	0x00340220	
0xc54	0x0080801f // Antenna weighting TH                                                  	
0xc58	0x00000220	
0xc5c	0x00248492 // AGC RXHP corner                                                       	
0xc60	0x00000000 // DTR TH                                                                	
0xc64	0x7112848b // Lower L1 MF TH for FS                                                 	
0xc68	0x47c00bff // L1-SBD                                                                	
0xc6c	0x00000036 // L1-SBD                                                                	
0xc70	0x00000600 // gain_var & table sel                                                  	
0xc74	0x02013169 // simple agc settling time                                              	
0xc78	0x0000001f                                                                          	
0xc7c	0x00b91612 // HT-AGC setting                                                        	
0xc80	0x2d4000b5 // -3	
0xc84	0x21f60000  // New TX-DFIR enable c84[24]=1                                                                          	
0xc88	0x2d4000b5  // -3	
0xc8c	0xa0e40000 // for MRC weighting function                                            	
0xc90	0x00121820 // TX Power Training for path-A	
0xc94	0x00000000 	
0xc98	0x00121820 // TX Power Training for path-B                                          	
0xc9c	0x00007f7f // turn off pre-cca                                                      	
0xca0	0x00000000                                                                          	
0xca4	0x000300A0 // ANTsw TH                                                              	
0xca8	0x00000000 // reserved                                                              	
0xcac	0x00000000 // reserved                                                              	
0xcb0	0x00000000 // reserved                                                              	
0xcb4	0x00000000 // reserved                                                              	
0xcb8	0x00000000 // reserved                                                              	
0xcbc	0x28000000                                                                          	
0xcc0	0x00000000 // reserved                                                              	
0xcc4	0x00000000 // reserved                                                              	
0xcc8	0x00000000 // reserved                                                              	
0xccc	0x00000000 // reserved                                                              	
0xcd0	0x00000000 // reserved                                                              	
0xcd4	0x00000000 // reserved                                                              	
0xcd8	0x64b22427 // reserved                                                              	
0xcdc	0x00766932 // reserved                                                              	
0xce0	0x00222222                                                                          	
0xce4	0x00040000 // LNAsw gain jump enable                                                	
0xce8	0x77644302 // c8c[30]=1b1                                                          	
0xcec	0x2f97d40c                                                                          	

//=======================      		
// PAGE_D ( OFDM_PHY1 )        		
//=======================      		
0xd00	0x00080740                              	
0xd04	0x00020403                              	
0xd08	0x0000907f                              	
0xd0c	0x20010201                              	
0xd10	0xa0633333                              	
0xd14	0x3333bc43                              	
0xd18	0x7a8f5b6b                              	
0xd1c	0x0000007f	
0xd2c	0xcc979975                              	
0xd30	0x00000000                              	
0xd34	0x80608000                              	
0xd38	0x00000000                              	
0xd3c	0x00127353 //0x00027293  	
0xd40	0x00000000                              	
0xd44	0x00000000                              	
0xd48	0x00000000                              	
0xd4c	0x00000000                              	
0xd50	0x6437140a                              	
0xd54	0x00000000                              	
0xd58	0x00000282 // NBI CSI weighted          	
0xd5c	0x30032064                              	
0xd60	0x4653de68                              	
0xd64	0x04518a3c //[26]=1:enable L1-SBD//     	
0xd68	0x00002101                              	
0xd6c	0x2a201c16  // DTR                      	
0xd70	0x1812362e  // DTR                      	
0xd74	0x322c2220  // DTR                      	
0xd78	0x000e3c24  // DTR                      	
0xd80	0x01081008  // CSI default value	
0xd84	0x00000800  // csi_feedback_en	
0xd88	0xf0b50000  // scaling	

//=======================  		
// PAGE_E                  		
//=======================  		
0xe00	0x30303030 // Path-A TX AGC codewod 6M 9M 12M 18M	
0xe04	0x30303030 //  Path-A TX AGC codewod 24M 36M 48M 54M  	
0xe08	0x03903030 // Path-A TX AGC codewod MCS32 1M    	
0xe10	0x30303030 // Path-A TX AGC codewod MCS0 MCS1 MCS2 MCS3	
0xe14	0x30303030 // Path-A TX AGC codewod MCS4 MCS5 MCS6 MCS7	
0xe18	0x30303030 // Path-A TX AGC codewod MCS8 MCS9 MCS10 MCS11   	
0xe1c	0x30303030 // Path-A TX AGC codewod MCS12 MCS13 MCS14 MCS15 	
0xe28	0x00000000                                                             	
0xe30	0x1000dc1f // 0xe30~0xe60: IQK          	
0xe34	0x10008c1f                                                             	
0xe38	0x02140102                                                             	
0xe3C	0x681604c2 //default :0x681604c2  change RXIQK to mode 3   C-cut back to default                                                             	
0xe40	0x01007c00                                                             	
0xe44	0x01004800                                                             	
0xe48	0xfb000000                                                             	
0xe4c	0x000028d1                                                             	
0xe50	0x1000dc1f                                                             	
0xe54	0x10008c1f                                                             	
0xe58	0x02140102                                                             	
0xe5C	0x28160d05 //default C-cut: 0x28160d05 change RXIQK to mode 3                                                                	
0xe60	0x00000008                                                             	
0xe68	0x0fc05656                                                         	
0xe6c	0x03c09696 // AFE ctrl reg (ASIC)  Blue-Tooth 	
0xe70	0x03c09696 // AFE ctrl reg (ASIC)  RX_WAIT_CCA 	
0xe74	0x0c005656  // AFE ctrl reg (ASIC)  TX_CCK_RFON  	
0xe78	0x0c005656 // AFE ctrl reg (ASIC)  TX_CCK_BBON	
0xe7c	0x0c005656  // AFE ctrl reg (ASIC)  TX_OFDM_RFON	
0xe80	0x0c005656  // AFE ctrl reg (ASIC)  TX_OFDM_BBON    	
0xe84	0x03c09696  // AFE ctrl reg (ASIC)  TX_TO_RX 	
0xe88	0x0c005656  // AFE ctrl reg (ASIC)  TX_TO_TX	
0xe8c	0x03c09696  // AFE ctrl reg (ASIC)  RX_CCK 	
0xed0	0x03c09696  // AFE ctrl reg (ASIC)  RX_OFDM       	
0xed4	0x03c09696  // AFE ctrl reg (ASIC)  RX_WAIT_RIFS	
0xed8	0x03c09696  // AFE ctrl reg (ASIC)  RX_TO_RX	
0xedc	0x0000d6d6  // AFE ctrl reg (ASIC)  Standby           	
0xee0	0x0000d6d6  // AFE ctrl reg (ASIC)  Sleep	
0xeec	0x0fc01616  // AFE ctrl reg (ASIC)  PMPD_ANAEN 	
0xee4	0xb0000c1c        // Port 1                                        	
0xee8	0x00000001        // Port 1                                        	

0xf14	0x00000003 // debug port selection. 0x0~0x3: PHY DBG  0x4~0x5: MAC DBG     	
0xf4c	0x00000000 // Only for FPGA PMAC                                           	
0xf00	0x00000300 // enable BBRSTB  bcz HSSI use clk_bb                           	

0xffff 0xffff