#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jan 29 07:04:45 2026
# Process ID         : 11672
# Current directory  : C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1
# Command line       : vivado.exe -log main_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_wrapper.tcl
# Log file           : C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/main_wrapper.vds
# Journal file       : C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1\vivado.jou
# Running On         : DESKTOP-I3BS7O3
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i5-7300U CPU @ 2.60GHz
# CPU Frequency      : 2712 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 16995 MB
# Swap memory        : 2550 MB
# Total Virtual      : 19545 MB
# Available Virtual  : 5445 MB
#-----------------------------------------------------------
source main_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/win10/Documents/projects/SPI_interface'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.cache/ip 
INFO: [Project 1-5578] Found utility IPs instantiated in block design C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.srcs/sources_1/bd/main/main.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994. 
INFO: [Project 1-4468] Skipped adding '..\..\..\..\..\..\RISC_V_Code\workspace\hello_world\build\hello_world.elf' file in synth run script
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 354.008 ; gain = 57.828
Command: read_checkpoint -auto_incremental -incremental C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.srcs/utils_1/imports/synth_1/main_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.srcs/utils_1/imports/synth_1/main_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main_wrapper -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16856
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1016.848 ; gain = 467.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_wrapper' [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/hdl/main_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'main' declared at 'c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:531' bound to instance 'main_i' of component 'main' [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/hdl/main_wrapper.vhd:40]
INFO: [Synth 8-638] synthesizing module 'main' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:547]
INFO: [Synth 8-3491] module 'main_axi_gpio_0_0' declared at 'C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_axi_gpio_0_0_stub.vhdl:6' bound to instance 'axi_gpio_0' of component 'main_axi_gpio_0_0' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:975]
INFO: [Synth 8-638] synthesizing module 'main_axi_gpio_0_0' [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_axi_gpio_0_0_stub.vhdl:40]
INFO: [Synth 8-3491] module 'main_axi_smc_0' declared at 'C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_axi_smc_0_stub.vhdl:6' bound to instance 'axi_smc' of component 'main_axi_smc_0' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'main_axi_smc_0' [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_axi_smc_0_stub.vhdl:125]
INFO: [Synth 8-3491] module 'main_axi_uartlite_0_0' declared at 'C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_axi_uartlite_0_0_stub.vhdl:6' bound to instance 'axi_uartlite_0' of component 'main_axi_uartlite_0_0' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:1110]
INFO: [Synth 8-638] synthesizing module 'main_axi_uartlite_0_0' [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_axi_uartlite_0_0_stub.vhdl:40]
INFO: [Synth 8-3491] module 'main_clk_wiz_1_0' declared at 'C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_clk_wiz_1_0_stub.vhdl:6' bound to instance 'clk_wiz_1' of component 'main_clk_wiz_1_0' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:1135]
INFO: [Synth 8-638] synthesizing module 'main_clk_wiz_1_0' [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_clk_wiz_1_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'main_mdm_1_0' declared at 'C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_mdm_1_0_stub.vhdl:6' bound to instance 'mdm_1' of component 'main_mdm_1_0' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:1142]
INFO: [Synth 8-638] synthesizing module 'main_mdm_1_0' [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_mdm_1_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'main_microblaze_riscv_0_0' declared at 'C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_microblaze_riscv_0_0_stub.vhdl:6' bound to instance 'microblaze_riscv_0' of component 'main_microblaze_riscv_0_0' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:1155]
INFO: [Synth 8-638] synthesizing module 'main_microblaze_riscv_0_0' [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_microblaze_riscv_0_0_stub.vhdl:70]
INFO: [Synth 8-638] synthesizing module 'microblaze_riscv_0_local_memory_imp_1U5PIHB' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:41]
INFO: [Synth 8-3491] module 'main_dlmb_bram_if_cntlr_0' declared at 'C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_dlmb_bram_if_cntlr_0_stub.vhdl:6' bound to instance 'dlmb_bram_if_cntlr' of component 'main_dlmb_bram_if_cntlr_0' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:213]
INFO: [Synth 8-638] synthesizing module 'main_dlmb_bram_if_cntlr_0' [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_dlmb_bram_if_cntlr_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'main_dlmb_v10_0' declared at 'C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_dlmb_v10_0_stub.vhdl:6' bound to instance 'dlmb_v10' of component 'main_dlmb_v10_0' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:267]
INFO: [Synth 8-638] synthesizing module 'main_dlmb_v10_0' [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_dlmb_v10_0_stub.vhdl:43]
INFO: [Synth 8-3491] module 'main_ilmb_bram_if_cntlr_0' declared at 'C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_ilmb_bram_if_cntlr_0_stub.vhdl:6' bound to instance 'ilmb_bram_if_cntlr' of component 'main_ilmb_bram_if_cntlr_0' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:295]
INFO: [Synth 8-638] synthesizing module 'main_ilmb_bram_if_cntlr_0' [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_ilmb_bram_if_cntlr_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'main_ilmb_v10_0' declared at 'C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_ilmb_v10_0_stub.vhdl:6' bound to instance 'ilmb_v10' of component 'main_ilmb_v10_0' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:349]
INFO: [Synth 8-638] synthesizing module 'main_ilmb_v10_0' [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_ilmb_v10_0_stub.vhdl:43]
INFO: [Synth 8-3491] module 'main_lmb_bram_0' declared at 'C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_lmb_bram_0_stub.vhdl:6' bound to instance 'lmb_bram' of component 'main_lmb_bram_0' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:377]
INFO: [Synth 8-638] synthesizing module 'main_lmb_bram_0' [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_lmb_bram_0_stub.vhdl:34]
INFO: [Synth 8-256] done synthesizing module 'microblaze_riscv_0_local_memory_imp_1U5PIHB' (0#1) [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:41]
INFO: [Synth 8-3491] module 'main_rst_clk_wiz_1_100M_0' declared at 'C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_rst_clk_wiz_1_100M_0_stub.vhdl:6' bound to instance 'rst_clk_wiz_1_100M' of component 'main_rst_clk_wiz_1_100M_0' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:1234]
INFO: [Synth 8-638] synthesizing module 'main_rst_clk_wiz_1_100M_0' [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/.Xil/Vivado-11672-DESKTOP-I3BS7O3/realtime/main_rst_clk_wiz_1_100M_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'main_xlconcat_0_1' declared at 'c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_xlconcat_0_1/synth/main_xlconcat_0_1.v:53' bound to instance 'xlconcat_0' of component 'main_xlconcat_0_1' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:1247]
INFO: [Synth 8-6157] synthesizing module 'main_xlconcat_0_1' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_xlconcat_0_1/synth/main_xlconcat_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_6_xlconcat' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_6_xlconcat' (0#1) [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'main_xlconcat_0_1' (0#1) [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_xlconcat_0_1/synth/main_xlconcat_0_1.v:53]
INFO: [Synth 8-3491] module 'main_xlconstant_0_0' declared at 'c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_xlconstant_0_0/synth/main_xlconstant_0_0.v:53' bound to instance 'xlconstant_0' of component 'main_xlconstant_0_0' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:1283]
INFO: [Synth 8-6157] synthesizing module 'main_xlconstant_0_0' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_xlconstant_0_0/synth/main_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'main_xlconstant_0_0' (0#1) [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_xlconstant_0_0/synth/main_xlconstant_0_0.v:53]
INFO: [Synth 8-3491] module 'main_xlslice_0_2' declared at 'c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_xlslice_0_2/synth/main_xlslice_0_2.v:53' bound to instance 'xlslice_0' of component 'main_xlslice_0_2' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:1287]
INFO: [Synth 8-6157] synthesizing module 'main_xlslice_0_2' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_xlslice_0_2/synth/main_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_4_xlslice' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_4_xlslice' (0#1) [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'main_xlslice_0_2' (0#1) [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_xlslice_0_2/synth/main_xlslice_0_2.v:53]
INFO: [Synth 8-3491] module 'main_xlslice_0_3' declared at 'c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_xlslice_0_3/synth/main_xlslice_0_3.v:53' bound to instance 'xlslice_1' of component 'main_xlslice_0_3' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:1292]
INFO: [Synth 8-6157] synthesizing module 'main_xlslice_0_3' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_xlslice_0_3/synth/main_xlslice_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_4_xlslice__parameterized0' [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_4_xlslice__parameterized0' (0#1) [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'main_xlslice_0_3' (0#1) [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_xlslice_0_3/synth/main_xlslice_0_3.v:53]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/synth/main.vhd:547]
INFO: [Synth 8-256] done synthesizing module 'main_wrapper' (0#1) [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/hdl/main_wrapper.vhd:27]
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1134.570 ; gain = 585.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1134.570 ; gain = 585.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1134.570 ; gain = 585.453
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1134.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_microblaze_riscv_0_0/main_microblaze_riscv_0_0/main_microblaze_riscv_0_0_in_context.xdc] for cell 'main_i/microblaze_riscv_0'
Finished Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_microblaze_riscv_0_0/main_microblaze_riscv_0_0/main_microblaze_riscv_0_0_in_context.xdc] for cell 'main_i/microblaze_riscv_0'
Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_axi_gpio_0_0/main_axi_gpio_0_0/main_axi_gpio_0_0_in_context.xdc] for cell 'main_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_axi_gpio_0_0/main_axi_gpio_0_0/main_axi_gpio_0_0_in_context.xdc] for cell 'main_i/axi_gpio_0'
Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_axi_uartlite_0_0/main_axi_uartlite_0_0/main_axi_uartlite_0_0_in_context.xdc] for cell 'main_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_axi_uartlite_0_0/main_axi_uartlite_0_0/main_axi_uartlite_0_0_in_context.xdc] for cell 'main_i/axi_uartlite_0'
Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_dlmb_v10_0/main_dlmb_v10_0/main_dlmb_v10_0_in_context.xdc] for cell 'main_i/microblaze_riscv_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_dlmb_v10_0/main_dlmb_v10_0/main_dlmb_v10_0_in_context.xdc] for cell 'main_i/microblaze_riscv_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_ilmb_v10_0/main_ilmb_v10_0/main_dlmb_v10_0_in_context.xdc] for cell 'main_i/microblaze_riscv_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_ilmb_v10_0/main_ilmb_v10_0/main_dlmb_v10_0_in_context.xdc] for cell 'main_i/microblaze_riscv_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_dlmb_bram_if_cntlr_0/main_dlmb_bram_if_cntlr_0/main_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'main_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_dlmb_bram_if_cntlr_0/main_dlmb_bram_if_cntlr_0/main_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'main_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_ilmb_bram_if_cntlr_0/main_ilmb_bram_if_cntlr_0/main_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'main_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_ilmb_bram_if_cntlr_0/main_ilmb_bram_if_cntlr_0/main_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'main_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_lmb_bram_0/main_lmb_bram_0/main_lmb_bram_0_in_context.xdc] for cell 'main_i/microblaze_riscv_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_lmb_bram_0/main_lmb_bram_0/main_lmb_bram_0_in_context.xdc] for cell 'main_i/microblaze_riscv_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_mdm_1_0/main_mdm_1_0/main_mdm_1_0_in_context.xdc] for cell 'main_i/mdm_1'
Finished Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_mdm_1_0/main_mdm_1_0/main_mdm_1_0_in_context.xdc] for cell 'main_i/mdm_1'
Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_clk_wiz_1_0/main_clk_wiz_1_0/main_clk_wiz_1_0_in_context.xdc] for cell 'main_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_clk_wiz_1_0/main_clk_wiz_1_0/main_clk_wiz_1_0_in_context.xdc] for cell 'main_i/clk_wiz_1'
Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_rst_clk_wiz_1_100M_0/main_rst_clk_wiz_1_100M_0/main_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'main_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_rst_clk_wiz_1_100M_0/main_rst_clk_wiz_1_100M_0/main_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'main_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_axi_smc_0/main_axi_smc_0/main_axi_smc_0_in_context.xdc] for cell 'main_i/axi_smc'
Finished Parsing XDC File [c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_axi_smc_0/main_axi_smc_0/main_axi_smc_0_in_context.xdc] for cell 'main_i/axi_smc'
Parsing XDC File [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.srcs/constrs_1/new/A7_lite_constrains.xdc]
CRITICAL WARNING: [Common 17-170] Unknown option '-add-name', please type 'create_clock -help' for usage info. [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.srcs/constrs_1/new/A7_lite_constrains.xdc:3]
Finished Parsing XDC File [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.srcs/constrs_1/new/A7_lite_constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.srcs/constrs_1/new/A7_lite_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1141.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1141.785 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'main_i/microblaze_riscv_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 1142.129 ; gain = 593.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 1142.129 ; gain = 593.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_50MHz. (constraint file  c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_clk_wiz_1_0/main_clk_wiz_1_0/main_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_50MHz. (constraint file  c:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.gen/sources_1/bd/main/ip/main_clk_wiz_1_0/main_clk_wiz_1_0/main_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for main_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/microblaze_riscv_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/microblaze_riscv_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/microblaze_riscv_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/microblaze_riscv_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_i/xlconstant_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 1142.129 ; gain = 593.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:10 . Memory (MB): peak = 1142.129 ; gain = 593.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:16 . Memory (MB): peak = 1142.129 ; gain = 593.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:29 . Memory (MB): peak = 1308.402 ; gain = 759.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:29 . Memory (MB): peak = 1308.477 ; gain = 759.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:30 . Memory (MB): peak = 1318.668 ; gain = 769.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:43 . Memory (MB): peak = 1535.184 ; gain = 986.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:43 . Memory (MB): peak = 1535.184 ; gain = 986.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:43 . Memory (MB): peak = 1535.184 ; gain = 986.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:43 . Memory (MB): peak = 1535.184 ; gain = 986.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:43 . Memory (MB): peak = 1535.184 ; gain = 986.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:43 . Memory (MB): peak = 1535.184 ; gain = 986.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |main_axi_gpio_0_0         |         1|
|2     |main_axi_smc_0            |         1|
|3     |main_axi_uartlite_0_0     |         1|
|4     |main_clk_wiz_1_0          |         1|
|5     |main_mdm_1_0              |         1|
|6     |main_microblaze_riscv_0_0 |         1|
|7     |main_rst_clk_wiz_1_100M_0 |         1|
|8     |main_dlmb_bram_if_cntlr_0 |         1|
|9     |main_dlmb_v10_0           |         1|
|10    |main_ilmb_bram_if_cntlr_0 |         1|
|11    |main_ilmb_v10_0           |         1|
|12    |main_lmb_bram_0           |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |main_axi_gpio_0_0_bbox         |     1|
|2     |main_axi_smc_0_bbox            |     1|
|3     |main_axi_uartlite_0_0_bbox     |     1|
|4     |main_clk_wiz_1_0_bbox          |     1|
|5     |main_dlmb_bram_if_cntlr_0_bbox |     1|
|6     |main_dlmb_v10_0_bbox           |     1|
|7     |main_ilmb_bram_if_cntlr_0_bbox |     1|
|8     |main_ilmb_v10_0_bbox           |     1|
|9     |main_lmb_bram_0_bbox           |     1|
|10    |main_mdm_1_0_bbox              |     1|
|11    |main_microblaze_riscv_0_0_bbox |     1|
|12    |main_rst_clk_wiz_1_100M_0_bbox |     1|
|13    |IBUF                           |     3|
|14    |OBUF                           |     3|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:43 . Memory (MB): peak = 1535.184 ; gain = 986.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:38 . Memory (MB): peak = 1535.184 ; gain = 978.508
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:43 . Memory (MB): peak = 1535.184 ; gain = 986.066
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1544.398 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1548.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 39dd4c04
INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 103 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:02:04 . Memory (MB): peak = 1548.051 ; gain = 1190.301
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1548.051 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/win10/Documents/C/SCPI/FPGA_RISC_V_Test/FPGA_Project/Risc_V_SCPI_FPGA_Test/Risc_V_SCPI_FPGA_Test.runs/synth_1/main_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_wrapper_utilization_synth.rpt -pb main_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 07:07:09 2026...
