/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M2H1/AAC2M2H1_tb.vhdp {0 {vcom -work work -2002 -explicit -stats=none /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M2H1/AAC2M2H1_tb.vhdp
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package NUMERIC_BIT_UNSIGNED
-- Loading package std_logic_textio
-- Compiling entity AAC2M2H1_tb
-- Compiling architecture behavioral of AAC2M2H1_tb
** Fatal: Unexpected signal: 11.
** Error: /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M2H1/AAC2M2H1_tb.vhdp(162): VHDL Compiler exiting

} {12.0 13.0} {}} /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M2H1/AAC2M2H1.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M2H1/AAC2M2H1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ALU
-- Compiling architecture behavioural of ALU

} {} {}}
