// Seed: 931065858
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output tri1 id_2;
  input wire id_1;
  assign id_2 = -1'd0 * -1'b0 - id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3
  );
  inout wire id_3;
  input wire id_2;
  inout wand id_1;
  assign id_1 = 1;
endmodule
program module_2 #(
    parameter id_5 = 32'd5
) (
    input wand id_0,
    output supply0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply0 id_4
    , id_12,
    output uwire _id_5,
    input supply1 id_6,
    output wand id_7,
    input supply0 id_8,
    input tri0 id_9,
    input tri0 id_10
);
  logic [7:0] id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
  logic [id_5 : -1  ===  ~  -1] id_14;
  wire id_15, id_16;
  assign id_13[-1 : ""] = id_12;
endprogram
