library IEEE;
use IEEE.std_logic_1164.all;
USE ieee.numeric_std.all ;
use IEEE.std_logic_unsigned.all;

ENTITY mux4to1 IS

    generic (
            DATA_WIDTH        :     integer   := 16;     -- Word Width
            ADDR_WIDTH        :     integer   := 16      -- Address width     
    );
   PORT (A, B, C, D: IN  std_logic_vector (DATA_WIDTH - 1 downto 0);
        SEL : IN 	 std_logic_vector (1 downto 0);
        Z: OUT 	std_logic_vector (DATA_WIDTH - 1 downto 0));
END mux4to1;
ARCHITECTURE mux4to1_behave OF mux4to1 IS
BEGIN
    with SEL select 
        Z <= A when "00",
             B when "01",
             C when "10",
             D when others;
END mux4to1_behave;