// Seed: 2796920125
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  wire id_7;
  module_0(
      id_1, id_2
  );
  assign id_6 = id_4;
  assign id_2 = 1 == 1'b0;
  xnor (id_6, id_2, id_3, id_1, id_4, id_7);
endmodule
