#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Nov 11 00:33:54 2014
# Process ID: 5544
# Log file: C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/planAhead_run_2/planAhead.log
# Journal file: C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in 14 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/pa.fromHdl.tcl}
# create_project -name X_PROJECT -dir "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/planAhead_run_3" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "TOP.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/TOP.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {sc_lut.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {sine.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clkgen.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SHIFT_III.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {i2s_out.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {audiogen.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SEVEN_SEG.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RAM.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {i2s_tst.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CLOCK_50MHz.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Clock_25MHz.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BIN_TO_BCD.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {WRITE_NOTE.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {VIDEO.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {VgaAdapter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ScanXY.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RegistroNumeroNota.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {READ_NOTE.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Pentagrama.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ObjetoNotas.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MuxObjetos.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {memory_track2.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MaquinaEstadosDibujarNotas.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {LIMITE_CANCION.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {LeerNotasParaVideo.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {FSM_CONTROL.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {FSMVGA.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DivisorReloj50MHz.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DivisorReloj1s.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DecodificadorNotasVideo.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DEBOUNCE.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Clock_Divisor_VGA.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CLOCK_DIVISOR.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {AUDIO.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {TOP.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top TOP $srcset
# add_files [list {TOP.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/sc_lut.v" into library work
Parsing verilog file "sc_lut_init.v" included at line 32. [C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/sc_lut.v:32]
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/sine.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/clkgen.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/SHIFT_III.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/i2s_out.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/audiogen.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/SEVEN_SEG.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/RAM.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/i2s_tst.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/CLOCK_50MHz.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/Clock_25MHz.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/BIN_TO_BCD.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/WRITE_NOTE.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/VIDEO.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/VgaAdapter.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/ScanXY.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/RegistroNumeroNota.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/READ_NOTE.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/Pentagrama.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/ObjetoNotas.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/MuxObjetos.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/memory_track2.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/MaquinaEstadosDibujarNotas.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/LIMITE_CANCION.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/LeerNotasParaVideo.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/FSM_CONTROL.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/FSMVGA.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/DivisorReloj50MHz.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/DivisorReloj1s.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/DecodificadorNotasVideo.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/DEBOUNCE.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/Clock_Divisor_VGA.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/CLOCK_DIVISOR.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/AUDIO.v" into library work
Analyzing Verilog file "C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/TOP.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/TOP.ucf]
Finished Parsing UCF File [C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2/TOP.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 52eac102
open_rtl_design: Time (s): elapsed = 00:00:28 . Memory (MB): peak = 628.102 ; gain = 180.805
update_compile_order -fileset sim_1
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/Edward/Desktop/FPGA-Musician--master/X_PROJECT v2\planAhead_pid5544.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Nov 11 00:39:27 2014...
INFO: [Common 17-83] Releasing license: PlanAhead
