<stg><name>convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1></name>


<trans_list>

<trans id="303" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="6" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="7" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="cmp4827" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="cmp4827" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="33" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="54" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="55" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:0 %padding_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %padding

]]></Node>
<StgValue><ssdm name="padding_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %p_read_4 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:2 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %padding_read, i1

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln31 = add i32 %shl_ln, i32

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln42 = icmp_sgt  i32 %add_ln31, i32

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %sub13 = add i32 %shl_ln, i32

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %sub47 = add i32 %shl_ln, i32

]]></Node>
<StgValue><ssdm name="sub47"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %cmp4827 = icmp_sgt  i32 %sub47, i32

]]></Node>
<StgValue><ssdm name="cmp4827"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
:8 %bitcast_ln49 = bitcast i64 %p_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln49"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i9, void, i9 %add_ln40, void %._crit_edge31

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %num_ker = phi i5, void, i5 %select_ln40_13, void %._crit_edge31

]]></Node>
<StgValue><ssdm name="num_ker"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2 %i = phi i5, void, i5 %add_ln41, void %._crit_edge31

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="5">
<![CDATA[
:3 %zext_ln40_4 = zext i5 %num_ker

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="5">
<![CDATA[
:4 %empty = trunc i5 %num_ker

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:5 %p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="7">
<![CDATA[
:6 %p_shl_cast = zext i7 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %empty_45 = add i8 %zext_ln40_4, i8 %p_shl_cast

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8 %icmp_ln40 = icmp_eq  i9 %indvar_flatten, i9

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9 %add_ln40 = add i9, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln40 = br i1 %icmp_ln40, void %.split13, void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split13:2 %icmp_ln41 = icmp_eq  i5 %i, i5

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split13:3 %select_ln40 = select i1 %icmp_ln41, i5, i5 %i

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split13:4 %add_ln40_36 = add i5, i5 %num_ker

]]></Node>
<StgValue><ssdm name="add_ln40_36"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="5">
<![CDATA[
.split13:5 %zext_ln40 = zext i5 %add_ln40_36

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="5">
<![CDATA[
.split13:6 %empty_51 = trunc i5 %add_ln40_36

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.split13:7 %p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_51, i3

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="7">
<![CDATA[
.split13:8 %p_shl_cast_mid1 = zext i7 %p_shl_mid1

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split13:9 %p_mid1 = add i8 %zext_ln40, i8 %p_shl_cast_mid1

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split13:10 %select_ln40_13 = select i1 %icmp_ln41, i5 %add_ln40_36, i5 %num_ker

]]></Node>
<StgValue><ssdm name="select_ln40_13"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
.split13:11 %zext_ln40_28 = zext i5 %select_ln40_13

]]></Node>
<StgValue><ssdm name="zext_ln40_28"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:12 %bias_conv1_addr = getelementptr i64 %bias_conv1, i64, i64 %zext_ln40_28

]]></Node>
<StgValue><ssdm name="bias_conv1_addr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="4">
<![CDATA[
.split13:13 %bias_conv1_load = load i4 %bias_conv1_addr

]]></Node>
<StgValue><ssdm name="bias_conv1_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split13:14 %select_ln40_14 = select i1 %icmp_ln41, i8 %p_mid1, i8 %empty_45

]]></Node>
<StgValue><ssdm name="select_ln40_14"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
.split13:15 %zext_ln40_29 = zext i8 %select_ln40_14

]]></Node>
<StgValue><ssdm name="zext_ln40_29"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:16 %kernel_conv1_addr = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_29

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
.split13:17 %kernel_conv1_load = load i8 %kernel_conv1_addr

]]></Node>
<StgValue><ssdm name="kernel_conv1_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split13:18 %add_ln40_28 = add i8, i8 %select_ln40_14

]]></Node>
<StgValue><ssdm name="add_ln40_28"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
.split13:19 %zext_ln40_30 = zext i8 %add_ln40_28

]]></Node>
<StgValue><ssdm name="zext_ln40_30"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:20 %kernel_conv1_addr_1 = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_30

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="8">
<![CDATA[
.split13:21 %kernel_conv1_load_1 = load i8 %kernel_conv1_addr_1

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split13:22 %add_ln40_29 = add i8, i8 %select_ln40_14

]]></Node>
<StgValue><ssdm name="add_ln40_29"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
.split13:23 %zext_ln40_31 = zext i8 %add_ln40_29

]]></Node>
<StgValue><ssdm name="zext_ln40_31"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:24 %kernel_conv1_addr_2 = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_31

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="8">
<![CDATA[
.split13:25 %kernel_conv1_load_2 = load i8 %kernel_conv1_addr_2

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split13:26 %add_ln40_30 = add i8, i8 %select_ln40_14

]]></Node>
<StgValue><ssdm name="add_ln40_30"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="8">
<![CDATA[
.split13:27 %zext_ln40_32 = zext i8 %add_ln40_30

]]></Node>
<StgValue><ssdm name="zext_ln40_32"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:28 %kernel_conv1_addr_3 = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_32

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr_3"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="8">
<![CDATA[
.split13:29 %kernel_conv1_load_3 = load i8 %kernel_conv1_addr_3

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_3"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split13:30 %add_ln40_31 = add i8, i8 %select_ln40_14

]]></Node>
<StgValue><ssdm name="add_ln40_31"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="8">
<![CDATA[
.split13:31 %zext_ln40_33 = zext i8 %add_ln40_31

]]></Node>
<StgValue><ssdm name="zext_ln40_33"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:32 %kernel_conv1_addr_4 = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_33

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr_4"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
.split13:33 %kernel_conv1_load_4 = load i8 %kernel_conv1_addr_4

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_4"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split13:34 %add_ln40_32 = add i8, i8 %select_ln40_14

]]></Node>
<StgValue><ssdm name="add_ln40_32"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
.split13:35 %zext_ln40_34 = zext i8 %add_ln40_32

]]></Node>
<StgValue><ssdm name="zext_ln40_34"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:36 %kernel_conv1_addr_5 = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_34

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr_5"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="8">
<![CDATA[
.split13:37 %kernel_conv1_load_5 = load i8 %kernel_conv1_addr_5

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_5"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split13:38 %add_ln40_33 = add i8, i8 %select_ln40_14

]]></Node>
<StgValue><ssdm name="add_ln40_33"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
.split13:39 %zext_ln40_35 = zext i8 %add_ln40_33

]]></Node>
<StgValue><ssdm name="zext_ln40_35"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:40 %kernel_conv1_addr_6 = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_35

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr_6"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
.split13:41 %kernel_conv1_load_6 = load i8 %kernel_conv1_addr_6

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_6"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split13:42 %add_ln40_34 = add i8, i8 %select_ln40_14

]]></Node>
<StgValue><ssdm name="add_ln40_34"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
.split13:43 %zext_ln40_36 = zext i8 %add_ln40_34

]]></Node>
<StgValue><ssdm name="zext_ln40_36"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:44 %kernel_conv1_addr_7 = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_36

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr_7"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8">
<![CDATA[
.split13:45 %kernel_conv1_load_7 = load i8 %kernel_conv1_addr_7

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_7"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split13:46 %add_ln40_35 = add i8, i8 %select_ln40_14

]]></Node>
<StgValue><ssdm name="add_ln40_35"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="8">
<![CDATA[
.split13:47 %zext_ln40_37 = zext i8 %add_ln40_35

]]></Node>
<StgValue><ssdm name="zext_ln40_37"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:48 %kernel_conv1_addr_8 = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_37

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr_8"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="8">
<![CDATA[
.split13:49 %kernel_conv1_load_8 = load i8 %kernel_conv1_addr_8

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_8"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0">
<![CDATA[
:0 %ret_ln95 = ret

]]></Node>
<StgValue><ssdm name="ret_ln95"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_Push_pixel_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split13:1 %empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="4">
<![CDATA[
.split13:13 %bias_conv1_load = load i4 %bias_conv1_addr

]]></Node>
<StgValue><ssdm name="bias_conv1_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
.split13:17 %kernel_conv1_load = load i8 %kernel_conv1_addr

]]></Node>
<StgValue><ssdm name="kernel_conv1_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="8">
<![CDATA[
.split13:21 %kernel_conv1_load_1 = load i8 %kernel_conv1_addr_1

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="8">
<![CDATA[
.split13:25 %kernel_conv1_load_2 = load i8 %kernel_conv1_addr_2

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_2"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="8">
<![CDATA[
.split13:29 %kernel_conv1_load_3 = load i8 %kernel_conv1_addr_3

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_3"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
.split13:33 %kernel_conv1_load_4 = load i8 %kernel_conv1_addr_4

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_4"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="8">
<![CDATA[
.split13:37 %kernel_conv1_load_5 = load i8 %kernel_conv1_addr_5

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_5"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
.split13:41 %kernel_conv1_load_6 = load i8 %kernel_conv1_addr_6

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_6"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8">
<![CDATA[
.split13:45 %kernel_conv1_load_7 = load i8 %kernel_conv1_addr_7

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_7"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="8">
<![CDATA[
.split13:49 %kernel_conv1_load_8 = load i8 %kernel_conv1_addr_8

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_8"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:50 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split13:51 %br_ln42 = br i1 %icmp_ln42, void %._crit_edge, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.lr.ph.preheader:0 %icmp_ln45_10 = icmp_eq  i5 %select_ln40, i5

]]></Node>
<StgValue><ssdm name="icmp_ln45_10"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.lr.ph.preheader:1 %icmp_ln45_11 = icmp_eq  i5 %select_ln40, i5

]]></Node>
<StgValue><ssdm name="icmp_ln45_11"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.lr.ph.preheader:2 %or_ln45 = or i1 %icmp_ln45_10, i1 %icmp_ln45_11

]]></Node>
<StgValue><ssdm name="or_ln45"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:3 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.lr.ph:0 %j = phi i5 %add_ln42, void %.split_ifconv, i5, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph:1 %j_cast = zext i5 %j

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3 %icmp_ln42_5 = icmp_eq  i32 %j_cast, i32 %add_ln31

]]></Node>
<StgValue><ssdm name="icmp_ln42_5"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph:4 %empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.lr.ph:5 %add_ln42 = add i5 %j, i5

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:6 %br_ln42 = br i1 %icmp_ln42_5, void %.split_ifconv, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="5">
<![CDATA[
.split_ifconv:0 %j_cast4 = zext i5 %j

]]></Node>
<StgValue><ssdm name="j_cast4"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:1 %line_buffer_1_2_addr = getelementptr i64 %line_buffer_1_2, i64, i64 %j_cast4

]]></Node>
<StgValue><ssdm name="line_buffer_1_2_addr"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="5">
<![CDATA[
.split_ifconv:2 %line_buffer_1_2_load = load i5 %line_buffer_1_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_1_2_load"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:5 %line_buffer_2_2_addr = getelementptr i64 %line_buffer_2_2, i64, i64 %j_cast4

]]></Node>
<StgValue><ssdm name="line_buffer_2_2_addr"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="5">
<![CDATA[
.split_ifconv:6 %line_buffer_2_2_load = load i5 %line_buffer_2_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_2_2_load"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split_ifconv:8 %icmp_ln45 = icmp_eq  i5 %j, i5

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:9 %icmp_ln45_5 = icmp_eq  i32 %j_cast, i32 %sub13

]]></Node>
<StgValue><ssdm name="icmp_ln45_5"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:10 %or_ln45_9 = or i1 %icmp_ln45_5, i1 %icmp_ln45

]]></Node>
<StgValue><ssdm name="or_ln45_9"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:11 %or_ln45_10 = or i1 %or_ln45_9, i1 %or_ln45

]]></Node>
<StgValue><ssdm name="or_ln45_10"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:12 %select_ln45 = select i1 %or_ln45_10, i64, i64 %bitcast_ln49

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split_ifconv:13 %store_ln49 = store i64 %select_ln45, i5 %line_buffer_2_2_addr, i64 %line_buffer_2_2_load

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="162" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="5">
<![CDATA[
.split_ifconv:2 %line_buffer_1_2_load = load i5 %line_buffer_1_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_1_2_load"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:3 %line_buffer_0_2_addr = getelementptr i64 %line_buffer_0_2, i64, i64 %j_cast4

]]></Node>
<StgValue><ssdm name="line_buffer_0_2_addr"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
.split_ifconv:4 %store_ln43 = store i64 %line_buffer_1_2_load, i5 %line_buffer_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="5">
<![CDATA[
.split_ifconv:6 %line_buffer_2_2_load = load i5 %line_buffer_2_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_2_2_load"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split_ifconv:7 %store_ln44 = store i64 %line_buffer_2_2_load, i5 %line_buffer_1_2_addr, i64 %line_buffer_1_2_load

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.split_ifconv:14 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:0 %tmp_4 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln40, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:1 %icmp_ln52 = icmp_eq  i4 %tmp_4, i4

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:2 %br_ln52 = br i1 %icmp_ln52, void, void %._crit_edge31

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64">
<![CDATA[
:0 %line_buffer_0_2_load = load i64

]]></Node>
<StgValue><ssdm name="line_buffer_0_2_load"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64">
<![CDATA[
:1 %line_buffer_1_2_load_1 = load i64

]]></Node>
<StgValue><ssdm name="line_buffer_1_2_load_1"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64">
<![CDATA[
:2 %line_buffer_2_2_load_1 = load i64

]]></Node>
<StgValue><ssdm name="line_buffer_2_2_load_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
:3 %line_buffer_0_2_load_1 = load i64

]]></Node>
<StgValue><ssdm name="line_buffer_0_2_load_1"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
:4 %line_buffer_1_2_load_2 = load i64

]]></Node>
<StgValue><ssdm name="line_buffer_1_2_load_2"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64">
<![CDATA[
:5 %line_buffer_2_2_load_2 = load i64

]]></Node>
<StgValue><ssdm name="line_buffer_2_2_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="178" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64">
<![CDATA[
:0 %line_buffer_0_2_load = load i64

]]></Node>
<StgValue><ssdm name="line_buffer_0_2_load"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64">
<![CDATA[
:1 %line_buffer_1_2_load_1 = load i64

]]></Node>
<StgValue><ssdm name="line_buffer_1_2_load_1"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64">
<![CDATA[
:2 %line_buffer_2_2_load_1 = load i64

]]></Node>
<StgValue><ssdm name="line_buffer_2_2_load_1"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
:3 %line_buffer_0_2_load_1 = load i64

]]></Node>
<StgValue><ssdm name="line_buffer_0_2_load_1"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
:4 %line_buffer_1_2_load_2 = load i64

]]></Node>
<StgValue><ssdm name="line_buffer_1_2_load_2"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64">
<![CDATA[
:5 %line_buffer_2_2_load_2 = load i64

]]></Node>
<StgValue><ssdm name="line_buffer_2_2_load_2"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln64 = br i1 %cmp4827, void %._crit_edge31, void %.lr.ph30.preheader

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp4827" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph30.preheader:0 %br_ln0 = br void %.lr.ph30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph30:6 %b = phi i31 %add_ln64, void %.split9, i31, void %.lr.ph30.preheader

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph30:7 %b_cast = zext i31 %b

]]></Node>
<StgValue><ssdm name="b_cast"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph30:9 %icmp_ln64 = icmp_eq  i32 %b_cast, i32 %sub47

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph30:11 %add_ln64 = add i31 %b, i31

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="31">
<![CDATA[
.split9:0 %empty_48 = trunc i31 %b

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split9:2 %empty_49 = add i5, i5 %empty_48

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="5">
<![CDATA[
.split9:3 %p_cast5 = zext i5 %empty_49

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:4 %line_buffer_0_2_addr_1 = getelementptr i64 %line_buffer_0_2, i64, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="line_buffer_0_2_addr_1"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="5">
<![CDATA[
.split9:7 %line_buffer_0_2_load_2 = load i5 %line_buffer_0_2_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_0_2_load_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph30:4 %window_buffer_load_9_0 = phi i64 %line_buffer_0_2_load_2, void %.split9, i64 %line_buffer_0_2_load_1, void %.lr.ph30.preheader

]]></Node>
<StgValue><ssdm name="window_buffer_load_9_0"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph30:5 %window_buffer_load_0 = phi i64 %window_buffer_load_9_0, void %.split9, i64 %line_buffer_0_2_load, void %.lr.ph30.preheader

]]></Node>
<StgValue><ssdm name="window_buffer_load_0"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="5">
<![CDATA[
.split9:7 %line_buffer_0_2_load_2 = load i5 %line_buffer_0_2_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_0_2_load_2"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:10 %mul = dmul i64 %window_buffer_load_0, i64 %kernel_conv1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="199" st_id="10" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:10 %mul = dmul i64 %window_buffer_load_0, i64 %kernel_conv1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:12 %mul_0_1 = dmul i64 %window_buffer_load_9_0, i64 %kernel_conv1_load_1

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="201" st_id="11" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:10 %mul = dmul i64 %window_buffer_load_0, i64 %kernel_conv1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:12 %mul_0_1 = dmul i64 %window_buffer_load_9_0, i64 %kernel_conv1_load_1

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:14 %mul_0_2 = dmul i64 %line_buffer_0_2_load_2, i64 %kernel_conv1_load_2

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="204" st_id="12" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:10 %mul = dmul i64 %window_buffer_load_0, i64 %kernel_conv1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:12 %mul_0_1 = dmul i64 %window_buffer_load_9_0, i64 %kernel_conv1_load_1

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:14 %mul_0_2 = dmul i64 %line_buffer_0_2_load_2, i64 %kernel_conv1_load_2

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="207" st_id="13" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:11 %sum_s = dadd i64 %mul, i64

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:12 %mul_0_1 = dmul i64 %window_buffer_load_9_0, i64 %kernel_conv1_load_1

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:14 %mul_0_2 = dmul i64 %line_buffer_0_2_load_2, i64 %kernel_conv1_load_2

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="210" st_id="14" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:11 %sum_s = dadd i64 %mul, i64

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:14 %mul_0_2 = dmul i64 %line_buffer_0_2_load_2, i64 %kernel_conv1_load_2

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="212" st_id="15" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:11 %sum_s = dadd i64 %mul, i64

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="213" st_id="16" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:11 %sum_s = dadd i64 %mul, i64

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="214" st_id="17" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:13 %sum_18_0_1 = dadd i64 %sum_s, i64 %mul_0_1

]]></Node>
<StgValue><ssdm name="sum_18_0_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="215" st_id="18" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:13 %sum_18_0_1 = dadd i64 %sum_s, i64 %mul_0_1

]]></Node>
<StgValue><ssdm name="sum_18_0_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="216" st_id="19" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:13 %sum_18_0_1 = dadd i64 %sum_s, i64 %mul_0_1

]]></Node>
<StgValue><ssdm name="sum_18_0_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="217" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:5 %line_buffer_1_2_addr_1 = getelementptr i64 %line_buffer_1_2, i64, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="line_buffer_1_2_addr_1"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="5">
<![CDATA[
.split9:8 %line_buffer_1_2_load_3 = load i5 %line_buffer_1_2_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_1_2_load_3"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:13 %sum_18_0_1 = dadd i64 %sum_s, i64 %mul_0_1

]]></Node>
<StgValue><ssdm name="sum_18_0_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="220" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph30:2 %window_buffer_load_9_1 = phi i64 %line_buffer_1_2_load_3, void %.split9, i64 %line_buffer_1_2_load_2, void %.lr.ph30.preheader

]]></Node>
<StgValue><ssdm name="window_buffer_load_9_1"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph30:3 %window_buffer_load_1 = phi i64 %window_buffer_load_9_1, void %.split9, i64 %line_buffer_1_2_load_1, void %.lr.ph30.preheader

]]></Node>
<StgValue><ssdm name="window_buffer_load_1"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="5">
<![CDATA[
.split9:8 %line_buffer_1_2_load_3 = load i5 %line_buffer_1_2_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_1_2_load_3"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:15 %sum_18_0_2 = dadd i64 %sum_18_0_1, i64 %mul_0_2

]]></Node>
<StgValue><ssdm name="sum_18_0_2"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:16 %mul_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv1_load_3

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="225" st_id="22" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:15 %sum_18_0_2 = dadd i64 %sum_18_0_1, i64 %mul_0_2

]]></Node>
<StgValue><ssdm name="sum_18_0_2"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:16 %mul_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv1_load_3

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:18 %mul_1_1 = dmul i64 %window_buffer_load_9_1, i64 %kernel_conv1_load_4

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="228" st_id="23" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:15 %sum_18_0_2 = dadd i64 %sum_18_0_1, i64 %mul_0_2

]]></Node>
<StgValue><ssdm name="sum_18_0_2"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:16 %mul_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv1_load_3

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:18 %mul_1_1 = dmul i64 %window_buffer_load_9_1, i64 %kernel_conv1_load_4

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:20 %mul_1_2 = dmul i64 %line_buffer_1_2_load_3, i64 %kernel_conv1_load_5

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="232" st_id="24" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:15 %sum_18_0_2 = dadd i64 %sum_18_0_1, i64 %mul_0_2

]]></Node>
<StgValue><ssdm name="sum_18_0_2"/></StgValue>
</operation>

<operation id="233" st_id="24" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:16 %mul_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv1_load_3

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:18 %mul_1_1 = dmul i64 %window_buffer_load_9_1, i64 %kernel_conv1_load_4

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:20 %mul_1_2 = dmul i64 %line_buffer_1_2_load_3, i64 %kernel_conv1_load_5

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="236" st_id="25" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:17 %sum_18_1 = dadd i64 %sum_18_0_2, i64 %mul_1

]]></Node>
<StgValue><ssdm name="sum_18_1"/></StgValue>
</operation>

<operation id="237" st_id="25" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:18 %mul_1_1 = dmul i64 %window_buffer_load_9_1, i64 %kernel_conv1_load_4

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="238" st_id="25" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:20 %mul_1_2 = dmul i64 %line_buffer_1_2_load_3, i64 %kernel_conv1_load_5

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="239" st_id="26" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:17 %sum_18_1 = dadd i64 %sum_18_0_2, i64 %mul_1

]]></Node>
<StgValue><ssdm name="sum_18_1"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:20 %mul_1_2 = dmul i64 %line_buffer_1_2_load_3, i64 %kernel_conv1_load_5

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="241" st_id="27" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:17 %sum_18_1 = dadd i64 %sum_18_0_2, i64 %mul_1

]]></Node>
<StgValue><ssdm name="sum_18_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="242" st_id="28" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:17 %sum_18_1 = dadd i64 %sum_18_0_2, i64 %mul_1

]]></Node>
<StgValue><ssdm name="sum_18_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="243" st_id="29" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:19 %sum_18_1_1 = dadd i64 %sum_18_1, i64 %mul_1_1

]]></Node>
<StgValue><ssdm name="sum_18_1_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="244" st_id="30" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:19 %sum_18_1_1 = dadd i64 %sum_18_1, i64 %mul_1_1

]]></Node>
<StgValue><ssdm name="sum_18_1_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="245" st_id="31" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:19 %sum_18_1_1 = dadd i64 %sum_18_1, i64 %mul_1_1

]]></Node>
<StgValue><ssdm name="sum_18_1_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="246" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:6 %line_buffer_2_2_addr_1 = getelementptr i64 %line_buffer_2_2, i64, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="line_buffer_2_2_addr_1"/></StgValue>
</operation>

<operation id="247" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="5">
<![CDATA[
.split9:9 %line_buffer_2_2_load_3 = load i5 %line_buffer_2_2_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_2_2_load_3"/></StgValue>
</operation>

<operation id="248" st_id="32" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:19 %sum_18_1_1 = dadd i64 %sum_18_1, i64 %mul_1_1

]]></Node>
<StgValue><ssdm name="sum_18_1_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="249" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph30:0 %window_buffer_load_9_2 = phi i64 %line_buffer_2_2_load_3, void %.split9, i64 %line_buffer_2_2_load_2, void %.lr.ph30.preheader

]]></Node>
<StgValue><ssdm name="window_buffer_load_9_2"/></StgValue>
</operation>

<operation id="250" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph30:1 %window_buffer_load_2 = phi i64 %window_buffer_load_9_2, void %.split9, i64 %line_buffer_2_2_load_1, void %.lr.ph30.preheader

]]></Node>
<StgValue><ssdm name="window_buffer_load_2"/></StgValue>
</operation>

<operation id="251" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph30:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="252" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph30:10 %empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="253" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph30:12 %br_ln64 = br i1 %icmp_ln64, void %.split9, void %._crit_edge31.loopexit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="254" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="5">
<![CDATA[
.split9:9 %line_buffer_2_2_load_3 = load i5 %line_buffer_2_2_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_2_2_load_3"/></StgValue>
</operation>

<operation id="255" st_id="33" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:21 %sum_18_1_2 = dadd i64 %sum_18_1_1, i64 %mul_1_2

]]></Node>
<StgValue><ssdm name="sum_18_1_2"/></StgValue>
</operation>

<operation id="256" st_id="33" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:22 %mul_2 = dmul i64 %window_buffer_load_2, i64 %kernel_conv1_load_6

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="257" st_id="34" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:21 %sum_18_1_2 = dadd i64 %sum_18_1_1, i64 %mul_1_2

]]></Node>
<StgValue><ssdm name="sum_18_1_2"/></StgValue>
</operation>

<operation id="258" st_id="34" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:22 %mul_2 = dmul i64 %window_buffer_load_2, i64 %kernel_conv1_load_6

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="259" st_id="34" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:24 %mul_2_1 = dmul i64 %window_buffer_load_9_2, i64 %kernel_conv1_load_7

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="260" st_id="35" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:21 %sum_18_1_2 = dadd i64 %sum_18_1_1, i64 %mul_1_2

]]></Node>
<StgValue><ssdm name="sum_18_1_2"/></StgValue>
</operation>

<operation id="261" st_id="35" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:22 %mul_2 = dmul i64 %window_buffer_load_2, i64 %kernel_conv1_load_6

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="262" st_id="35" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:24 %mul_2_1 = dmul i64 %window_buffer_load_9_2, i64 %kernel_conv1_load_7

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="263" st_id="35" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:26 %mul_2_2 = dmul i64 %line_buffer_2_2_load_3, i64 %kernel_conv1_load_8

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="264" st_id="36" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:21 %sum_18_1_2 = dadd i64 %sum_18_1_1, i64 %mul_1_2

]]></Node>
<StgValue><ssdm name="sum_18_1_2"/></StgValue>
</operation>

<operation id="265" st_id="36" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:22 %mul_2 = dmul i64 %window_buffer_load_2, i64 %kernel_conv1_load_6

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="266" st_id="36" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:24 %mul_2_1 = dmul i64 %window_buffer_load_9_2, i64 %kernel_conv1_load_7

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="267" st_id="36" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:26 %mul_2_2 = dmul i64 %line_buffer_2_2_load_3, i64 %kernel_conv1_load_8

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="268" st_id="37" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:23 %sum_18_2 = dadd i64 %sum_18_1_2, i64 %mul_2

]]></Node>
<StgValue><ssdm name="sum_18_2"/></StgValue>
</operation>

<operation id="269" st_id="37" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:24 %mul_2_1 = dmul i64 %window_buffer_load_9_2, i64 %kernel_conv1_load_7

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="270" st_id="37" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:26 %mul_2_2 = dmul i64 %line_buffer_2_2_load_3, i64 %kernel_conv1_load_8

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="271" st_id="38" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:23 %sum_18_2 = dadd i64 %sum_18_1_2, i64 %mul_2

]]></Node>
<StgValue><ssdm name="sum_18_2"/></StgValue>
</operation>

<operation id="272" st_id="38" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:26 %mul_2_2 = dmul i64 %line_buffer_2_2_load_3, i64 %kernel_conv1_load_8

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="273" st_id="39" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:23 %sum_18_2 = dadd i64 %sum_18_1_2, i64 %mul_2

]]></Node>
<StgValue><ssdm name="sum_18_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="274" st_id="40" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:23 %sum_18_2 = dadd i64 %sum_18_1_2, i64 %mul_2

]]></Node>
<StgValue><ssdm name="sum_18_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="275" st_id="41" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:25 %sum_18_2_1 = dadd i64 %sum_18_2, i64 %mul_2_1

]]></Node>
<StgValue><ssdm name="sum_18_2_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="276" st_id="42" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:25 %sum_18_2_1 = dadd i64 %sum_18_2, i64 %mul_2_1

]]></Node>
<StgValue><ssdm name="sum_18_2_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="277" st_id="43" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:25 %sum_18_2_1 = dadd i64 %sum_18_2, i64 %mul_2_1

]]></Node>
<StgValue><ssdm name="sum_18_2_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="278" st_id="44" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:25 %sum_18_2_1 = dadd i64 %sum_18_2, i64 %mul_2_1

]]></Node>
<StgValue><ssdm name="sum_18_2_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="279" st_id="45" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:27 %sum_18_2_2 = dadd i64 %sum_18_2_1, i64 %mul_2_2

]]></Node>
<StgValue><ssdm name="sum_18_2_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="280" st_id="46" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:27 %sum_18_2_2 = dadd i64 %sum_18_2_1, i64 %mul_2_2

]]></Node>
<StgValue><ssdm name="sum_18_2_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="281" st_id="47" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:27 %sum_18_2_2 = dadd i64 %sum_18_2_1, i64 %mul_2_2

]]></Node>
<StgValue><ssdm name="sum_18_2_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="282" st_id="48" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:27 %sum_18_2_2 = dadd i64 %sum_18_2_1, i64 %mul_2_2

]]></Node>
<StgValue><ssdm name="sum_18_2_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="283" st_id="49" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:28 %sum = dadd i64 %sum_18_2_2, i64 %bias_conv1_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="284" st_id="50" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:28 %sum = dadd i64 %sum_18_2_2, i64 %bias_conv1_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="285" st_id="51" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:28 %sum = dadd i64 %sum_18_2_2, i64 %bias_conv1_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="286" st_id="52" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:28 %sum = dadd i64 %sum_18_2_2, i64 %bias_conv1_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="287" st_id="53" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:35 %tmp_s = fcmp_ogt  i64 %sum, i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="288" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:1 %specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln65"/></StgValue>
</operation>

<operation id="289" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64">
<![CDATA[
.split9:29 %bitcast_ln11 = bitcast i64 %sum

]]></Node>
<StgValue><ssdm name="bitcast_ln11"/></StgValue>
</operation>

<operation id="290" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:30 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln11, i32, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="291" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="52" op_0_bw="64">
<![CDATA[
.split9:31 %trunc_ln11 = trunc i64 %bitcast_ln11

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="292" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:32 %icmp_ln11 = icmp_ne  i11 %tmp, i11

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="293" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split9:33 %icmp_ln11_5 = icmp_eq  i52 %trunc_ln11, i52

]]></Node>
<StgValue><ssdm name="icmp_ln11_5"/></StgValue>
</operation>

<operation id="294" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split9:34 %or_ln11 = or i1 %icmp_ln11_5, i1 %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln11"/></StgValue>
</operation>

<operation id="295" st_id="54" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:35 %tmp_s = fcmp_ogt  i64 %sum, i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="296" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split9:36 %and_ln11 = and i1 %or_ln11, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln11"/></StgValue>
</operation>

<operation id="297" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:37 %select_ln88 = select i1 %and_ln11, i64 %bitcast_ln11, i64

]]></Node>
<StgValue><ssdm name="select_ln88"/></StgValue>
</operation>

<operation id="298" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:38 %write_ln88 = write void @_ssdm_op_Write.ap_auto.i64P, i64 %output_conv1, i64 %select_ln88

]]></Node>
<StgValue><ssdm name="write_ln88"/></StgValue>
</operation>

<operation id="299" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
.split9:39 %br_ln0 = br void %.lr.ph30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="300" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="cmp4827" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge31.loopexit:0 %br_ln0 = br void %._crit_edge31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="301" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge31:0 %add_ln41 = add i5 %select_ln40, i5

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="302" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge31:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
