## About The Project
This project has been started to understand basic functions and get familiar with Xilinx PYNQ,<br/> 
To achieve this goal<br/> 

1. Build a PYNQ Linux image for our custom board(Dabin System's RRAR Digital Board)<br/> 
   which used Zynq MPSoC ZU5CG as main FPGA<br/><br/> 
   Image build enviornments<br/> 
   Unbuntu 20.04 installed on Virtual Box<br/> 
   Xilinx Vitis, Petalinux, Vivado tool version : 2022.1<br/> 
   PYNQ version : 3.01<br/><br/>  
2. Initialize custom board peripherials (e.g. clock and transceiver etc)<br/><br/>  
3. Capture A/D data and plot the data in time/frequency domain<br/><br/> 
<br/> 

<!--
## References
-->
