module password(
	input [9:0] sw,
	input clk,
	input rst,
	output display
);

parameter 	IDLE = 0,
				ERROR = 1
				PR_DIG = 2,
				SEG_DIG = 3,
				CTO_DIG = 4,
				COMPLETE = 5;
				
reg [3:0] current_state;
reg [3:0] next_state;
wire clklento;

clock_divider #(.FREQ(1_000)) clkdiv_inst (
    .clk(clk),
    .rst(1'b0),       
    .clk_div(clklento)
);

always @(posedge clklento or posedge rst)
begin
	if(rst)
		current_state <= idle;
	else
		current_state <= next_state;
end
				