// Seed: 2436403722
module module_0 (
    input  tri1 id_0,
    output wand id_1
);
  assign id_1 = 1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input wire id_2,
    input uwire id_3
    , id_14,
    output uwire id_4,
    output tri1 id_5,
    input wire id_6,
    output uwire id_7,
    input supply0 id_8,
    output wand id_9,
    output wor id_10,
    input tri1 id_11,
    input supply0 id_12
);
  assign id_0 = id_3;
  initial begin : LABEL_0
    id_14 <= id_2 | 1'b0;
    $clog2(12);
    ;
  end
  module_0 modCall_1 (
      id_8,
      id_10
  );
  assign modCall_1.id_1 = 0;
  wire id_15;
  assign id_14 = -1;
  assign id_15 = (id_3);
endmodule
