D:\Xillinux\xillinux-eval-zedboard-1.2\vhdl\xillydemo.ngc 1396977782
../runonce/fifo_32x512.ngc 1390575950
../runonce/fifo_8x2048.ngc 1390576106
../cores/xillybus_core.ngc 1376592490
../system/implementation/system.ngc 1390575717
../system/implementation/system_xillybus_0_wrapper.ngc 1390575631
../system/implementation/system_xillybus_lite_0_wrapper.ngc 1390575700
../system/implementation/system_processing_system7_0_wrapper.ngc 1390575622
../system/implementation/system_xillyvga_0_wrapper.ngc 1390575650
../cores/xillyvga_core.ngc 1347951480
../runonce/vga_fifo.ngc 1390576428
../system/implementation/system_axi_interconnect_0_wrapper.ngc 1390575687
../system/implementation/system_axi4lite_0_wrapper.ngc 1390575681
../system/implementation/system_axi_interconnect_1_wrapper.ngc 1390575694
OK
