

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Tue Apr 27 10:35:29 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   36|   36|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.68>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p" [dfg_199.c:7]   --->   Operation 37 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.55ns)   --->   "%add_ln14 = add i32 %p_read, i32 240" [dfg_199.c:14]   --->   Operation 38 'add' 'add_ln14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [22/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 39 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 40 [21/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 40 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 41 [20/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 41 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 42 [19/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 42 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 43 [18/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 43 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 44 [17/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 44 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 45 [16/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 45 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 46 [15/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 46 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 47 [14/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 47 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 48 [13/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 48 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 49 [12/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 49 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 50 [11/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 50 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 51 [1/1] (0.00ns)   --->   "%p_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_5" [dfg_199.c:7]   --->   Operation 51 'read' 'p_5_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 52 [10/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 52 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i32 %p_read" [dfg_199.c:15]   --->   Operation 53 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 54 [1/1] (0.99ns)   --->   "%xor_ln15 = xor i64 %sext_ln15, i64 %p_5_read" [dfg_199.c:15]   --->   Operation 54 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 55 [9/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 55 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 56 [6/6] (6.41ns)   --->   "%conv5 = sitofp i64 %xor_ln15" [dfg_199.c:15]   --->   Operation 56 'sitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 57 [8/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 57 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 58 [5/6] (6.41ns)   --->   "%conv5 = sitofp i64 %xor_ln15" [dfg_199.c:15]   --->   Operation 58 'sitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.41>
ST_16 : Operation 59 [7/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 59 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 60 [4/6] (6.41ns)   --->   "%conv5 = sitofp i64 %xor_ln15" [dfg_199.c:15]   --->   Operation 60 'sitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.41>
ST_17 : Operation 61 [6/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 61 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 62 [3/6] (6.41ns)   --->   "%conv5 = sitofp i64 %xor_ln15" [dfg_199.c:15]   --->   Operation 62 'sitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.41>
ST_18 : Operation 63 [5/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 63 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 64 [2/6] (6.41ns)   --->   "%conv5 = sitofp i64 %xor_ln15" [dfg_199.c:15]   --->   Operation 64 'sitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.41>
ST_19 : Operation 65 [4/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 65 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 66 [1/6] (6.41ns)   --->   "%conv5 = sitofp i64 %xor_ln15" [dfg_199.c:15]   --->   Operation 66 'sitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 67 [3/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 67 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 68 [4/4] (5.70ns)   --->   "%mul = fmul i32 %conv5, i32 343.213" [dfg_199.c:15]   --->   Operation 68 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 69 [2/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 69 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 70 [3/4] (5.70ns)   --->   "%mul = fmul i32 %conv5, i32 343.213" [dfg_199.c:15]   --->   Operation 70 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.70>
ST_22 : Operation 71 [1/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 71 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i30 %srem_ln13" [dfg_199.c:13]   --->   Operation 72 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 73 [1/1] (0.99ns)   --->   "%xor_ln13 = xor i30 %trunc_ln13, i30 593539151" [dfg_199.c:13]   --->   Operation 73 'xor' 'xor_ln13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 74 [2/4] (5.70ns)   --->   "%mul = fmul i32 %conv5, i32 343.213" [dfg_199.c:15]   --->   Operation 74 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i30 %xor_ln13" [dfg_199.c:13]   --->   Operation 75 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 76 [6/6] (6.41ns)   --->   "%conv2 = uitofp i32 %sext_ln13" [dfg_199.c:13]   --->   Operation 76 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 77 [1/4] (5.70ns)   --->   "%mul = fmul i32 %conv5, i32 343.213" [dfg_199.c:15]   --->   Operation 77 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 78 [5/6] (6.41ns)   --->   "%conv2 = uitofp i32 %sext_ln13" [dfg_199.c:13]   --->   Operation 78 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 79 [5/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 0" [dfg_199.c:15]   --->   Operation 79 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 80 [4/6] (6.41ns)   --->   "%conv2 = uitofp i32 %sext_ln13" [dfg_199.c:13]   --->   Operation 80 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 81 [4/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 0" [dfg_199.c:15]   --->   Operation 81 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 82 [3/6] (6.41ns)   --->   "%conv2 = uitofp i32 %sext_ln13" [dfg_199.c:13]   --->   Operation 82 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 83 [3/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 0" [dfg_199.c:15]   --->   Operation 83 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 84 [2/6] (6.41ns)   --->   "%conv2 = uitofp i32 %sext_ln13" [dfg_199.c:13]   --->   Operation 84 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 85 [2/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 0" [dfg_199.c:15]   --->   Operation 85 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 86 [1/6] (6.41ns)   --->   "%conv2 = uitofp i32 %sext_ln13" [dfg_199.c:13]   --->   Operation 86 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 87 [1/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 0" [dfg_199.c:15]   --->   Operation 87 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 88 [5/5] (7.25ns)   --->   "%dc = fsub i32 %conv2, i32 %add" [dfg_199.c:14]   --->   Operation 88 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 89 [4/5] (7.25ns)   --->   "%dc = fsub i32 %conv2, i32 %add" [dfg_199.c:14]   --->   Operation 89 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 90 [3/5] (7.25ns)   --->   "%dc = fsub i32 %conv2, i32 %add" [dfg_199.c:14]   --->   Operation 90 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 91 [2/5] (7.25ns)   --->   "%dc = fsub i32 %conv2, i32 %add" [dfg_199.c:14]   --->   Operation 91 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 92 [1/5] (7.25ns)   --->   "%dc = fsub i32 %conv2, i32 %add" [dfg_199.c:14]   --->   Operation 92 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.88>
ST_34 : Operation 93 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 93 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 94 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 95 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %data_V"   --->   Operation 96 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 97 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 98 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 98 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 99 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 99 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 100 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_2"   --->   Operation 100 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 101 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 102 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 102 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.42>
ST_35 : Operation 103 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_3, i1 0"   --->   Operation 103 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 104 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 105 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 105 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 106 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 106 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i63 %zext_ln15, i63 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 107 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i63 %zext_ln15, i63 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 108 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24"   --->   Operation 109 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_35 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 110 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_35 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_1, i32 24, i32 39"   --->   Operation 111 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_35 : Operation 112 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i16 %zext_ln662, i16 %tmp_1"   --->   Operation 112 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.88>
ST_36 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 0"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 114 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 114 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_5"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_7"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 121 [1/1] (2.07ns)   --->   "%result_V_2 = sub i16 0, i16 %val"   --->   Operation 121 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 122 [1/1] (0.80ns)   --->   "%result_V = select i1 %p_Result_s, i16 %result_V_2, i16 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 122 'select' 'result_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln18 = ret i16 %result_V" [dfg_199.c:18]   --->   Operation 123 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.69ns
The critical path consists of the following:
	wire read on port 'p' (dfg_199.c:7) [13]  (0 ns)
	'add' operation ('add_ln14', dfg_199.c:14) [14]  (2.55 ns)
	'srem' operation ('srem_ln13', dfg_199.c:13) [15]  (4.13 ns)

 <State 2>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln13', dfg_199.c:13) [15]  (4.13 ns)

 <State 3>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln13', dfg_199.c:13) [15]  (4.13 ns)

 <State 4>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln13', dfg_199.c:13) [15]  (4.13 ns)

 <State 5>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln13', dfg_199.c:13) [15]  (4.13 ns)

 <State 6>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln13', dfg_199.c:13) [15]  (4.13 ns)

 <State 7>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln13', dfg_199.c:13) [15]  (4.13 ns)

 <State 8>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln13', dfg_199.c:13) [15]  (4.13 ns)

 <State 9>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln13', dfg_199.c:13) [15]  (4.13 ns)

 <State 10>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln13', dfg_199.c:13) [15]  (4.13 ns)

 <State 11>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln13', dfg_199.c:13) [15]  (4.13 ns)

 <State 12>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln13', dfg_199.c:13) [15]  (4.13 ns)

 <State 13>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln13', dfg_199.c:13) [15]  (4.13 ns)

 <State 14>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv5', dfg_199.c:15) [22]  (6.41 ns)

 <State 15>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv5', dfg_199.c:15) [22]  (6.41 ns)

 <State 16>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv5', dfg_199.c:15) [22]  (6.41 ns)

 <State 17>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv5', dfg_199.c:15) [22]  (6.41 ns)

 <State 18>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv5', dfg_199.c:15) [22]  (6.41 ns)

 <State 19>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv5', dfg_199.c:15) [22]  (6.41 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dfg_199.c:15) [23]  (5.7 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dfg_199.c:15) [23]  (5.7 ns)

 <State 22>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dfg_199.c:15) [23]  (5.7 ns)

 <State 23>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv2', dfg_199.c:13) [19]  (6.41 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:15) [24]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:15) [24]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:15) [24]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:15) [24]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:15) [24]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', dfg_199.c:14) [25]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', dfg_199.c:14) [25]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', dfg_199.c:14) [25]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', dfg_199.c:14) [25]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', dfg_199.c:14) [25]  (7.26 ns)

 <State 34>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341) [33]  (1.92 ns)
	'select' operation ('ush') [37]  (0.968 ns)

 <State 35>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('r.V') [40]  (0 ns)
	'select' operation ('val') [45]  (4.42 ns)

 <State 36>: 2.88ns
The critical path consists of the following:
	'sub' operation ('result.V') [46]  (2.08 ns)
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [47]  (0.805 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
