$date
	Fri Sep 29 00:47:02 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module D_latch_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # En $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#10
1!
1#
1"
#20
0!
0"
#30
0#
1"
#40
0"
#50
