// Seed: 2546668041
module module_0;
  assign id_1 = 1;
  assign id_1 = id_1;
  tri id_2;
  assign id_1 = ~id_2;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2;
  module_0();
endmodule
module module_2 (
    output tri1  id_0,
    input  wand  id_1,
    input  uwire id_2
);
  assign id_0 = 1;
  module_0();
  always begin
    id_0 = 1'd0;
  end
  notif1 (id_0, id_1, id_2);
  assign id_0 = 1'h0;
  assign id_0 = id_1;
  specify
    (id_4 *> id_5) = 0;
  endspecify
endmodule
