

================================================================
== Vitis HLS Report for 'macply'
================================================================
* Date:           Sat Jun 24 07:23:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  59.021 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    290|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   46|       0|  14833|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   46|       0|  15123|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   20|       0|     28|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+-------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF|  LUT  | URAM|
    +---------------------------+-----------------------+---------+----+---+-------+-----+
    |mul_177s_177s_280_1_1_U68  |mul_177s_177s_280_1_1  |        0|  46|  0|  14833|    0|
    +---------------------------+-----------------------+---------+----+---+-------+-----+
    |Total                      |                       |        0|  46|  0|  14833|    0|
    +---------------------------+-----------------------+---------+----+---+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+----+---+-----+------------+------------+
    |  Variable Name | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------+----------+----+---+-----+------------+------------+
    |ret_V_fu_62_p2  |         +|   0|  0|  290|         287|         287|
    +----------------+----------+----+---+-----+------------+------------+
    |Total           |          |   0|  0|  290|         287|         287|
    +----------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_ready       |  out|    1|  ap_ctrl_hs|         macply|  return value|
|ap_return      |  out|  177|  ap_ctrl_hs|         macply|  return value|
|result_V_read  |   in|  177|     ap_none|  result_V_read|        scalar|
|x_V_read       |   in|  177|     ap_none|       x_V_read|        scalar|
|y_V_read       |   in|  177|     ap_none|       y_V_read|        scalar|
+---------------+-----+-----+------------+---------------+--------------+

