<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `regs` mod in crate `stm32_metapac`."><title>stm32_metapac::timer::regs - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-dd39b87e5fcfba68.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="stm32_metapac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.80.0-nightly (1ba35e9bb 2024-05-25)" data-channel="nightly" data-search-js="search-d52510db62a78183.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-20a3ad099b048cf2.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-df360f571f6edeae.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../stm32_metapac/index.html">stm32_metapac</a><span class="version">15.0.0</span></h2></div><h2 class="location"><a href="#">Module regs</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#structs">Structs</a></li></ul></section><h2><a href="../index.html">In stm32_metapac::timer</a></h2></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../index.html">stm32_metapac</a>::<wbr><a href="../index.html">timer</a>::<wbr><a class="mod" href="#">regs</a><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><span class="out-of-band"><button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.Af1Adv.html" title="struct stm32_metapac::timer::regs::Af1Adv">Af1Adv</a></div><div class="desc docblock-short">alternate function register 1</div></li><li><div class="item-name"><a class="struct" href="struct.Af1Gp16.html" title="struct stm32_metapac::timer::regs::Af1Gp16">Af1Gp16</a></div><div class="desc docblock-short">alternate function register 1</div></li><li><div class="item-name"><a class="struct" href="struct.Af2Adv.html" title="struct stm32_metapac::timer::regs::Af2Adv">Af2Adv</a></div><div class="desc docblock-short">alternate function register 2</div></li><li><div class="item-name"><a class="struct" href="struct.Af11chCmp.html" title="struct stm32_metapac::timer::regs::Af11chCmp">Af11chCmp</a></div><div class="desc docblock-short">alternate function register 1</div></li><li><div class="item-name"><a class="struct" href="struct.ArrCore.html" title="struct stm32_metapac::timer::regs::ArrCore">ArrCore</a></div><div class="desc docblock-short">auto-reload register</div></li><li><div class="item-name"><a class="struct" href="struct.Bdtr1chCmp.html" title="struct stm32_metapac::timer::regs::Bdtr1chCmp">Bdtr1chCmp</a></div><div class="desc docblock-short">break and dead-time register</div></li><li><div class="item-name"><a class="struct" href="struct.BdtrAdv.html" title="struct stm32_metapac::timer::regs::BdtrAdv">BdtrAdv</a></div><div class="desc docblock-short">break and dead-time register</div></li><li><div class="item-name"><a class="struct" href="struct.Ccer1ch.html" title="struct stm32_metapac::timer::regs::Ccer1ch">Ccer1ch</a></div><div class="desc docblock-short">capture/compare enable register</div></li><li><div class="item-name"><a class="struct" href="struct.Ccer1chCmp.html" title="struct stm32_metapac::timer::regs::Ccer1chCmp">Ccer1chCmp</a></div><div class="desc docblock-short">capture/compare enable register</div></li><li><div class="item-name"><a class="struct" href="struct.Ccer2ch.html" title="struct stm32_metapac::timer::regs::Ccer2ch">Ccer2ch</a></div><div class="desc docblock-short">capture/compare enable register</div></li><li><div class="item-name"><a class="struct" href="struct.Ccer2chCmp.html" title="struct stm32_metapac::timer::regs::Ccer2chCmp">Ccer2chCmp</a></div><div class="desc docblock-short">capture/compare enable register</div></li><li><div class="item-name"><a class="struct" href="struct.CcerAdv.html" title="struct stm32_metapac::timer::regs::CcerAdv">CcerAdv</a></div><div class="desc docblock-short">capture/compare enable register</div></li><li><div class="item-name"><a class="struct" href="struct.CcerGp16.html" title="struct stm32_metapac::timer::regs::CcerGp16">CcerGp16</a></div><div class="desc docblock-short">capture/compare enable register</div></li><li><div class="item-name"><a class="struct" href="struct.Ccmr3Adv.html" title="struct stm32_metapac::timer::regs::Ccmr3Adv">Ccmr3Adv</a></div><div class="desc docblock-short">capture/compare mode register 3</div></li><li><div class="item-name"><a class="struct" href="struct.CcmrInput1ch.html" title="struct stm32_metapac::timer::regs::CcmrInput1ch">CcmrInput1ch</a></div><div class="desc docblock-short">capture/compare mode register x (x=1) (input mode)</div></li><li><div class="item-name"><a class="struct" href="struct.CcmrInput2ch.html" title="struct stm32_metapac::timer::regs::CcmrInput2ch">CcmrInput2ch</a></div><div class="desc docblock-short">capture/compare mode register x (x=1) (input mode)</div></li><li><div class="item-name"><a class="struct" href="struct.CcmrOutput1ch.html" title="struct stm32_metapac::timer::regs::CcmrOutput1ch">CcmrOutput1ch</a></div><div class="desc docblock-short">capture/compare mode register x (x=1) (output mode)</div></li><li><div class="item-name"><a class="struct" href="struct.CcmrOutput2ch.html" title="struct stm32_metapac::timer::regs::CcmrOutput2ch">CcmrOutput2ch</a></div><div class="desc docblock-short">capture/compare mode register x (x=1) (output mode)</div></li><li><div class="item-name"><a class="struct" href="struct.CcmrOutputGp16.html" title="struct stm32_metapac::timer::regs::CcmrOutputGp16">CcmrOutputGp16</a></div><div class="desc docblock-short">capture/compare mode register x (x=1-2) (output mode)</div></li><li><div class="item-name"><a class="struct" href="struct.Ccr1ch.html" title="struct stm32_metapac::timer::regs::Ccr1ch">Ccr1ch</a></div><div class="desc docblock-short">capture/compare register x (x=1-4,6)</div></li><li><div class="item-name"><a class="struct" href="struct.Ccr5Adv.html" title="struct stm32_metapac::timer::regs::Ccr5Adv">Ccr5Adv</a></div><div class="desc docblock-short">capture/compare register 5</div></li><li><div class="item-name"><a class="struct" href="struct.CntCore.html" title="struct stm32_metapac::timer::regs::CntCore">CntCore</a></div><div class="desc docblock-short">counter</div></li><li><div class="item-name"><a class="struct" href="struct.Cr1Core.html" title="struct stm32_metapac::timer::regs::Cr1Core">Cr1Core</a></div><div class="desc docblock-short">control register 1</div></li><li><div class="item-name"><a class="struct" href="struct.Cr1Gp16.html" title="struct stm32_metapac::timer::regs::Cr1Gp16">Cr1Gp16</a></div><div class="desc docblock-short">control register 1</div></li><li><div class="item-name"><a class="struct" href="struct.Cr2Adv.html" title="struct stm32_metapac::timer::regs::Cr2Adv">Cr2Adv</a></div><div class="desc docblock-short">control register 2</div></li><li><div class="item-name"><a class="struct" href="struct.Cr2Basic.html" title="struct stm32_metapac::timer::regs::Cr2Basic">Cr2Basic</a></div><div class="desc docblock-short">control register 2</div></li><li><div class="item-name"><a class="struct" href="struct.Cr2Gp16.html" title="struct stm32_metapac::timer::regs::Cr2Gp16">Cr2Gp16</a></div><div class="desc docblock-short">control register 2</div></li><li><div class="item-name"><a class="struct" href="struct.Cr11ch.html" title="struct stm32_metapac::timer::regs::Cr11ch">Cr11ch</a></div><div class="desc docblock-short">control register 1</div></li><li><div class="item-name"><a class="struct" href="struct.Cr21chCmp.html" title="struct stm32_metapac::timer::regs::Cr21chCmp">Cr21chCmp</a></div><div class="desc docblock-short">control register 2</div></li><li><div class="item-name"><a class="struct" href="struct.Cr22ch.html" title="struct stm32_metapac::timer::regs::Cr22ch">Cr22ch</a></div><div class="desc docblock-short">control register 2</div></li><li><div class="item-name"><a class="struct" href="struct.Cr22chCmp.html" title="struct stm32_metapac::timer::regs::Cr22chCmp">Cr22chCmp</a></div><div class="desc docblock-short">control register 2</div></li><li><div class="item-name"><a class="struct" href="struct.Dcr1chCmp.html" title="struct stm32_metapac::timer::regs::Dcr1chCmp">Dcr1chCmp</a></div><div class="desc docblock-short">DMA control register</div></li><li><div class="item-name"><a class="struct" href="struct.Dier1ch.html" title="struct stm32_metapac::timer::regs::Dier1ch">Dier1ch</a></div><div class="desc docblock-short">DMA/Interrupt enable register</div></li><li><div class="item-name"><a class="struct" href="struct.Dier1chCmp.html" title="struct stm32_metapac::timer::regs::Dier1chCmp">Dier1chCmp</a></div><div class="desc docblock-short">DMA/Interrupt enable register</div></li><li><div class="item-name"><a class="struct" href="struct.Dier2ch.html" title="struct stm32_metapac::timer::regs::Dier2ch">Dier2ch</a></div><div class="desc docblock-short">DMA/Interrupt enable register</div></li><li><div class="item-name"><a class="struct" href="struct.Dier2chCmp.html" title="struct stm32_metapac::timer::regs::Dier2chCmp">Dier2chCmp</a></div><div class="desc docblock-short">DMA/Interrupt enable register</div></li><li><div class="item-name"><a class="struct" href="struct.DierAdv.html" title="struct stm32_metapac::timer::regs::DierAdv">DierAdv</a></div><div class="desc docblock-short">DMA/Interrupt enable register</div></li><li><div class="item-name"><a class="struct" href="struct.DierBasicNoCr2.html" title="struct stm32_metapac::timer::regs::DierBasicNoCr2">DierBasicNoCr2</a></div><div class="desc docblock-short">DMA/Interrupt enable register</div></li><li><div class="item-name"><a class="struct" href="struct.DierCore.html" title="struct stm32_metapac::timer::regs::DierCore">DierCore</a></div><div class="desc docblock-short">DMA/Interrupt enable register</div></li><li><div class="item-name"><a class="struct" href="struct.DierGp16.html" title="struct stm32_metapac::timer::regs::DierGp16">DierGp16</a></div><div class="desc docblock-short">DMA/Interrupt enable register</div></li><li><div class="item-name"><a class="struct" href="struct.DmarGp16.html" title="struct stm32_metapac::timer::regs::DmarGp16">DmarGp16</a></div><div class="desc docblock-short">DMA address for full transfer</div></li><li><div class="item-name"><a class="struct" href="struct.Egr1ch.html" title="struct stm32_metapac::timer::regs::Egr1ch">Egr1ch</a></div><div class="desc docblock-short">event generation register</div></li><li><div class="item-name"><a class="struct" href="struct.Egr1chCmp.html" title="struct stm32_metapac::timer::regs::Egr1chCmp">Egr1chCmp</a></div><div class="desc docblock-short">event generation register</div></li><li><div class="item-name"><a class="struct" href="struct.Egr2ch.html" title="struct stm32_metapac::timer::regs::Egr2ch">Egr2ch</a></div><div class="desc docblock-short">event generation register</div></li><li><div class="item-name"><a class="struct" href="struct.Egr2chCmp.html" title="struct stm32_metapac::timer::regs::Egr2chCmp">Egr2chCmp</a></div><div class="desc docblock-short">event generation register</div></li><li><div class="item-name"><a class="struct" href="struct.EgrAdv.html" title="struct stm32_metapac::timer::regs::EgrAdv">EgrAdv</a></div><div class="desc docblock-short">event generation register</div></li><li><div class="item-name"><a class="struct" href="struct.EgrCore.html" title="struct stm32_metapac::timer::regs::EgrCore">EgrCore</a></div><div class="desc docblock-short">event generation register</div></li><li><div class="item-name"><a class="struct" href="struct.EgrGp16.html" title="struct stm32_metapac::timer::regs::EgrGp16">EgrGp16</a></div><div class="desc docblock-short">event generation register</div></li><li><div class="item-name"><a class="struct" href="struct.Rcr1chCmp.html" title="struct stm32_metapac::timer::regs::Rcr1chCmp">Rcr1chCmp</a></div><div class="desc docblock-short">repetition counter register</div></li><li><div class="item-name"><a class="struct" href="struct.RcrAdv.html" title="struct stm32_metapac::timer::regs::RcrAdv">RcrAdv</a></div><div class="desc docblock-short">repetition counter register</div></li><li><div class="item-name"><a class="struct" href="struct.Smcr2ch.html" title="struct stm32_metapac::timer::regs::Smcr2ch">Smcr2ch</a></div><div class="desc docblock-short">slave mode control register</div></li><li><div class="item-name"><a class="struct" href="struct.SmcrGp16.html" title="struct stm32_metapac::timer::regs::SmcrGp16">SmcrGp16</a></div><div class="desc docblock-short">slave mode control register</div></li><li><div class="item-name"><a class="struct" href="struct.Sr1ch.html" title="struct stm32_metapac::timer::regs::Sr1ch">Sr1ch</a></div><div class="desc docblock-short">status register</div></li><li><div class="item-name"><a class="struct" href="struct.Sr1chCmp.html" title="struct stm32_metapac::timer::regs::Sr1chCmp">Sr1chCmp</a></div><div class="desc docblock-short">status register</div></li><li><div class="item-name"><a class="struct" href="struct.Sr2ch.html" title="struct stm32_metapac::timer::regs::Sr2ch">Sr2ch</a></div><div class="desc docblock-short">status register</div></li><li><div class="item-name"><a class="struct" href="struct.Sr2chCmp.html" title="struct stm32_metapac::timer::regs::Sr2chCmp">Sr2chCmp</a></div><div class="desc docblock-short">status register</div></li><li><div class="item-name"><a class="struct" href="struct.SrAdv.html" title="struct stm32_metapac::timer::regs::SrAdv">SrAdv</a></div><div class="desc docblock-short">status register</div></li><li><div class="item-name"><a class="struct" href="struct.SrCore.html" title="struct stm32_metapac::timer::regs::SrCore">SrCore</a></div><div class="desc docblock-short">status register</div></li><li><div class="item-name"><a class="struct" href="struct.SrGp16.html" title="struct stm32_metapac::timer::regs::SrGp16">SrGp16</a></div><div class="desc docblock-short">status register</div></li><li><div class="item-name"><a class="struct" href="struct.Tisel1ch.html" title="struct stm32_metapac::timer::regs::Tisel1ch">Tisel1ch</a></div><div class="desc docblock-short">input selection register</div></li><li><div class="item-name"><a class="struct" href="struct.Tisel2ch.html" title="struct stm32_metapac::timer::regs::Tisel2ch">Tisel2ch</a></div><div class="desc docblock-short">input selection register</div></li><li><div class="item-name"><a class="struct" href="struct.TiselGp16.html" title="struct stm32_metapac::timer::regs::TiselGp16">TiselGp16</a></div><div class="desc docblock-short">input selection register</div></li></ul></section></div></main></body></html>