# CORDIC
## Design in RTL file
1. [Yolo Top works on FPGA](##Yolo-Top)

2. [Test work on cellbase](##Test)

3. [Simulation outcome](##OUTCOME)

## Yolo Top

- 系統架構圖

![image](https://user-images.githubusercontent.com/97605863/202997122-d862c743-5413-4490-8203-e70f6ae453db.png)

- Top module輸入輸出介面

- Block Design

![image](https://user-images.githubusercontent.com/97605863/202997602-5382c8e9-5f31-44d7-be32-c88013301338.png)

- SDK Result

## Test

- 系統架構圖

![image](https://user-images.githubusercontent.com/97605863/202998033-fd78c170-3ba8-49e4-8a14-2e1fd9ac8acf.png)

- QR_CORDIC輸入輸出介面

![image](https://user-images.githubusercontent.com/97605863/202998493-d49406dd-ebb4-478b-bdf6-68d5cbc55f0e.png)

- GG輸入輸出介面

![image](https://user-images.githubusercontent.com/97605863/202998558-9fd3c953-89b2-47f3-a619-225506bb0475.png)

- GR輸入輸出介面

![image](https://user-images.githubusercontent.com/97605863/202998649-0052eb1f-a649-4654-bbd5-95946cf3bd71.png)

## OUTCOME

- TESBED Simulation outcome

![TB_1](https://user-images.githubusercontent.com/97605863/202999296-115a79e7-dfbe-4f2e-9d79-21bca3ce2f8f.png)

![TB_2](https://user-images.githubusercontent.com/97605863/202999330-3444e699-a78d-4273-9a20-3687abd16421.png)

![TB_3](https://user-images.githubusercontent.com/97605863/202999364-83e92cd0-2f26-4de8-88d2-70e27c39ff0e.png)

- Timing Report

![timing_1](https://user-images.githubusercontent.com/97605863/202999517-63f1e51a-c865-4728-9c8e-c2ab6d4a2777.png)

![timing_2](https://user-images.githubusercontent.com/97605863/202999543-3af719b7-35f5-44eb-805b-75ccbaa7aa19.png)

- Area

![area](https://user-images.githubusercontent.com/97605863/202999610-06c480d1-27ba-4b91-b5e2-dd8fd6f65399.png)



