// Seed: 2754253195
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2, id_3, id_4;
  if (~1) assign id_3 = 1'b0 - id_0 ? 1 : 1'b0;
  assign id_2 = 1;
  assign id_4 = id_3;
endmodule
