Certainly! I'll revise the README to make it more visually appealing. Here's a more attractive version:

# VSDSquadron Research Internship 2024 ğŸš€

Welcome to the VSDSquadron Research Internship program, focusing on RISC-V architecture and VLSI chip design using open-source tools.

## ğŸ‘¨â€ğŸ“ Basic Details

**Name:** Phaneendra M V  
**College:** IIIT Banglore  
**Email:** Phaneendra.MV@iiitb.ac.in  
**GitHub:** (https://github.com/Phaneendra01/asic-design-class.git)\n 
**LinkedIn:** (www.linkedin.com/in/phaneendra-mv)

## ğŸ“š Tasks Overview

<details>
<summary>ğŸ“Œ Task 1: Essential Tools Installation</summary>

Install the following tools:
- Ubuntu 20.04 LTS on Oracle VM VirtualBox
- GNU Toolchain
- GTKWave
- Yosys
- iVerilog simulator

[View Details](https://github.com/maazm007/vsdsquadron-mini-internship#task-1-task-is-to-install-all-the-essential-tools-required-for-this-internship-such-as-ubuntu-on-vmbox-gnu-toolchain-gtkwave-yosys-and-iverilog-simulator)
</details>

<details>
<summary>ğŸ“Œ Task 2: RISC-V Instruction Analysis</summary>

Identify instruction types and generate 32-bit instruction codes for given RISC-V instructions.

[View Details](https://github.com/maazm007/vsdsquadron-mini-internship#task-2-task-is-to-identify-instruction-type-of-all-the-given-instructions-with-its-exact-32-bits-instruction-code-in-the-desired-instruction-type-format)
</details>

<details>
<summary>ğŸ“Œ Task 3: C and RISC-V Compilation</summary>

Compile C code using gcc and RISC-V compiler, comparing outputs.

[View Details](https://github.com/maazm007/vsdsquadron-mini-internship#task-3-task-is-to-refer-to-c-based-and-riscv-based-lab-videos-and-execute-the-task-of-compiling-the-c-code-using-gcc-and-riscv-compiler)
</details>

<details>
<summary>ğŸ“Œ Task 4: SPIKE Simulation and Debugging</summary>

Perform SPIKE simulation and debug C code using interactive debugging mode.

[View Details](https://github.com/maazm007/vsdsquadron-mini-internship#task-4-performing-spike-simulation-and-debugging-the-c-code-with-interactive-debugging-mode-using-spike)
</details>

<details>
<summary>ğŸ“Œ Task 5: Functional Simulation</summary>

Conduct functional simulation using RISC-V Core Verilog netlist and testbench, observing waveforms.

[View Details](https://github.com/maazm007/vsdsquadron-mini-internship#task-5-by-making-use-of-riscv-core-verilog-netlist-and-testbench-perform-an-experiment-of-functional-simulation-and-observe-the-waveforms)
</details>

<details>
<summary>ğŸ“Œ Task 6: Digital Circuit Implementation</summary>

Implement a digital circuit using VSDSquadron Mini and verify C program functionality on RISC-V processor.

[View Details](https://github.com/maazm007/vsdsquadron-mini-internship#task-6-final-task-of-this-internship-is-to-implement-any-digital-circuits-using-vsdsquadron-mini-and-check-whether-the-building-and-uploading-of-c-program-file-on-riscv-processor-works)
</details>

## ğŸ™ Acknowledgement

> I extend my heartfelt gratitude to Kunal Ghosh Sir for this incredible internship experience focusing on RISC-V Architecture using VSDSquadron Mini. This opportunity has been the perfect launchpad for my passion in RISC-V. The entire internship program has been an extraordinary journey. A big thank you to VLSI System Design for offering such a phenomenal research internship.

## ğŸ“¬ Contact

For any queries or further information, feel free to reach out!

---

<p align="center">
  Made with â¤ï¸ by Phaneendra M V
</p
