module	denrzi(
	input wire		sclk,
	input wire		rst_n,
	input wire		data_demo,
	input wire		data_demo_dly,
	output reg		data_denrzi
);

//reg	 b_temp = 1'b1;

always @(posedge sclk or negedge rst_n)begin
	if(rst_n == 1'b1)
		begin
		if(data_demo == data_demo_dly)
			data_denrzi <= 1'b1;
		else
			data_denrzi <= 1'b0;
//		data_denrzi <= (data_demo == data_demo_dly)?1'b1:1'b0;
		end
	else
		data_denrzi <= 1'b0;
end

//assign 	data_denrzi = b_temp;
endmodule


