// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8_ram) {
        ram[0] = "0b00111111101110111110110000110101";
        ram[1] = "0b10111110100100110111001011110111";
        ram[2] = "0b00111111101010010000000111011101";
        ram[3] = "0b10111111100101110010010011010001";
        ram[4] = "0b10111111111000100101110001100111";
        ram[5] = "0b10111111100110111001100101000111";
        ram[6] = "0b10111111011110010100001110001111";
        ram[7] = "0b10111111101000101100011011000100";
        ram[8] = "0b00111110111000011111001100110001";
        ram[9] = "0b00111110111110001001010011101101";
        ram[10] = "0b00111110100101110011101101111110";
        ram[11] = "0b00111111101011001000111010101100";
        ram[12] = "0b10111100101111101110010000110111";
        ram[13] = "0b00111100010001110111010000000101";
        ram[14] = "0b00111110100101111001011111011001";
        ram[15] = "0b10111101010101111010111111101111";
        ram[16] = "0b10111010100000111010001001100100";
        ram[17] = "0b10111101111100000000101110111110";
        ram[18] = "0b00111110111101111011001010101111";
        ram[19] = "0b00111111000010011101101001000101";
        ram[20] = "0b00111111011010101100100110010100";
        ram[21] = "0b00111110010010010010001110010000";
        ram[22] = "0b00111011011000101100111100000110";
        ram[23] = "0b00111101101000110111110000011011";
        ram[24] = "0b00111110101001101000101001001000";
        ram[25] = "0b00111101111111101100101000110011";
        ram[26] = "0b00111110001111101100100111111101";
        ram[27] = "0b00111101110010010110011001111010";
        ram[28] = "0b10111101111000000010110010001011";
        ram[29] = "0b10111111000101001001111000111001";
        ram[30] = "0b10111010000111011111010101100001";
        ram[31] = "0b10111110010000101111111011000111";
        ram[32] = "0b00111110000010101000000111110011";
        ram[33] = "0b10111101011011000001101101111111";
        ram[34] = "0b10111100101010011100101100010111";
        ram[35] = "0b10111101101010000101111010100110";
        ram[36] = "0b10111101111011010100000001001010";
        ram[37] = "0b10111101101100111110101001010110";
        ram[38] = "0b10111101100000110100001111001001";
        ram[39] = "0b10111110001011001010010011111001";
        ram[40] = "0b10111111010000001001101100100010";
        ram[41] = "0b10111110000010111110110100111101";
        ram[42] = "0b10111101101010111101100000101111";
        ram[43] = "0b10111101101110111000010000010010";
        ram[44] = "0b00111110100010101011000101001110";
        ram[45] = "0b00111110001110001000000011101101";
        ram[46] = "0b10111101011101111101010100110110";
        ram[47] = "0b10111110100010011110001111110011";
        ram[48] = "0b00111111001110100010110001111010";
        ram[49] = "0b10111111000101100110010100000011";
        ram[50] = "0b00111110001000100101001000010001";
        ram[51] = "0b00111110110111100010001111011100";
        ram[52] = "0b10111101001001011000010011111011";
        ram[53] = "0b00111111011010010101100010010111";
        ram[54] = "0b00111111010100001100001100010010";
        ram[55] = "0b00111110001011101000001111110000";
        ram[56] = "0b00111011111011100110101101101010";
        ram[57] = "0b00111010101101111000110111001000";
        ram[58] = "0b00111110010000101000110010000011";
        ram[59] = "0b11000000001010101000100110010100";
        ram[60] = "0b00111111110100110000101011111010";
        ram[61] = "0b10111111101110011110101011101100";
        ram[62] = "0b10111111111011010100010001101101";
        ram[63] = "0b10111111110010000100010010110011";
        ram[64] = "0b10111111001010110101000110110010";
        ram[65] = "0b10111110100001011001101101111001";
        ram[66] = "0b10111110001100101100001110001111";
        ram[67] = "0b10111101000111010111000000110111";
        ram[68] = "0b00111101001111101100101011001100";
        ram[69] = "0b00111111110101010000001110010110";
        ram[70] = "0b00111111011100010101011101011001";
        ram[71] = "0b00111110101010000011010101101000";
        ram[72] = "0b00111110001011110100001110101111";
        ram[73] = "0b00111101110011101110010010001111";
        ram[74] = "0b00111101011100000111101011111010";
        ram[75] = "0b10111101111001101100011000011110";
        ram[76] = "0b10111110100110010100101101011111";
        ram[77] = "0b10111101101001111101000010000111";
        ram[78] = "0b10111101100010011000000101001111";
        ram[79] = "0b10111111000001010111101101110100";
        ram[80] = "0b00111111101000111000000011100010";
        ram[81] = "0b00111111100110100010000110111100";
        ram[82] = "0b00111110101001100000100110101011";
        ram[83] = "0b00111110110100100110011011001000";
        ram[84] = "0b00111101100100101110100010111001";
        ram[85] = "0b10111100100100100000010001111110";
        ram[86] = "0b10111110101101010100110000110111";
        ram[87] = "0b10111101000101101110101011100110";
        ram[88] = "0b10111110010010001100010001101100";
        ram[89] = "0b10111111100010101101111100001011";
        ram[90] = "0b00111111110110001110101001000101";
        ram[91] = "0b00111111100111111101001110001111";
        ram[92] = "0b00111111000110011111010011110101";
        ram[93] = "0b10111111001001100101110001001100";
        ram[94] = "0b10111110101011001011000001010010";
        ram[95] = "0b10111110100100110111011011011111";
        ram[96] = "0b00111110010101000001000101111110";
        ram[97] = "0b10111110101111000111110000101011";
        ram[98] = "0b10111111100000011110110000001010";
        ram[99] = "0b01000000000001010010100110001001";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8_ram("nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8() {
    delete meminst;
}


};//endmodule
#endif
