#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Feb 17 10:52:46 2023
# Process ID: 3359
# Current directory: /sim2/akashl/ember-fpga/ember-genesys2.runs/ember_fpga_rram_top_wrapper_0_0_synth_1
# Command line: vivado -log ember_fpga_rram_top_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ember_fpga_rram_top_wrapper_0_0.tcl
# Log file: /sim2/akashl/ember-fpga/ember-genesys2.runs/ember_fpga_rram_top_wrapper_0_0_synth_1/ember_fpga_rram_top_wrapper_0_0.vds
# Journal file: /sim2/akashl/ember-fpga/ember-genesys2.runs/ember_fpga_rram_top_wrapper_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source ember_fpga_rram_top_wrapper_0_0.tcl -notrace
Command: synth_design -top ember_fpga_rram_top_wrapper_0_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2547.883 ; gain = 0.000 ; free physical = 118820 ; free virtual = 225295
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ember_fpga_rram_top_wrapper_0_0' [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_rram_top_wrapper_0_0/synth/ember_fpga_rram_top_wrapper_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'rram_top_wrapper' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'rram_top' [/sim2/akashl/emblem-digital/rtl/rram_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'spi_slave_rram' [/sim2/akashl/emblem-digital/rtl/spi_slave_rram.v:3]
	Parameter ADDR_BITS_N bound to: 5 - type: integer 
	Parameter DATA_BITS_M bound to: 160 - type: integer 
	Parameter PCLK_DIV bound to: 1 - type: integer 
	Parameter APB_RST_ADDR bound to: 31 - type: integer 
	Parameter APB_RST_DATA bound to: 5390669 - type: integer 
	Parameter APB_RST_RO bound to: 1 - type: integer 
	Parameter CPOL_MODE bound to: 0 - type: integer 
	Parameter CPHA_MODE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'itrx_apbm_spi' [/sim2/akashl/emblem-digital/ip/itrx_apbm_spi/rtl/itrx_apbm_spi.v:29]
	Parameter ADDR_BITS_N bound to: 5 - type: integer 
	Parameter DATA_BITS_M bound to: 160 - type: integer 
	Parameter PCLK_DIV bound to: 1 - type: integer 
	Parameter APB_RST_ADDR bound to: 31 - type: integer 
	Parameter APB_RST_DATA bound to: 5390669 - type: integer 
	Parameter APB_RST_RO bound to: 1 - type: integer 
	Parameter CPOL_MODE bound to: 0 - type: integer 
	Parameter CPHA_MODE bound to: 1 - type: integer 
	Parameter PCLK_WR_PHA bound to: 0 - type: integer 
	Parameter PCLK_RD_PHA bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'itrx_apbm_spi_fsm' [/sim2/akashl/emblem-digital/ip/itrx_apbm_spi/rtl/itrx_apbm_spi_fsm.v:29]
	Parameter ADDR_BITS_N bound to: 5 - type: integer 
	Parameter DATA_BITS_M bound to: 160 - type: integer 
	Parameter APB_RST_ADDR bound to: 31 - type: integer 
	Parameter APB_RST_DATA bound to: 5390669 - type: integer 
	Parameter APB_RST_RO bound to: 1 - type: integer 
	Parameter CPHA_MODE bound to: 1 - type: integer 
	Parameter ADDR_BIT_CTR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_BIT_CTR_WIDTH bound to: 8 - type: integer 
	Parameter SPI_FSM_BITS bound to: 3 - type: integer 
	Parameter SPI_FSM_IDLE bound to: 3'b000 
	Parameter SPI_FSM_RW_SAMP bound to: 3'b001 
	Parameter SPI_FSM_ADDR bound to: 3'b010 
	Parameter SPI_FSM_TRANS_START bound to: 3'b011 
	Parameter SPI_FSM_TRANS_WAIT bound to: 3'b100 
	Parameter SPI_FSM_DATA bound to: 3'b101 
	Parameter SPI_FSM_DONE bound to: 3'b110 
	Parameter SPI_NUM_STATES bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'itrx_apbm_spi_fsm' (1#1) [/sim2/akashl/emblem-digital/ip/itrx_apbm_spi/rtl/itrx_apbm_spi_fsm.v:29]
INFO: [Synth 8-6157] synthesizing module 'itrx_apbm_fsm' [/sim2/akashl/emblem-digital/ip/itrx_apbm_spi/rtl/itrx_apbm_fsm.v:29]
	Parameter ADDR_BITS_N bound to: 5 - type: integer 
	Parameter DATA_BITS_M bound to: 160 - type: integer 
	Parameter APB_FSM_BITS bound to: 2 - type: integer 
	Parameter APB_FSM_IDLE bound to: 2'b00 
	Parameter APB_FSM_SETUP bound to: 2'b01 
	Parameter APB_FSM_ACCESS bound to: 2'b10 
	Parameter APB_NUM_STATES bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'itrx_apbm_fsm' (2#1) [/sim2/akashl/emblem-digital/ip/itrx_apbm_spi/rtl/itrx_apbm_fsm.v:29]
INFO: [Synth 8-6155] done synthesizing module 'itrx_apbm_spi' (3#1) [/sim2/akashl/emblem-digital/ip/itrx_apbm_spi/rtl/itrx_apbm_spi.v:29]
INFO: [Synth 8-6155] done synthesizing module 'spi_slave_rram' (4#1) [/sim2/akashl/emblem-digital/rtl/spi_slave_rram.v:3]
INFO: [Synth 8-6157] synthesizing module 'fsm' [/sim2/akashl/emblem-digital/rtl/fsm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (5#1) [/sim2/akashl/emblem-digital/rtl/fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_gen' [/sim2/akashl/emblem-digital/rtl/clock_gen.v:2]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/cad/xilinx/vivado/2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1093]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (6#1) [/cad/xilinx/vivado/2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'clock_gen' (7#1) [/sim2/akashl/emblem-digital/rtl/clock_gen.v:2]
INFO: [Synth 8-6155] done synthesizing module 'rram_top' (8#1) [/sim2/akashl/emblem-digital/rtl/rram_top.v:2]
WARNING: [Synth 8-689] width (1) of port connection 'rram_addr' does not match port width (16) of module 'rram_top' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:87]
WARNING: [Synth 8-7071] port 'aclk' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'bl_en' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'bleed_en' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'bsl_dac_config' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'bsl_dac_en' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'clamp_ref' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'di' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'read_dac_config' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'read_dac_en' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'read_ref' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'sa_clk' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'sa_en' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'set_rst' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'sl_en' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'we' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'wl_dac_config' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'wl_dac_en' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7071] port 'wl_en' of module 'rram_top' is unconnected for instance 'inst' [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
WARNING: [Synth 8-7023] instance 'inst' of module 'rram_top' has 31 connections declared, but only 13 given [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:69]
INFO: [Synth 8-6155] done synthesizing module 'rram_top_wrapper' (9#1) [/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/new/rram_top_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ember_fpga_rram_top_wrapper_0_0' (10#1) [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_rram_top_wrapper_0_0/synth/ember_fpga_rram_top_wrapper_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2568.867 ; gain = 20.984 ; free physical = 116713 ; free virtual = 223189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2583.703 ; gain = 35.820 ; free physical = 118475 ; free virtual = 224952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2583.703 ; gain = 35.820 ; free physical = 118490 ; free virtual = 224967
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2594.605 ; gain = 0.000 ; free physical = 119491 ; free virtual = 225968
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2753.449 ; gain = 0.000 ; free physical = 119581 ; free virtual = 226058
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2753.453 ; gain = 0.004 ; free physical = 119578 ; free virtual = 226055
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2753.453 ; gain = 205.570 ; free physical = 119623 ; free virtual = 226108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2753.453 ; gain = 205.570 ; free physical = 119623 ; free virtual = 226108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2753.453 ; gain = 205.570 ; free physical = 119622 ; free virtual = 226107
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'spi_st_reg' in module 'itrx_apbm_spi_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'apb_st_reg' in module 'itrx_apbm_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            SPI_FSM_IDLE |                              000 |                              000
         SPI_FSM_RW_SAMP |                              001 |                              001
            SPI_FSM_ADDR |                              010 |                              010
     SPI_FSM_TRANS_START |                              011 |                              011
      SPI_FSM_TRANS_WAIT |                              100 |                              100
            SPI_FSM_DATA |                              101 |                              101
            SPI_FSM_DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spi_st_reg' using encoding 'sequential' in module 'itrx_apbm_spi_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            APB_FSM_IDLE |                              001 |                               00
           APB_FSM_SETUP |                              010 |                               01
          APB_FSM_ACCESS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'apb_st_reg' using encoding 'one-hot' in module 'itrx_apbm_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE9 |                            00000 |                            00000
                 iSTATE7 |                            00001 |                            00001
                 iSTATE5 |                            00010 |                            00010
                 iSTATE3 |                            00011 |                            00011
                iSTATE16 |                            00100 |                            00100
                iSTATE15 |                            00101 |                            00101
                iSTATE12 |                            00110 |                            00110
                iSTATE11 |                            00111 |                            00111
                iSTATE14 |                            01000 |                            01000
                iSTATE13 |                            01001 |                            01001
                  iSTATE |                            01010 |                            01110
                iSTATE17 |                            01011 |                            01111
                 iSTATE6 |                            01100 |                            10000
                 iSTATE4 |                            01101 |                            10001
                 iSTATE2 |                            01110 |                            10010
                iSTATE10 |                            01111 |                            01010
                 iSTATE8 |                            10000 |                            01011
                 iSTATE0 |                            10001 |                            01101
                 iSTATE1 |                            10010 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2753.453 ; gain = 205.570 ; free physical = 119864 ; free virtual = 226342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
+---Registers : 
	              160 Bit    Registers := 18    
	              148 Bit    Registers := 1     
	               48 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input  160 Bit        Muxes := 2     
	   7 Input  160 Bit        Muxes := 1     
	   2 Input  159 Bit        Muxes := 5     
	   4 Input   48 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 13    
	  19 Input   48 Bit        Muxes := 7     
	   2 Input   23 Bit        Muxes := 1     
	  19 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 34    
	  19 Input    8 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 2     
	  19 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 43    
	   3 Input    5 Bit        Muxes := 1     
	  19 Input    5 Bit        Muxes := 4     
	  65 Input    5 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	  19 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 15    
	   3 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 6     
	   8 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 301   
	   6 Input    1 Bit        Muxes := 2     
	  19 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2753.453 ; gain = 205.570 ; free physical = 121729 ; free virtual = 228215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 2753.453 ; gain = 205.570 ; free physical = 121602 ; free virtual = 228088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 2753.453 ; gain = 205.570 ; free physical = 121597 ; free virtual = 228083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 2753.453 ; gain = 205.570 ; free physical = 121580 ; free virtual = 228067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 2753.453 ; gain = 205.570 ; free physical = 121571 ; free virtual = 228058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 2753.453 ; gain = 205.570 ; free physical = 121571 ; free virtual = 228058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 2753.453 ; gain = 205.570 ; free physical = 121566 ; free virtual = 228052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 2753.453 ; gain = 205.570 ; free physical = 121566 ; free virtual = 228052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 2753.453 ; gain = 205.570 ; free physical = 121565 ; free virtual = 228051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 2753.453 ; gain = 205.570 ; free physical = 121565 ; free virtual = 228051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFGCE |     1|
|2     |CARRY4 |    57|
|3     |LUT1   |     4|
|4     |LUT2   |   227|
|5     |LUT3   |   128|
|6     |LUT4   |   255|
|7     |LUT5   |   517|
|8     |LUT6   |  2712|
|9     |MUXF7  |   624|
|10    |MUXF8  |   231|
|11    |FDCE   |  3670|
|12    |FDPE   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 2753.453 ; gain = 205.570 ; free physical = 121565 ; free virtual = 228051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 2753.453 ; gain = 35.820 ; free physical = 121618 ; free virtual = 228104
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 2753.453 ; gain = 205.570 ; free physical = 121674 ; free virtual = 228160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2753.453 ; gain = 0.000 ; free physical = 121700 ; free virtual = 228187
INFO: [Netlist 29-17] Analyzing 913 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.449 ; gain = 0.000 ; free physical = 121636 ; free virtual = 228122
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 2783.449 ; gain = 243.801 ; free physical = 121779 ; free virtual = 228265
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/ember_fpga_rram_top_wrapper_0_0_synth_1/ember_fpga_rram_top_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/ember_fpga_rram_top_wrapper_0_0_synth_1/ember_fpga_rram_top_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ember_fpga_rram_top_wrapper_0_0_utilization_synth.rpt -pb ember_fpga_rram_top_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 10:54:30 2023...
