// Seed: 2117230935
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output id_20;
  inout id_19;
  output id_18;
  output id_17;
  output id_16;
  output id_15;
  output id_14;
  output id_13;
  output id_12;
  input id_11;
  input id_10;
  input id_9;
  input id_8;
  output id_7;
  input id_6;
  inout id_5;
  input id_4;
  input id_3;
  input id_2;
  output id_1;
  assign id_1 = id_4;
  reg id_20;
  assign id_7 = id_5;
  logic id_21;
  assign id_20.id_2 = 1;
  logic id_22;
  assign id_1 = 1;
  logic id_23;
  assign #id_24 id_21 = 1'b0;
  always @(id_21 or posedge 1'b0)
    if (id_11) begin
      if (id_21) id_20 <= id_2;
    end else begin
      if (id_19) begin
        id_13 <= 1'b0;
        id_12 <= 1'd0;
      end
    end
endmodule
