Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 13 20:45:50 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                  Path #1                                                                                                                                                                                                                 |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                    3.572 |                     0.000 |
| Path Delay                |                     0.537 |                                                                                                                                                                                                                                                                                                                                                                                                                                   37.434 |                     1.705 |
| Logic Delay               | 0.096(18%)                | 10.536(29%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 0.095(6%)                 |
| Net Delay                 | 0.441(82%)                | 26.898(71%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 1.610(94%)                |
| Clock Skew                |                    -0.487 |                                                                                                                                                                                                                                                                                                                                                                                                                                   -0.045 |                    -0.908 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                  -33.915 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                          | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 45% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                                | 17% x 3%                  |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                   | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                      836 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                             | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        7 |                         1 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                       43 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[3160]/C   | sr_p.sr_1[3159]/C                                                                                                                                                                                                                                                                                                                                                                                                                        | sr_1[1360]/C              |
| End Point Pin             | sr_p.sr_1[3159]/D         | sr_1[1360]/D                                                                                                                                                                                                                                                                                                                                                                                                                             | delay_block[0][1360]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                  Path #2                                                                                                                                                                                                                 |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                    3.572 |                     0.000 |
| Path Delay                |                     0.537 |                                                                                                                                                                                                                                                                                                                                                                                                                                   37.438 |                     1.938 |
| Logic Delay               | 0.096(18%)                | 10.365(28%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 0.096(5%)                 |
| Net Delay                 | 0.441(82%)                | 27.073(72%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 1.842(95%)                |
| Clock Skew                |                    -0.487 |                                                                                                                                                                                                                                                                                                                                                                                                                                   -0.041 |                    -0.934 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                  -33.915 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                          | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 45% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                                | 16% x 2%                  |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                   | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                      836 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                             | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        7 |                         1 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                       43 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[3160]/C   | sr_p.sr_1[3159]/C                                                                                                                                                                                                                                                                                                                                                                                                                        | sr_1[1398]/C              |
| End Point Pin             | sr_p.sr_1[3159]/D         | sr_1[1398]/D                                                                                                                                                                                                                                                                                                                                                                                                                             | delay_block[0][1398]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                               Path #3                                                                                                                                                                                                               |     WorstPath from Dst    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                               3.572 |                     0.000 |
| Path Delay                |                     0.537 |                                                                                                                                                                                                                                                                                                                                                                                                                              37.284 |                     1.621 |
| Logic Delay               | 0.096(18%)                | 10.091(28%)                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.096(6%)                 |
| Net Delay                 | 0.441(82%)                | 27.193(72%)                                                                                                                                                                                                                                                                                                                                                                                                                         | 1.525(94%)                |
| Clock Skew                |                    -0.487 |                                                                                                                                                                                                                                                                                                                                                                                                                              -0.192 |                    -0.752 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                             -33.912 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                     | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 45% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                           | 17% x 3%                  |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                              | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                 846 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                        | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                  82 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                  82 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                 | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                 | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   7 |                         1 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                  43 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[3160]/C   | sr_p.sr_1[3159]/C                                                                                                                                                                                                                                                                                                                                                                                                                   | sr_1[1506]/C              |
| End Point Pin             | sr_p.sr_1[3159]/D         | sr_1[1506]/D                                                                                                                                                                                                                                                                                                                                                                                                                        | delay_block[0][1506]/D    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                  Path #4                                                                                                                                                                                                                 |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                    3.572 |                     0.000 |
| Path Delay                |                     0.537 |                                                                                                                                                                                                                                                                                                                                                                                                                                   37.276 |                     1.558 |
| Logic Delay               | 0.096(18%)                | 10.544(29%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 0.096(7%)                 |
| Net Delay                 | 0.441(82%)                | 26.732(71%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 1.462(93%)                |
| Clock Skew                |                    -0.487 |                                                                                                                                                                                                                                                                                                                                                                                                                                   -0.189 |                    -0.761 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                  -33.901 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                          | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 45% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                                | 15% x 3%                  |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                   | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                      836 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                             | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        7 |                         1 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                       43 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[3160]/C   | sr_p.sr_1[3159]/C                                                                                                                                                                                                                                                                                                                                                                                                                        | sr_1[1370]/C              |
| End Point Pin             | sr_p.sr_1[3159]/D         | sr_1[1370]/D                                                                                                                                                                                                                                                                                                                                                                                                                             | delay_block[0][1370]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                               Path #5                                                                                                                                                                                                               |     WorstPath from Dst    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                               3.572 |                     0.000 |
| Path Delay                |                     0.537 |                                                                                                                                                                                                                                                                                                                                                                                                                              37.121 |                     1.345 |
| Logic Delay               | 0.096(18%)                | 10.124(28%)                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.095(8%)                 |
| Net Delay                 | 0.441(82%)                | 26.997(72%)                                                                                                                                                                                                                                                                                                                                                                                                                         | 1.250(92%)                |
| Clock Skew                |                    -0.487 |                                                                                                                                                                                                                                                                                                                                                                                                                              -0.342 |                    -0.562 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                             -33.899 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                     | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 45% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                           | 12% x 2%                  |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                              | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                 846 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                        | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                  82 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                  82 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                 | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                 | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   7 |                         1 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                  43 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[3160]/C   | sr_p.sr_1[3159]/C                                                                                                                                                                                                                                                                                                                                                                                                                   | sr_1[1501]/C              |
| End Point Pin             | sr_p.sr_1[3159]/D         | sr_1[1501]/D                                                                                                                                                                                                                                                                                                                                                                                                                        | delay_block[0][1501]/D    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                  Path #6                                                                                                                                                                                                                 |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                    3.572 |                     0.000 |
| Path Delay                |                     0.537 |                                                                                                                                                                                                                                                                                                                                                                                                                                   37.416 |                     1.522 |
| Logic Delay               | 0.096(18%)                | 10.501(29%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 0.096(7%)                 |
| Net Delay                 | 0.441(82%)                | 26.915(71%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 1.426(93%)                |
| Clock Skew                |                    -0.487 |                                                                                                                                                                                                                                                                                                                                                                                                                                   -0.039 |                    -0.912 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                  -33.891 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                          | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 45% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                                | 21% x 3%                  |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                   | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                      836 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                             | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        7 |                         1 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                       43 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[3160]/C   | sr_p.sr_1[3159]/C                                                                                                                                                                                                                                                                                                                                                                                                                        | sr_1[1437]/C              |
| End Point Pin             | sr_p.sr_1[3159]/D         | sr_1[1437]/D                                                                                                                                                                                                                                                                                                                                                                                                                             | delay_block[0][1437]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                               Path #7                                                                                                                                                                                                               |     WorstPath from Dst    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                               3.572 |                     0.000 |
| Path Delay                |                     0.537 |                                                                                                                                                                                                                                                                                                                                                                                                                              37.089 |                     1.386 |
| Logic Delay               | 0.096(18%)                | 10.124(28%)                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.096(7%)                 |
| Net Delay                 | 0.441(82%)                | 26.965(72%)                                                                                                                                                                                                                                                                                                                                                                                                                         | 1.290(93%)                |
| Clock Skew                |                    -0.487 |                                                                                                                                                                                                                                                                                                                                                                                                                              -0.354 |                    -0.552 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                             -33.879 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                     | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 45% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                           | 12% x 3%                  |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                              | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                 846 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                        | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                  82 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                  82 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                 | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                 | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   7 |                         1 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                  43 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[3160]/C   | sr_p.sr_1[3159]/C                                                                                                                                                                                                                                                                                                                                                                                                                   | sr_1[1489]/C              |
| End Point Pin             | sr_p.sr_1[3159]/D         | sr_1[1489]/D                                                                                                                                                                                                                                                                                                                                                                                                                        | delay_block[0][1489]/D    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                  Path #8                                                                                                                                                                                                                 |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                    3.572 |                     0.000 |
| Path Delay                |                     0.537 |                                                                                                                                                                                                                                                                                                                                                                                                                                   37.397 |                     1.271 |
| Logic Delay               | 0.096(18%)                | 10.340(28%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 0.096(8%)                 |
| Net Delay                 | 0.441(82%)                | 27.057(72%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 1.175(92%)                |
| Clock Skew                |                    -0.487 |                                                                                                                                                                                                                                                                                                                                                                                                                                   -0.042 |                    -0.945 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                  -33.875 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                          | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 45% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                                | 17% x 2%                  |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                   | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                      836 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                             | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        7 |                         1 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                       43 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[3160]/C   | sr_p.sr_1[3159]/C                                                                                                                                                                                                                                                                                                                                                                                                                        | sr_1[1385]/C              |
| End Point Pin             | sr_p.sr_1[3159]/D         | sr_1[1385]/D                                                                                                                                                                                                                                                                                                                                                                                                                             | delay_block[0][1385]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                  Path #9                                                                                                                                                                                                                 |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                    3.572 |                     0.000 |
| Path Delay                |                     0.537 |                                                                                                                                                                                                                                                                                                                                                                                                                                   37.396 |                     1.633 |
| Logic Delay               | 0.096(18%)                | 10.467(28%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 0.096(6%)                 |
| Net Delay                 | 0.441(82%)                | 26.929(72%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 1.537(94%)                |
| Clock Skew                |                    -0.487 |                                                                                                                                                                                                                                                                                                                                                                                                                                   -0.039 |                    -0.919 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                  -33.871 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                          | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 45% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                                | 19% x 3%                  |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                   | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                      836 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                             | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        7 |                         1 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                       43 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[3160]/C   | sr_p.sr_1[3159]/C                                                                                                                                                                                                                                                                                                                                                                                                                        | sr_1[1450]/C              |
| End Point Pin             | sr_p.sr_1[3159]/D         | sr_1[1450]/D                                                                                                                                                                                                                                                                                                                                                                                                                             | delay_block[0][1450]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                 Path #10                                                                                                                                                                                                                 |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                    3.572 |                     0.000 |
| Path Delay                |                     0.537 |                                                                                                                                                                                                                                                                                                                                                                                                                                   37.400 |                     1.340 |
| Logic Delay               | 0.096(18%)                | 10.446(28%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 0.096(8%)                 |
| Net Delay                 | 0.441(82%)                | 26.954(72%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 1.244(92%)                |
| Clock Skew                |                    -0.487 |                                                                                                                                                                                                                                                                                                                                                                                                                                   -0.026 |                    -0.976 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                  -33.862 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                          | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 45% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                                | 16% x 1%                  |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                   | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                      836 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                             | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        7 |                         1 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                       43 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[3160]/C   | sr_p.sr_1[3159]/C                                                                                                                                                                                                                                                                                                                                                                                                                        | sr_1[1390]/C              |
| End Point Pin             | sr_p.sr_1[3159]/D         | sr_1[1390]/D                                                                                                                                                                                                                                                                                                                                                                                                                             | delay_block[0][1390]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+-----+-----+-----+----+
| End Point Clock | Requirement | 78 | 79 | 80 |  81 |  82 |  83 | 84 |
+-----------------+-------------+----+----+----+-----+-----+-----+----+
| clk             | 3.572ns     |  3 | 57 | 69 | 368 | 315 | 182 |  6 |
+-----------------+-------------+----+----+----+-----+-----+-----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+--------------+--------------+--------------+------------+-----+------+------+------+
|     Instance     |                                  Module                                 | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4     |     LUT5     |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+--------------+--------------+--------------+------------+-----+------+------+------+
| (top)            |                                                                 wrapper | 0.68 |           4.52 |          127049 | 0(0.0%) | 132(0.1%) | 4635(4.1%) | 11577(10.3%) | 76765(68.3%) | 19216(17.1%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst        | muon_sorter_I256_O256_D000_BITONIC_TOPVHDL-freq280x400retfan10000_rev_1 | 0.78 |           4.86 |          111215 | 0(0.0%) | 131(0.1%) | 4635(4.2%) |  10468(9.4%) | 76765(69.0%) | 19216(17.3%) |          0 |   0 |    0 |    0 |    0 |
|  lsfr_1          |                                                                    lfsr | 0.00 |           2.09 |            3330 | 0(0.0%) | 1(100.0%) |    0(0.0%) |      0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  reducer_1       |                                                                 reducer | 0.05 |           1.00 |            5547 | 0(0.0%) |   0(0.0%) |    0(0.0%) | 1109(100.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                                    shift_reg_tap_3328_1 |   -^ |           5.11 |            3626 | 0(0.0%) |   0(0.0%) |    0(0.0%) |      0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                                    shift_reg_tap_4096_1 |   -^ |           1.00 |            3328 | 0(0.0%) |   0(0.0%) |    0(0.0%) |      0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+--------------+--------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |                                                                        Cell Names                                                                        | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       108% | (CLEM_X31Y463,CLEL_R_X45Y494) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(83%),wrapper(14%)                                                                                           |            0% |        4.8001 | 96%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                4 |       120% | (CLEM_X44Y428,CLEM_X51Y443)   | dut_inst/sorter_inst/genblk1.bitonic_merge_i(83%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(16%)                                                     |            0% |       4.39687 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                4 |       106% | (CLEM_X52Y455,CLEM_X59Y470)   | dut_inst/sorter_inst/genblk1.bitonic_merge_i(56%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(30%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(12%) |            0% |       5.03776 | 99%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      |                5 |       111% | (CLEM_X41Y450,NULL_X349Y499)  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(74%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(19%)                                                    |            0% |       4.93089 | 97%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |                                                                                      Cell Names                                                                                     | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           0.991% | (CLEL_R_X43Y448,CLEM_X58Y479)   | dut_inst/sorter_inst/genblk1.bitonic_merge_i(70%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(22%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(6%)                             |            0% |       4.93104 | 97%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Global |                5 |           1.503% | (CLEM_X27Y443,CLEM_X58Y490)     | dut_inst/sorter_inst/genblk1.bitonic_merge_i(75%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(14%),wrapper(6%)                                                                   |            0% |       4.26608 | 84%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.714% | (CLEL_R_X32Y416,CLEM_X63Y447)   | dut_inst/sorter_inst/genblk1.bitonic_merge_i(73%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(18%)                                                                                |            0% |       3.73748 | 74%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                6 |           1.587% | (CLEL_R_X32Y434,CLEM_X63Y497)   | dut_inst/sorter_inst/genblk1.bitonic_merge_i(69%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(19%)                                                                               |            0% |       4.40601 | 87%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                3 |           0.219% | (CLEM_X50Y462,CLEM_X59Y477)     | dut_inst/sorter_inst/genblk1.bitonic_merge_i(52%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(40%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(7%)                             |            0% |        5.0099 | 99%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.941% | (CLEM_X39Y409,CLEM_X54Y472)     | dut_inst/sorter_inst/genblk1.bitonic_merge_i(69%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(17%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(8%)                             |            0% |       4.02569 | 79%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                4 |           0.631% | (CLEM_X48Y428,CLEM_X63Y443)     | dut_inst/sorter_inst/genblk1.bitonic_merge_i(80%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(15%)                                                                                |            0% |       4.55794 | 91%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           1.354% | (CLEL_R_X32Y452,CLEM_X63Y483)   | dut_inst/sorter_inst/genblk1.bitonic_merge_i(69%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(21%),wrapper(6%)                                                                   |            0% |        4.7445 | 94%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                6 |           2.257% | (CLEM_X30Y420,CLEM_X77Y531)     | dut_inst/sorter_inst/genblk1.bitonic_merge_i(45%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(21%),dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_high(11%) |            0% |       3.33391 | 66%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           2.403% | (CLEM_X28Y431,CLEM_X59Y494)     | dut_inst/sorter_inst/genblk1.bitonic_merge_i(74%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(13%),wrapper(6%)                                                                   |            0% |       4.24694 | 84%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           1.832% | (CLEM_X28Y419,CLEM_X59Y482)     | dut_inst/sorter_inst/genblk1.bitonic_merge_i(74%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(11%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(8%)                             |            0% |       4.05093 | 80%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           2.388% | (CLEL_R_X32Y438,CLEL_R_X79Y501) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(52%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(31%)                                                                               |            0% |       3.68911 | 73%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |                                                                        Cell Names                                                                        | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        89% | (CLEM_X39Y437,CLEM_X39Y437) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                                                       |            0% |          3.25 | 62%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        89% | (CLEM_X37Y492,CLEM_X37Y492) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(80%),wrapper(20%)                                                                                           |            0% |          4.75 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        85% | (CLEM_X37Y487,CLEM_X37Y487) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(80%),wrapper(20%)                                                                                           |            0% |             5 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        86% | (CLEM_X50Y452,CLEM_X50Y452) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(75%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(12%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(12%) |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        90% | (CLEM_X35Y449,CLEM_X35Y449) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(62%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(37%)                                                    |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        86% | (CLEM_X34Y446,CLEM_X34Y446) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(62%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(37%)                                                    |            0% |         4.875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        87% | (CLEM_X42Y488,CLEM_X42Y488) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                                                       |            0% |             5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        87% | (CLEM_X44Y476,CLEM_X44Y476) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(62%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(37%)                                                    |            0% |             5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        90% | (CLEM_X57Y475,CLEM_X57Y475) | dut_inst/sorter_inst/genblk1.bitonic_sort_high(87%),dut_inst/sorter_inst/genblk1.bitonic_merge_i(12%)                                                    |            0% |             5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEM_X56Y474,CLEM_X56Y474) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(62%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(37%)                                                    |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        85% | (CLEM_X45Y471,CLEM_X45Y471) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                                                       |            0% |         4.875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+------------------------------------------------------------------------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |                                              Cell Names                                              | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+------------------------------------------------------------------------------------------------------+---------------------+
| CLEL_R_X40Y492 | 280             | 422          | 83%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(66%),wrapper(33%)                                       | Y                   |
| CLEL_R_X40Y491 | 280             | 423          | 83%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(66%),wrapper(33%)                                       | Y                   |
| CLEL_R_X40Y490 | 280             | 424          | 81%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(61%),wrapper(38%)                                       | Y                   |
| CLEL_R_X40Y493 | 280             | 421          | 80%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(80%),wrapper(20%)                                       | Y                   |
| CLEL_R_X40Y494 | 280             | 420          | 80%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(66%),wrapper(33%)                                       | Y                   |
| CLEL_R_X50Y456 | 321             | 459          | 80%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                   | Y                   |
| CLEL_R_X40Y488 | 280             | 426          | 80%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(53%),wrapper(46%)                                       | Y                   |
| CLEL_R_X50Y452 | 321             | 463          | 80%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(87%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(12%) | Y                   |
| CLEL_R_X50Y453 | 321             | 462          | 80%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                   | Y                   |
| CLEM_X40Y490   | 278             | 424          | 80%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(53%),wrapper(46%)                                       | Y                   |
+----------------+-----------------+--------------+----------------------+------------------------------------------------------------------------------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |                                                                                                   Cell Names                                                                                                   | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| CLEL_R_X58Y502 | 356             | 412          | 77%                  | dut_inst/sorter_inst/genblk1.bitonic_sort_high(100%)                                                                                                                                                           | Y                   |
| CLEM_X59Y502   | 359             | 412          | 75%                  | dut_inst/sorter_inst/genblk1.bitonic_sort_high(85%),dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low(14%)                                                                               | Y                   |
| CLEL_R_X58Y501 | 356             | 413          | 74%                  | dut_inst/sorter_inst/genblk1.bitonic_sort_high(87%),dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_high(12%)                                                                              | Y                   |
| CLEM_X60Y501   | 363             | 413          | 74%                  | dut_inst/sorter_inst/genblk1.bitonic_sort_high(57%),dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low(28%),dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_high(14%) | Y                   |
| CLEM_X57Y502   | 350             | 412          | 73%                  | dut_inst/sorter_inst/genblk1.bitonic_sort_high(87%),dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low(12%)                                                                               | Y                   |
| CLEM_X59Y501   | 359             | 413          | 73%                  | dut_inst/sorter_inst/genblk1.bitonic_sort_high(100%)                                                                                                                                                           | Y                   |
| CLEL_R_X58Y503 | 356             | 411          | 73%                  | dut_inst/sorter_inst/genblk1.bitonic_sort_high(71%),dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low(28%)                                                                               | Y                   |
| CLEM_X60Y502   | 363             | 412          | 73%                  | dut_inst/sorter_inst/genblk1.bitonic_sort_high(100%)                                                                                                                                                           | Y                   |
| CLEL_R_X57Y502 | 352             | 412          | 73%                  | dut_inst/sorter_inst/genblk1.bitonic_sort_high(87%),dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_high(12%)                                                                              | Y                   |
| CLEM_X58Y502   | 354             | 412          | 73%                  | dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low(50%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(50%)                                                                               | Y                   |
+----------------+-----------------+--------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


