

================================================================
== Vitis HLS Report for 'hls_snn_izikevich_Pipeline_VITIS_LOOP_16_2'
================================================================
* Date:           Thu Mar  7 19:18:22 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        proj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  4.838 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  5.240 us|  5.240 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_2  |      129|      129|         3|          2|          2|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y_1 = alloca i32 1"   --->   Operation 6 'alloca' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%l_1 = alloca i32 1"   --->   Operation 7 'alloca' 'l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b = alloca i32 1"   --->   Operation 8 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bits = alloca i32 1"   --->   Operation 9 'alloca' 'bits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %input_stream0_V_data_V, i8 %input_stream0_V_keep_V, i8 %input_stream0_V_strb_V, i1 0, i1 %input_stream0_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_stream0_V_last_V, i8 %input_stream0_V_strb_V, i8 %input_stream0_V_keep_V, i64 %input_stream0_V_data_V, void @empty_6, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %b"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %l_1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %y_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body3.i.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_1 = load i7 %b" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 16 'load' 'b_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.87ns)   --->   "%icmp_ln16 = icmp_eq  i7 %b_1, i7 64" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 17 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.body3.i.i.split, void %_Z22axis_cp_network_to_memRN3hls6streamINS_4axisI6ap_intILi64EELm0ELm0ELm0EEELi0EEEPA6_7ap_uintILi1EE.exit.i.exitStub" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 18 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.87ns)   --->   "%icmp_ln20 = icmp_eq  i7 %b_1, i7 0" [src/snn_izhikevich_axi.h:20->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 19 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln16)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %if.end.i.i, void %if.then.i.i" [src/snn_izhikevich_axi.h:20->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 20 'br' 'br_ln20' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%l_2 = load i32 %l_1" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 21 'load' 'l_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%add_ln16 = add i7 %b_1, i7 1" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 22 'add' 'add_ln16' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %input_stream0_V_data_V, i8 %input_stream0_V_keep_V, i8 %input_stream0_V_strb_V, i1 %input_stream0_V_last_V" [src/snn_izhikevich_axi.h:21->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 23 'read' 'empty' <Predicate = (!icmp_ln16 & icmp_ln20)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%data_in_data_V = extractvalue i81 %empty" [src/snn_izhikevich_axi.h:21->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 24 'extractvalue' 'data_in_data_V' <Predicate = (!icmp_ln16 & icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln23 = store i64 %data_in_data_V, i64 %bits" [src/snn_izhikevich_axi.h:23->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 25 'store' 'store_ln23' <Predicate = (!icmp_ln16 & icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln23 = br void %if.end.i.i" [src/snn_izhikevich_axi.h:23->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 26 'br' 'br_ln23' <Predicate = (!icmp_ln16 & icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %l_2, i32 1, i32 31" [src/snn_izhikevich_axi.h:26->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 27 'partselect' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.52ns)   --->   "%icmp_ln26 = icmp_slt  i31 %tmp, i31 1" [src/snn_izhikevich_axi.h:26->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 28 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln16)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %if.end11.i.i, void %if.then6.i.i" [src/snn_izhikevich_axi.h:26->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 29 'br' 'br_ln26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln27 = br void %if.end11.i.i" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 30 'br' 'br_ln27' <Predicate = (!icmp_ln16 & icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln16 = store i7 %add_ln16, i7 %b" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 31 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.83>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %b_1" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 32 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_22" [src/snn_izhikevich_axi.h:17->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 33 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/snn_izhikevich_axi.h:12->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 35 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%y_1_load_1 = load i32 %y_1" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 36 'load' 'y_1_load_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%bits_load = load i64 %bits" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 37 'load' 'bits_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bit_select_i_i_i_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %bits_load, i64 %zext_ln16" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 38 'bitselect' 'bit_select_i_i_i_i_i' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i32 %y_1_load_1" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 39 'zext' 'zext_ln27' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %l_2" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 40 'trunc' 'trunc_ln27' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%neuron_type_mem_0_load = load i6 %neuron_type_mem_0" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 41 'load' 'neuron_type_mem_0_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%neuron_type_mem_1_load = load i6 %neuron_type_mem_1" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 42 'load' 'neuron_type_mem_1_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.18ns)   --->   "%select_ln27 = select i1 %trunc_ln27, i6 %neuron_type_mem_1_load, i6 %neuron_type_mem_0_load" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 43 'select' 'select_ln27' <Predicate = (icmp_ln26)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_18 = bitset i6 @_ssdm_op_BitSet.i6.i6.i64.i1, i6 %select_ln27, i64 %zext_ln27, i1 %bit_select_i_i_i_i_i" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 44 'bitset' 'tmp_18' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %trunc_ln27, void %branch0, void %branch1" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 45 'br' 'br_ln27' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln27 = store i6 %tmp_18, i6 %neuron_type_mem_0" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 46 'store' 'store_ln27' <Predicate = (icmp_ln26 & !trunc_ln27)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln27 = br void %if.then6.i.i2" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 47 'br' 'br_ln27' <Predicate = (icmp_ln26 & !trunc_ln27)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln27 = store i6 %tmp_18, i6 %neuron_type_mem_1" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 48 'store' 'store_ln27' <Predicate = (icmp_ln26 & trunc_ln27)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln27 = br void %if.then6.i.i2" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 49 'br' 'br_ln27' <Predicate = (icmp_ln26 & trunc_ln27)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%y_1_load = load i32 %y_1" [src/snn_izhikevich_axi.h:30->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 50 'load' 'y_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%icmp_ln30 = icmp_slt  i32 %y_1_load, i32 5" [src/snn_izhikevich_axi.h:30->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 51 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (2.55ns)   --->   "%y_2 = add i32 %y_1_load, i32 1" [src/snn_izhikevich_axi.h:30->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 52 'add' 'y_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (2.55ns)   --->   "%l_3 = add i32 %l_2, i32 1" [src/snn_izhikevich_axi.h:30->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 53 'add' 'l_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.69ns)   --->   "%y = select i1 %icmp_ln30, i32 %y_2, i32 0" [src/snn_izhikevich_axi.h:30->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 54 'select' 'y' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.69ns)   --->   "%l = select i1 %icmp_ln30, i32 %l_2, i32 %l_3" [src/snn_izhikevich_axi.h:30->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 55 'select' 'l' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln16 = store i32 %l, i32 %l_1" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 56 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln16 = store i32 %y, i32 %y_1" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 57 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body3.i.i" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 58 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ neuron_type_mem_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ neuron_type_mem_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_1                     (alloca             ) [ 0111]
l_1                     (alloca             ) [ 0111]
b                       (alloca             ) [ 0110]
bits                    (alloca             ) [ 0111]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
store_ln0               (store              ) [ 0000]
store_ln0               (store              ) [ 0000]
store_ln0               (store              ) [ 0000]
br_ln0                  (br                 ) [ 0000]
b_1                     (load               ) [ 0111]
icmp_ln16               (icmp               ) [ 0110]
br_ln16                 (br                 ) [ 0000]
icmp_ln20               (icmp               ) [ 0010]
br_ln20                 (br                 ) [ 0000]
l_2                     (load               ) [ 0101]
add_ln16                (add                ) [ 0000]
empty                   (read               ) [ 0000]
data_in_data_V          (extractvalue       ) [ 0000]
store_ln23              (store              ) [ 0000]
br_ln23                 (br                 ) [ 0000]
tmp                     (partselect         ) [ 0000]
icmp_ln26               (icmp               ) [ 0111]
br_ln26                 (br                 ) [ 0000]
br_ln27                 (br                 ) [ 0000]
store_ln16              (store              ) [ 0000]
zext_ln16               (zext               ) [ 0000]
specpipeline_ln17       (specpipeline       ) [ 0000]
speclooptripcount_ln12  (speclooptripcount  ) [ 0000]
specloopname_ln16       (specloopname       ) [ 0000]
y_1_load_1              (load               ) [ 0000]
bits_load               (load               ) [ 0000]
bit_select_i_i_i_i_i    (bitselect          ) [ 0000]
zext_ln27               (zext               ) [ 0000]
trunc_ln27              (trunc              ) [ 0101]
neuron_type_mem_0_load  (load               ) [ 0000]
neuron_type_mem_1_load  (load               ) [ 0000]
select_ln27             (select             ) [ 0000]
tmp_18                  (bitset             ) [ 0000]
br_ln27                 (br                 ) [ 0000]
store_ln27              (store              ) [ 0000]
br_ln27                 (br                 ) [ 0000]
store_ln27              (store              ) [ 0000]
br_ln27                 (br                 ) [ 0000]
y_1_load                (load               ) [ 0000]
icmp_ln30               (icmp               ) [ 0000]
y_2                     (add                ) [ 0000]
l_3                     (add                ) [ 0000]
y                       (select             ) [ 0000]
l                       (select             ) [ 0000]
store_ln16              (store              ) [ 0000]
store_ln16              (store              ) [ 0000]
br_ln16                 (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream0_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_stream0_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_stream0_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_stream0_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="neuron_type_mem_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neuron_type_mem_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="neuron_type_mem_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neuron_type_mem_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i6.i6.i64.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="y_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="l_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="b_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="bits_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bits/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="empty_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="81" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="0" index="3" bw="8" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="0"/>
<pin id="86" dir="1" index="5" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="7" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="b_1_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="0"/>
<pin id="109" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln16_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln20_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="l_2_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_2/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln16_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="1"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="data_in_data_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="81" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_in_data_V/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln23_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="1"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="31" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="0" index="3" bw="6" slack="0"/>
<pin id="144" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln26_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln16_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="7" slack="1"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln16_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="2"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="y_1_load_1_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1_load_1/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="bits_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="2"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bits_load/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="bit_select_i_i_i_i_i_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="0" index="2" bw="7" slack="0"/>
<pin id="173" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln27_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="trunc_ln27_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="neuron_type_mem_0_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_type_mem_0_load/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="neuron_type_mem_1_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_type_mem_1_load/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln27_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="6" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_18_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="1" slack="0"/>
<pin id="205" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln27_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="6" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln27_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="6" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="y_1_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1_load/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln30_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="y_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="l_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_3/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="y_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="l_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="l/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln16_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="2"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln16_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="2"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/3 "/>
</bind>
</comp>

<comp id="267" class="1005" name="y_1_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="l_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="l_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="b_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="289" class="1005" name="bits_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bits "/>
</bind>
</comp>

<comp id="295" class="1005" name="b_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="1"/>
<pin id="297" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_ln16_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="305" class="1005" name="icmp_ln20_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="309" class="1005" name="l_2_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="icmp_ln26_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="38" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="80" pin="5"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="122" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="153"><net_src comp="139" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="125" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="174"><net_src comp="58" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="166" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="160" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="163" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="181" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="184" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="206"><net_src comp="60" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="192" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="177" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="169" pin="3"/><net_sink comp="200" pin=3"/></net>

<net id="214"><net_src comp="200" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="200" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="225" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="231" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="225" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="237" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="242" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="64" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="274"><net_src comp="267" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="278"><net_src comp="68" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="285"><net_src comp="72" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="292"><net_src comp="76" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="298"><net_src comp="107" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="304"><net_src comp="110" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="116" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="122" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="319"><net_src comp="149" pin="2"/><net_sink comp="316" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: neuron_type_mem_0 | {3 }
	Port: neuron_type_mem_1 | {3 }
 - Input state : 
	Port: hls_snn_izikevich_Pipeline_VITIS_LOOP_16_2 : input_stream0_V_data_V | {2 }
	Port: hls_snn_izikevich_Pipeline_VITIS_LOOP_16_2 : input_stream0_V_keep_V | {2 }
	Port: hls_snn_izikevich_Pipeline_VITIS_LOOP_16_2 : input_stream0_V_strb_V | {2 }
	Port: hls_snn_izikevich_Pipeline_VITIS_LOOP_16_2 : input_stream0_V_last_V | {2 }
	Port: hls_snn_izikevich_Pipeline_VITIS_LOOP_16_2 : neuron_type_mem_0 | {3 }
	Port: hls_snn_izikevich_Pipeline_VITIS_LOOP_16_2 : neuron_type_mem_1 | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		b_1 : 1
		icmp_ln16 : 2
		br_ln16 : 3
		icmp_ln20 : 2
		br_ln20 : 3
	State 2
		store_ln23 : 1
		tmp : 1
		icmp_ln26 : 2
		br_ln26 : 3
		store_ln16 : 1
	State 3
		bit_select_i_i_i_i_i : 1
		zext_ln27 : 1
		select_ln27 : 1
		tmp_18 : 2
		br_ln27 : 1
		store_ln27 : 3
		store_ln27 : 3
		icmp_ln30 : 1
		y_2 : 1
		y : 2
		l : 2
		store_ln16 : 3
		store_ln16 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln16_fu_110      |    0    |    14   |
|   icmp   |       icmp_ln20_fu_116      |    0    |    14   |
|          |       icmp_ln26_fu_149      |    0    |    38   |
|          |       icmp_ln30_fu_225      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |       add_ln16_fu_125       |    0    |    14   |
|    add   |          y_2_fu_231         |    0    |    39   |
|          |          l_3_fu_237         |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |      select_ln27_fu_192     |    0    |    6    |
|  select  |           y_fu_242          |    0    |    32   |
|          |           l_fu_250          |    0    |    32   |
|----------|-----------------------------|---------|---------|
|   read   |       empty_read_fu_80      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|extractvalue|    data_in_data_V_fu_130    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|          tmp_fu_139         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln16_fu_160      |    0    |    0    |
|          |       zext_ln27_fu_177      |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect| bit_select_i_i_i_i_i_fu_169 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln27_fu_181      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  bitset  |        tmp_18_fu_200        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   267   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   b_1_reg_295   |    7   |
|    b_reg_282    |    7   |
|   bits_reg_289  |   64   |
|icmp_ln16_reg_301|    1   |
|icmp_ln20_reg_305|    1   |
|icmp_ln26_reg_316|    1   |
|   l_1_reg_275   |   32   |
|   l_2_reg_309   |   32   |
|   y_1_reg_267   |   32   |
+-----------------+--------+
|      Total      |   177  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   267  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   177  |    -   |
+-----------+--------+--------+
|   Total   |   177  |   267  |
+-----------+--------+--------+
