#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe471e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe47370 .scope module, "tb" "tb" 3 93;
 .timescale -12 -12;
L_0xe2f380 .functor NOT 1, L_0xe8fdd0, C4<0>, C4<0>, C4<0>;
L_0xe2f730 .functor XOR 9, L_0xe8f9f0, L_0xe8fb20, C4<000000000>, C4<000000000>;
L_0xe2fb10 .functor XOR 9, L_0xe2f730, L_0xe8fc60, C4<000000000>, C4<000000000>;
v0xe7e4a0_0 .net *"_ivl_10", 8 0, L_0xe8fc60;  1 drivers
v0xe7e5a0_0 .net *"_ivl_12", 8 0, L_0xe2fb10;  1 drivers
v0xe7e680_0 .net *"_ivl_2", 8 0, L_0xe8f950;  1 drivers
v0xe7e740_0 .net *"_ivl_4", 8 0, L_0xe8f9f0;  1 drivers
v0xe7e820_0 .net *"_ivl_6", 8 0, L_0xe8fb20;  1 drivers
v0xe7e950_0 .net *"_ivl_8", 8 0, L_0xe2f730;  1 drivers
v0xe7ea30_0 .var "clk", 0 0;
v0xe7ead0_0 .net "done_dut", 0 0, v0xe7dd30_0;  1 drivers
v0xe7eb70_0 .net "done_ref", 0 0, L_0xe8f530;  1 drivers
v0xe7eca0_0 .net "in", 0 0, v0xe7d440_0;  1 drivers
v0xe7ed40_0 .net "out_byte_dut", 7 0, v0xe7df30_0;  1 drivers
v0xe7ede0_0 .net "out_byte_ref", 7 0, L_0xe8f790;  1 drivers
v0xe7eeb0_0 .net "reset", 0 0, v0xe7d510_0;  1 drivers
v0xe7ef50_0 .var/2u "stats1", 223 0;
v0xe7eff0_0 .var/2u "strobe", 0 0;
v0xe7f0b0_0 .net "tb_match", 0 0, L_0xe8fdd0;  1 drivers
v0xe7f170_0 .net "tb_mismatch", 0 0, L_0xe2f380;  1 drivers
L_0xe8f950 .concat [ 1 8 0 0], L_0xe8f530, L_0xe8f790;
L_0xe8f9f0 .concat [ 1 8 0 0], L_0xe8f530, L_0xe8f790;
L_0xe8fb20 .concat [ 1 8 0 0], v0xe7dd30_0, v0xe7df30_0;
L_0xe8fc60 .concat [ 1 8 0 0], L_0xe8f530, L_0xe8f790;
L_0xe8fdd0 .cmp/eeq 9, L_0xe8f950, L_0xe2fb10;
S_0xe4bba0 .scope module, "good1" "reference_module" 3 138, 3 4 0, S_0xe47370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "out_byte";
    .port_info 4 /OUTPUT 1 "done";
P_0xe4bd30 .param/l "B0" 0 3 11, +C4<00000000000000000000000000000000>;
P_0xe4bd70 .param/l "B1" 0 3 11, +C4<00000000000000000000000000000001>;
P_0xe4bdb0 .param/l "B2" 0 3 11, +C4<00000000000000000000000000000010>;
P_0xe4bdf0 .param/l "B3" 0 3 11, +C4<00000000000000000000000000000011>;
P_0xe4be30 .param/l "B4" 0 3 11, +C4<00000000000000000000000000000100>;
P_0xe4be70 .param/l "B5" 0 3 11, +C4<00000000000000000000000000000101>;
P_0xe4beb0 .param/l "B6" 0 3 11, +C4<00000000000000000000000000000110>;
P_0xe4bef0 .param/l "B7" 0 3 11, +C4<00000000000000000000000000000111>;
P_0xe4bf30 .param/l "DONE" 0 3 11, +C4<00000000000000000000000000001010>;
P_0xe4bf70 .param/l "ERR" 0 3 11, +C4<00000000000000000000000000001011>;
P_0xe4bfb0 .param/l "START" 0 3 11, +C4<00000000000000000000000000001000>;
P_0xe4bff0 .param/l "STOP" 0 3 11, +C4<00000000000000000000000000001001>;
v0xe2e960_0 .net *"_ivl_0", 31 0, L_0xe7f3c0;  1 drivers
L_0x7f6a3f77f0a8 .functor BUFT 1, C4<xxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe2ed00_0 .net *"_ivl_10", 7 0, L_0x7f6a3f77f0a8;  1 drivers
L_0x7f6a3f77f018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe2f0f0_0 .net *"_ivl_3", 27 0, L_0x7f6a3f77f018;  1 drivers
L_0x7f6a3f77f060 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xe2f490_0 .net/2u *"_ivl_4", 31 0, L_0x7f6a3f77f060;  1 drivers
v0xe2f880_0 .net *"_ivl_9", 7 0, L_0xe8f6c0;  1 drivers
v0xe2fc20_0 .var "byte_r", 9 0;
v0xe35a60_0 .net "clk", 0 0, v0xe7ea30_0;  1 drivers
v0xe7cc10_0 .net "done", 0 0, L_0xe8f530;  alias, 1 drivers
v0xe7ccd0_0 .net "in", 0 0, v0xe7d440_0;  alias, 1 drivers
v0xe7cd90_0 .var "next", 3 0;
v0xe7ce70_0 .net "out_byte", 7 0, L_0xe8f790;  alias, 1 drivers
v0xe7cf50_0 .net "reset", 0 0, v0xe7d510_0;  alias, 1 drivers
v0xe7d010_0 .var "state", 3 0;
E_0xe40a70 .event posedge, v0xe35a60_0;
E_0xe40650 .event anyedge, v0xe7d010_0, v0xe7ccd0_0;
L_0xe7f3c0 .concat [ 4 28 0 0], v0xe7d010_0, L_0x7f6a3f77f018;
L_0xe8f530 .cmp/eq 32, L_0xe7f3c0, L_0x7f6a3f77f060;
L_0xe8f6c0 .part v0xe2fc20_0, 1, 8;
L_0xe8f790 .functor MUXZ 8, L_0x7f6a3f77f0a8, L_0xe8f6c0, L_0xe8f530, C4<>;
S_0xe7d190 .scope module, "stim1" "stimulus_gen" 3 133, 3 49 0, S_0xe47370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "reset";
v0xe7d380_0 .net "clk", 0 0, v0xe7ea30_0;  alias, 1 drivers
v0xe7d440_0 .var "in", 0 0;
v0xe7d510_0 .var "reset", 0 0;
E_0xe421f0/0 .event negedge, v0xe35a60_0;
E_0xe421f0/1 .event posedge, v0xe35a60_0;
E_0xe421f0 .event/or E_0xe421f0/0, E_0xe421f0/1;
S_0xe7d610 .scope module, "top_module1" "top_module" 3 145, 4 1 0, S_0xe47370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "out_byte";
    .port_info 4 /OUTPUT 1 "done";
P_0xe57ba0 .param/l "S_DATA_BITS" 1 4 11, C4<10>;
P_0xe57be0 .param/l "S_IDLE" 1 4 9, C4<00>;
P_0xe57c20 .param/l "S_START_BIT" 1 4 10, C4<01>;
P_0xe57c60 .param/l "S_STOP_BIT" 1 4 12, C4<11>;
v0xe7daa0_0 .var "bit_count", 2 0;
v0xe7db80_0 .net "clk", 0 0, v0xe7ea30_0;  alias, 1 drivers
v0xe7dc90_0 .var "data_buffer", 7 0;
v0xe7dd30_0 .var "done", 0 0;
v0xe7ddf0_0 .net "in", 0 0, v0xe7d440_0;  alias, 1 drivers
v0xe7df30_0 .var "out_byte", 7 0;
v0xe7e010_0 .net "reset", 0 0, v0xe7d510_0;  alias, 1 drivers
v0xe7e100_0 .var "state", 1 0;
S_0xe7e280 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 154, 3 154 0, S_0xe47370;
 .timescale -12 -12;
E_0xe259f0 .event anyedge, v0xe7eff0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe7eff0_0;
    %nor/r;
    %assign/vec4 v0xe7eff0_0, 0;
    %wait E_0xe259f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe7d190;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7d510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7d440_0, 0;
    %wait E_0xe40a70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7d510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7d440_0, 0;
    %pushi/vec4 9, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe40a70;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7d440_0, 0;
    %wait E_0xe40a70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7d440_0, 0;
    %pushi/vec4 9, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe40a70;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7d440_0, 0;
    %wait E_0xe40a70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7d440_0, 0;
    %pushi/vec4 10, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe40a70;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7d440_0, 0;
    %wait E_0xe40a70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7d440_0, 0;
    %pushi/vec4 10, 0, 32;
T_1.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.7, 5;
    %jmp/1 T_1.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe40a70;
    %jmp T_1.6;
T_1.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7d440_0, 0;
    %wait E_0xe40a70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7d440_0, 0;
    %pushi/vec4 9, 0, 32;
T_1.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.9, 5;
    %jmp/1 T_1.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe40a70;
    %jmp T_1.8;
T_1.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7d440_0, 0;
    %wait E_0xe40a70;
    %pushi/vec4 800, 0, 32;
T_1.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.11, 5;
    %jmp/1 T_1.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe421f0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xe7d440_0, 0;
    %vpi_func 3 85 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xe7d510_0, 0;
    %jmp T_1.10;
T_1.11 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 88 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xe4bba0;
T_2 ;
Ewait_0 .event/or E_0xe40650, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xe7d010_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v0xe7ccd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.13, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %pad/s 4;
    %store/vec4 v0xe7cd90_0, 0, 4;
    %jmp T_2.12;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xe7cd90_0, 0, 4;
    %jmp T_2.12;
T_2.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xe7cd90_0, 0, 4;
    %jmp T_2.12;
T_2.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xe7cd90_0, 0, 4;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xe7cd90_0, 0, 4;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0xe7cd90_0, 0, 4;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xe7cd90_0, 0, 4;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xe7cd90_0, 0, 4;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0xe7cd90_0, 0, 4;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v0xe7ccd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.15, 8;
    %pushi/vec4 10, 0, 32;
    %jmp/1 T_2.16, 8;
T_2.15 ; End of true expr.
    %pushi/vec4 11, 0, 32;
    %jmp/0 T_2.16, 8;
 ; End of false expr.
    %blend;
T_2.16;
    %pad/s 4;
    %store/vec4 v0xe7cd90_0, 0, 4;
    %jmp T_2.12;
T_2.10 ;
    %load/vec4 v0xe7ccd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %pad/s 4;
    %store/vec4 v0xe7cd90_0, 0, 4;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0xe7ccd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 11, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %pad/s 4;
    %store/vec4 v0xe7cd90_0, 0, 4;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xe4bba0;
T_3 ;
    %wait E_0xe40a70;
    %load/vec4 v0xe7cf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0xe7d010_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xe7cd90_0;
    %assign/vec4 v0xe7d010_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xe4bba0;
T_4 ;
    %wait E_0xe40a70;
    %load/vec4 v0xe7ccd0_0;
    %load/vec4 v0xe2fc20_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xe2fc20_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe7d610;
T_5 ;
    %wait E_0xe40a70;
    %load/vec4 v0xe7e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xe7e100_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xe7daa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xe7dc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7dd30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xe7df30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xe7e100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0xe7ddf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xe7e100_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xe7daa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xe7dc90_0, 0;
T_5.7 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0xe7ddf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xe7e100_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xe7e100_0, 0;
T_5.10 ;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0xe7ddf0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xe7daa0_0;
    %assign/vec4/off/d v0xe7dc90_0, 4, 5;
    %load/vec4 v0xe7daa0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xe7daa0_0, 0;
    %load/vec4 v0xe7daa0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xe7e100_0, 0;
T_5.11 ;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0xe7ddf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.13, 4;
    %load/vec4 v0xe7dc90_0;
    %assign/vec4 v0xe7df30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7dd30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xe7e100_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xe7e100_0, 0;
T_5.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7dd30_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xe47370;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe7ea30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe7eff0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe47370;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe7ea30_0;
    %inv;
    %store/vec4 v0xe7ea30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe47370;
T_8 ;
    %vpi_call/w 3 125 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 126 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe7d380_0, v0xe7f170_0, v0xe7ea30_0, v0xe7eca0_0, v0xe7eeb0_0, v0xe7ede0_0, v0xe7ed40_0, v0xe7eb70_0, v0xe7ead0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe47370;
T_9 ;
    %load/vec4 v0xe7ef50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe7ef50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe7ef50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_byte", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 164 "$display", "Hint: Output '%s' has no mismatches.", "out_byte" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe7ef50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe7ef50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe7ef50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe7ef50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe7ef50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe7ef50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe7ef50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe47370;
T_10 ;
    %wait E_0xe421f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe7ef50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7ef50_0, 4, 32;
    %load/vec4 v0xe7f0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe7ef50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7ef50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe7ef50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7ef50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe7ede0_0;
    %load/vec4 v0xe7ede0_0;
    %load/vec4 v0xe7ed40_0;
    %xor;
    %load/vec4 v0xe7ede0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe7ef50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7ef50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe7ef50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7ef50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe7eb70_0;
    %load/vec4 v0xe7eb70_0;
    %load/vec4 v0xe7ead0_0;
    %xor;
    %load/vec4 v0xe7eb70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe7ef50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 188 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7ef50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe7ef50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7ef50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_serialdata/fsm_serialdata_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/fsm_serialdata/iter1/response1/top_module.sv";
