
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.13-s100_1, built Fri Mar 4 14:32:31 PST 2022
Options:	
Date:		Mon Jun  3 23:50:20 2024
Host:		cad16 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2620 0 @ 2.00GHz 15360KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[23:50:20.136036] Configured Lic search path (20.02-s004): /usr/cad/cadence/IC/cur/share/license/license.dat:1717@lstc:26585@lstc:5280@lshc

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (80 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage 8

Usage: setMultiCpuUsage [-help] [-acquireLicense <integer>] [-autoPageFaultMonitor {0 1 2 3}] [-cpuPerRemoteHost <integer>]
                        [-keepLicense {true false}] [-licenseList <string>] [-localCpu <string>] [-releaseLicense]
                        [-remoteHost <integer>] [-reset] [-threadInfo {0 1 2}] [-verbose]

**ERROR: (IMPTCM-48):	"8" is not a legal option for command "setMultiCpuUsage". Either the current option or an option prior to it is not specified correctly.

<CMD> setMultiCpuUsage -acquireLicense 8
<CMD> set init_gnd_net GND
<CMD> set init_lef_file {lef/header6_V55_20ka_cic.lef lef/fsa0m_a_generic_core.lef lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef lef/fsa0m_a_t33_generic_io.lef lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef lef/BONDPAD.lef}
<CMD> set init_verilog design/CHIP_syn.v
<CMD> set init_mmmc_file mmmc.view
<CMD> set init_io_file design/CHIP.ioc
<CMD> set init_top_cell CHIP
<CMD> set init_pwr_net VCC
<CMD> init_design
#% Begin Load MMMC data ... (date=06/03 23:52:46, mem=740.9M)
#% End Load MMMC data ... (date=06/03 23:52:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=741.6M, current mem=741.6M)
RC_typ RC_best RC_worst

Loading LEF file lef/header6_V55_20ka_cic.lef ...
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/header6_V55_20ka_cic.lef at line 1290.

Loading LEF file lef/fsa0m_a_generic_core.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_generic_core.lef at line 1.
Set DBUPerIGU to M2 pitch 620.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_generic_core.lef at line 40071.

Loading LEF file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.

Loading LEF file lef/fsa0m_a_t33_generic_io.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_t33_generic_io.lef at line 1.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_t33_generic_io.lef at line 2034.

Loading LEF file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.

Loading LEF file lef/BONDPAD.lef ...
WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
**WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Jun  3 23:52:46 2024
viaInitial ends at Mon Jun  3 23:52:46 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc.view
Reading lib_max timing library '/home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_generic_core_ss1p62v125c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_generic_core_ss1p62v125c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
Reading lib_max timing library '/home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
Reading lib_min timing library '/home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_generic_core_ff1p98vm40c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
Reading lib_min timing library '/home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
*** End library_loading (cpu=0.05min, real=0.05min, mem=17.9M, fe_cpu=0.72min, fe_real=2.48min, fe_mem=1055.6M) ***
#% Begin Load netlist data ... (date=06/03 23:52:49, mem=760.6M)
*** Begin netlist parsing (mem=1055.6M) ***
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 388 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'design/CHIP_syn.v'

*** Memory Usage v#1 (Current mem = 1055.566M, initial mem = 387.363M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1055.6M) ***
#% End Load netlist data ... (date=06/03 23:52:49, total cpu=0:00:00.2, real=0:00:00.0, peak res=772.9M, current mem=772.9M)
Set top cell to CHIP.
Hooked 776 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell CHIP ...
*** Netlist is unique.
** info: there are 820 modules.
** info: there are 13692 stdCell insts.
** info: there are 27 Pad insts.

*** Memory Usage v#1 (Current mem = 1118.992M, initial mem = 387.363M) ***
Reading IO assignment file "design/CHIP.ioc" ...
Adjusting Core to Bottom to: 0.4400.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File u18_Faraday.CapTbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
Reading Capacitance Table File u18_Faraday.CapTbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: av_func_mode_max
    RC-Corner Name        : RC_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: 'FireIce/icecaps.tch'
 
 Analysis View: av_scan_mode_max
    RC-Corner Name        : RC_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: 'FireIce/icecaps.tch'
 
 Analysis View: av_func_mode_min
    RC-Corner Name        : RC_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: 'FireIce/icecaps.tch'
 
 Analysis View: av_scan_mode_min
    RC-Corner Name        : RC_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: 'FireIce/icecaps.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'design/CHIP.sdc' ...
Current (total cpu=0:00:45.3, real=0:02:31, peak res=1072.3M, current mem=1072.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File design/CHIP.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File design/CHIP.sdc, Line 12).

**ERROR: (TCLCMD-290):	Could not find technology library 'fsa0m_a_generic_core_tt1p8v25c' (File design/CHIP.sdc, Line 13).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File design/CHIP.sdc, Line 33).

INFO (CTE): Reading of timing constraints file design/CHIP.sdc completed, with 3 Warnings and 1 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1091.7M, current mem=1091.7M)
Current (total cpu=0:00:45.5, real=0:02:31, peak res=1091.7M, current mem=1091.7M)
Reading timing constraints file 'design/CHIP.sdc' ...
Current (total cpu=0:00:45.5, real=0:02:31, peak res=1091.7M, current mem=1091.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File design/CHIP.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File design/CHIP.sdc, Line 12).

**ERROR: (TCLCMD-290):	Could not find technology library 'fsa0m_a_generic_core_tt1p8v25c' (File design/CHIP.sdc, Line 13).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File design/CHIP.sdc, Line 33).

INFO (CTE): Reading of timing constraints file design/CHIP.sdc completed, with 3 Warnings and 1 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1092.0M, current mem=1092.0M)
Current (total cpu=0:00:45.6, real=0:02:31, peak res=1092.0M, current mem=1092.0M)
Total number of combinational cells: 290
Total number of sequential cells: 79
Total number of tristate cells: 13
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
Total number of usable buffers: 14
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
Total number of usable inverters: 15
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELA DELC DELB
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
av_func_mode_max av_func_mode_min av_scan_mode_max av_scan_mode_min

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     TCLCMD-290           2  Could not find technology library '%s'   
WARNING   TCLCMD-1014          2  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
*** Message Summary: 1193 warning(s), 2 error(s)

<CMD> clearGlobalNets
<CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
<CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -d 1350 1350 80 80 80 80
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 79.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 79.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 15 -use_interleaving_wire_group 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1669.8M)
Ring generation is complete.
vias are now being generated.
addRing created 120 wires.
ViaGen created 1800 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       60       |       NA       |
|  via4  |      1800      |        0       |
| metal5 |       60       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Mon Jun  3 23:54:31 2024 ***
SPECIAL ROUTE ran on directory: /home/raid7_2/user12/r2945050/ICDLab/APR
SPECIAL ROUTE ran on machine: cad16 (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.30Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VCC GND"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3048.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 125 macros, 125 used
Read in 157 components
  118 core components: 118 unplaced, 0 placed, 0 fixed
  39 pad components: 0 unplaced, 0 placed, 39 fixed
Read in 27 logical pins
Read in 27 nets
Read in 2 special nets, 2 routed
Read in 240 terminals
2 nets selected.

Begin power routing ...
  Number of IO ports routed: 12
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3063.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 12 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       12       |       NA       |
|  via4  |       12       |        0       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VCC GND} -layer metal4 -direction vertical -width 1 -spacing 0.28 -set_to_set_distance 400 -start_from left -start_offset 250 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1695.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1695.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1695.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1695.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1695.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 121 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |        5       |       NA       |
|  via4  |       121      |        0       |
| metal5 |        1       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { ring stripe }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Mon Jun  3 23:55:35 2024 ***
SPECIAL ROUTE ran on directory: /home/raid7_2/user12/r2945050/ICDLab/APR
SPECIAL ROUTE ran on machine: cad16 (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.40Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3067.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 402 macros, 126 used
Read in 157 components
  118 core components: 118 unplaced, 0 placed, 0 fixed
  39 pad components: 0 unplaced, 0 placed, 39 fixed
Read in 27 logical pins
Read in 27 nets
Read in 2 special nets, 2 routed
Read in 240 terminals
2 nets selected.

Begin power routing ...
CPU time for VCC FollowPin 0 seconds
CPU time for GND FollowPin 0 seconds
  Number of Core ports routed: 362
  Number of Followpin connections: 181
End power routing: cpu: 0:00:02, real: 0:00:01, peak: 3074.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 543 wires.
ViaGen created 17376 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       543      |       NA       |
|   via  |      5792      |        0       |
|  via2  |      5792      |        0       |
|  via3  |      5792      |        0       |
+--------+----------------+----------------+
<CMD> addIoFiller -cell EMPTY16D -prefix IOFILLER
Added 50 of filler cell 'EMPTY16D' on top side.
Added 54 of filler cell 'EMPTY16D' on left side.
Added 50 of filler cell 'EMPTY16D' on bottom side.
Added 50 of filler cell 'EMPTY16D' on right side.
<CMD> addIoFiller -cell EMPTY8D -prefix IOFILLER
Added 0 of filler cell 'EMPTY8D' on top side.
Added 0 of filler cell 'EMPTY8D' on left side.
Added 0 of filler cell 'EMPTY8D' on bottom side.
Added 0 of filler cell 'EMPTY8D' on right side.
<CMD> addIoFiller -cell EMPTY4D -prefix IOFILLER
Added 0 of filler cell 'EMPTY4D' on top side.
Added 9 of filler cell 'EMPTY4D' on left side.
Added 0 of filler cell 'EMPTY4D' on bottom side.
Added 0 of filler cell 'EMPTY4D' on right side.
<CMD> addIoFiller -cell EMPTY2D -prefix IOFILLER
Added 0 of filler cell 'EMPTY2D' on top side.
Added 0 of filler cell 'EMPTY2D' on left side.
Added 0 of filler cell 'EMPTY2D' on bottom side.
Added 0 of filler cell 'EMPTY2D' on right side.
<CMD> addIoFiller -cell EMPTY1D -prefix IOFILLER -fillAnyGap
Added 20 of filler cell 'EMPTY1D' on top side.
Added 18 of filler cell 'EMPTY1D' on left side.
Added 20 of filler cell 'EMPTY1D' on bottom side.
Added 20 of filler cell 'EMPTY1D' on right side.
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report CHIP.drc.rpt                    # string, default="", user setting
 *** Starting Verify DRC (MEM: 1700.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 258.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -net {VCC GND} -type special -noUnroutedNet -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Jun  3 23:56:37 2024

Design Name: CHIP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1349.7400, 1350.1600)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VCC
*** Checking Net GND

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Jun  3 23:56:37 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> saveDesign DBS/PowerRoute
#% Begin save design ... (date=06/03 23:57:03, mem=1269.6M)
% Begin Save ccopt configuration ... (date=06/03 23:57:03, mem=1269.6M)
% End Save ccopt configuration ... (date=06/03 23:57:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1270.6M, current mem=1270.6M)
% Begin Save netlist data ... (date=06/03 23:57:03, mem=1270.6M)
Writing Binary DB to DBS/PowerRoute.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/03 23:57:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1270.7M, current mem=1270.7M)
Saving symbol-table file ...
Saving congestion map file DBS/PowerRoute.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=06/03 23:57:03, mem=1270.9M)
Saving AAE Data ...
% End Save AAE data ... (date=06/03 23:57:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1271.0M, current mem=1271.0M)
Saving preference file DBS/PowerRoute.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/03 23:57:04, mem=1274.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/03 23:57:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1274.4M, current mem=1274.4M)
Saving PG file DBS/PowerRoute.dat/CHIP.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Mon Jun  3 23:57:04 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1721.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/03 23:57:05, mem=1274.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=06/03 23:57:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1275.0M, current mem=1275.0M)
% Begin Save routing data ... (date=06/03 23:57:05, mem=1275.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1722.4M) ***
% End Save routing data ... (date=06/03 23:57:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1275.1M, current mem=1275.1M)
Saving property file DBS/PowerRoute.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1725.4M) ***
% Begin Save power constraints data ... (date=06/03 23:57:05, mem=1275.7M)
% End Save power constraints data ... (date=06/03 23:57:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1275.8M, current mem=1275.8M)
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design PowerRoute.dat
#% End save design ... (date=06/03 23:57:06, total cpu=0:00:01.1, real=0:00:03.0, peak res=1305.2M, current mem=1277.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 8 -remoteHost 1 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.7 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:01:12.2/0:07:04.0 (0.2), mem = 1766.9M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Multithreaded Timing Analysis is initialized with 8 threads

Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 1668 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.9) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.31065 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2019.73 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2032.74)
AAE_INFO: Cdb files are: 
 	celtic/u18_ss.cdb
	celtic/u18_ff.cdb
 
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 12396
End delay calculation. (MEM=2673.33 CPU=0:00:05.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2513.94 CPU=0:00:07.6 REAL=0:00:05.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=2504.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:06.8 mem=2568.4M) ***
**WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:07.3 mem=2568.4M) ***
No user-set net weight.
Net fanout histogram:
2		: 7340 (59.5%) nets
3		: 3306 (26.8%) nets
4     -	14	: 1587 (12.9%) nets
15    -	39	: 86 (0.7%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 4 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 2 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=12078 (0 fixed + 12078 movable) #buf cell=0 #inv cell=2580 #block=0 (0 floating + 0 preplaced)
#ioInst=330 #net=12326 #term=41171 #term/net=3.34, #fixedIo=330, #floatIo=0, #fixedPin=27, #floatPin=0
stdCell: 12078 single + 0 double + 0 multi
Total standard cell length = 78.2595 (mm), area = 0.3944 (mm^2)
Estimated cell power/ground rail width = 0.866 um
Average module density = 0.478.
Density for the design = 0.478.
       = stdcell_area 126225 sites (394428 um^2) / alloc_area 264060 sites (825135 um^2).
Pin Density = 0.1559.
            = total # of pins 41171 / total area 264060.
Identified 1 spare or floating instance, with no clusters.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.370e+04 (2.34e+04 2.03e+04)
              Est.  stn bbox = 5.712e+04 (2.94e+04 2.77e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2633.5M
Iteration  2: Total net bbox = 4.370e+04 (2.34e+04 2.03e+04)
              Est.  stn bbox = 5.712e+04 (2.94e+04 2.77e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2633.5M
Iteration  3: Total net bbox = 7.511e+04 (4.37e+04 3.14e+04)
              Est.  stn bbox = 9.748e+04 (5.40e+04 4.35e+04)
              cpu = 0:00:03.2 real = 0:00:00.0 mem = 2881.6M
Active setup views:
    av_scan_mode_max
Iteration  4: Total net bbox = 2.183e+05 (1.17e+05 1.01e+05)
              Est.  stn bbox = 2.529e+05 (1.34e+05 1.19e+05)
              cpu = 0:00:09.8 real = 0:00:03.0 mem = 2881.8M
Active setup views:
    av_scan_mode_max
Iteration  5: Total net bbox = 2.716e+05 (1.28e+05 1.43e+05)
              Est.  stn bbox = 3.087e+05 (1.46e+05 1.63e+05)
              cpu = 0:00:06.8 real = 0:00:01.0 mem = 2882.8M
Active setup views:
    av_scan_mode_max
Iteration  6: Total net bbox = 3.050e+05 (1.50e+05 1.55e+05)
              Est.  stn bbox = 3.472e+05 (1.70e+05 1.77e+05)
              cpu = 0:00:07.5 real = 0:00:01.0 mem = 3014.5M
Active setup views:
    av_scan_mode_max
Iteration  7: Total net bbox = 3.222e+05 (1.68e+05 1.54e+05)
              Est.  stn bbox = 3.646e+05 (1.89e+05 1.75e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 2790.4M
Iteration  8: Total net bbox = 3.222e+05 (1.68e+05 1.54e+05)
              Est.  stn bbox = 3.646e+05 (1.89e+05 1.75e+05)
              cpu = 0:00:05.0 real = 0:00:03.0 mem = 2758.4M
Active setup views:
    av_scan_mode_max
Active setup views:
    av_scan_mode_max
Iteration  9: Total net bbox = 3.272e+05 (1.71e+05 1.57e+05)
              Est.  stn bbox = 3.719e+05 (1.92e+05 1.80e+05)
              cpu = 0:00:10.2 real = 0:00:02.0 mem = 2790.4M
Iteration 10: Total net bbox = 3.272e+05 (1.71e+05 1.57e+05)
              Est.  stn bbox = 3.719e+05 (1.92e+05 1.80e+05)
              cpu = 0:00:05.4 real = 0:00:03.0 mem = 2758.4M
Active setup views:
    av_scan_mode_max
Active setup views:
    av_scan_mode_max
Active setup views:
    av_scan_mode_max
Active setup views:
    av_scan_mode_max
Iteration 11: Total net bbox = 3.269e+05 (1.57e+05 1.70e+05)
              Est.  stn bbox = 3.705e+05 (1.78e+05 1.93e+05)
              cpu = 0:00:04.3 real = 0:00:01.0 mem = 3046.5M
Iteration 12: Total net bbox = 3.483e+05 (1.77e+05 1.71e+05)
              Est.  stn bbox = 3.923e+05 (1.99e+05 1.94e+05)
              cpu = 0:00:35.6 real = 0:00:06.0 mem = 2790.4M
Iteration 13: Total net bbox = 3.483e+05 (1.77e+05 1.71e+05)
              Est.  stn bbox = 3.923e+05 (1.99e+05 1.94e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2790.4M
Iteration 14: Total net bbox = 3.483e+05 (1.77e+05 1.71e+05)
              Est.  stn bbox = 3.923e+05 (1.99e+05 1.94e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2790.4M
*** cost = 3.483e+05 (1.77e+05 1.71e+05) (cpu for global=0:01:27) real=0:00:22.0***
Placement multithread real runtime: 0:00:22.0 with 8 threads.
Info: 1 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:01:07 real: 0:00:11.3
Core Placement runtime cpu: 0:01:14 real: 0:00:13.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:07 mem=2790.4M) ***
Total net bbox length = 3.483e+05 (1.775e+05 1.709e+05) (ext = 1.422e+04)
Move report: Detail placement moves 12078 insts, mean move: 1.21 um, max move: 25.27 um 
	Max move on inst (Top_in/U2052): (799.98, 643.54) --> (825.22, 643.56)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 2790.4MB
Summary Report:
Instances move: 12078 (out of 12078 movable)
Instances flipped: 0
Mean displacement: 1.21 um
Max displacement: 25.27 um (Instance: Top_in/U2052) (799.975, 643.539) -> (825.22, 643.56)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Total net bbox length = 3.215e+05 (1.494e+05 1.721e+05) (ext = 1.423e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 2790.4MB
*** Finished refinePlace (0:03:10 mem=2790.4M) ***
*** End of Placement (cpu=0:01:43, real=0:00:34.0, mem=2759.4M) ***
default core: bins with density > 0.750 =  6.43 % ( 22 / 342 )
Density distribution unevenness ratio = 24.606%
*** Free Virtual Timing Model ...(mem=2759.4M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.31065 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2747.84)
Total number of fetched objects 12396
End delay calculation. (MEM=3078.38 CPU=0:00:04.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3078.38 CPU=0:00:04.7 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 32964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3163
[NR-eGR] #PG Blockages       : 32964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12326 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12299
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12299 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 4.066776e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.39 seconds, mem = 3100.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1  (1H)             0   41117 
[NR-eGR]  metal2  (2V)        197763   58238 
[NR-eGR]  metal3  (3H)        197455    1116 
[NR-eGR]  metal4  (4V)         24421      27 
[NR-eGR]  metal5  (5H)          3269       4 
[NR-eGR]  metal6  (6V)            57       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       422964  100502 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 321483um
[NR-eGR] Total length: 422964um, number of vias: 100502
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 30325um, number of vias: 8306
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.17 seconds, mem = 2673.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.5, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 2: 8, real = 0: 0:50, mem = 2651.8M **

Optimization is working on the following views:
  Setup views: av_func_mode_max av_scan_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPESI-3086         10  The cell '%s' does not have characterize...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 18 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:02:08.0/0:00:50.7 (2.5), totSession cpu/real = 0:03:20.3/0:07:54.7 (0.4), mem = 2651.8M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
AAE DB initialization (MEM=2654.37 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
*** timeDesign #1 [begin] : totSession cpu/real = 0:03:22.2/0:08:15.5 (0.4), mem = 2654.4M
Start to check current routing status for nets...
**WARN: (IMPTR-2325):	There are 27 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
Type 'man IMPTR-2325' for more detail.
All nets are already routed correctly.
End to check current routing status for nets (mem=2641.4M)
Extraction called for design 'CHIP' of instances=12408 and nets=12508 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2641.367M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2730.53)
AAE_INFO: Cdb files are: 
 	celtic/u18_ss.cdb
	celtic/u18_ff.cdb
 
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 12396
End delay calculation. (MEM=3267.48 CPU=0:00:05.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3108.09 CPU=0:00:08.5 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:05.0 totSessionCpu=0:03:35 mem=3108.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.424  | -0.414  | -2.424  |
|           TNS (ns):|-282.156 | -8.515  |-273.641 |
|    Violating Paths:|   192   |   38    |   154   |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |  -25.616   |      8 (8)       |
|   max_tran     |     4 (340)      |   -1.621   |     19 (355)     |
|   max_fanout   |    176 (176)     |   -2897    |    177 (177)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.802%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 15.27 sec
Total Real time: 10.0 sec
Total Memory Usage: 2855.3125 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:15.1/0:00:09.6 (1.6), totSession cpu/real = 0:03:37.3/0:08:25.1 (0.4), mem = 2855.3M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1913.5M, totSessionCpu=0:03:38 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -fixCap                                  true
setOptMode -fixFanoutLoad                           true
setOptMode -fixTran                                 true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_max_density              0.7
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:03:38.3/0:08:40.0 (0.4), mem = 2856.4M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:03:38.5/0:08:40.1 (0.4), mem = 2863.9M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:38.5/0:08:40.2 (0.4), mem = 2863.9M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1917.0M, totSessionCpu=0:03:38 **
GigaOpt running with 8 threads.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:03:38.5/0:08:40.2 (0.4), mem = 2863.9M
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1924.3M, totSessionCpu=0:03:44 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2874.91 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 32964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3163
[NR-eGR] #PG Blockages       : 32964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12326 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12299
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12299 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 4.119242e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1  (1H)             0   41117 
[NR-eGR]  metal2  (2V)        201569   58201 
[NR-eGR]  metal3  (3H)        197738    1162 
[NR-eGR]  metal4  (4V)         25410      29 
[NR-eGR]  metal5  (5H)          3377       4 
[NR-eGR]  metal6  (6V)            57       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       428150  100513 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 321457um
[NR-eGR] Total length: 428150um, number of vias: 100513
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 31895um, number of vias: 8326
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.58 sec, Real: 0.78 sec, Curr Mem: 2826.38 MB )
Extraction called for design 'CHIP' of instances=12408 and nets=12508 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2810.383M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2870.42)
Total number of fetched objects 12396
End delay calculation. (MEM=3159.35 CPU=0:00:05.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3159.35 CPU=0:00:06.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:02.0 totSessionCpu=0:04:01 mem=3159.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.426  |
|           TNS (ns):|-288.423 |
|    Violating Paths:|   193   |
|          All Paths:|  5806   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |  -25.750   |      8 (8)       |
|   max_tran     |     4 (340)      |   -1.606   |     19 (355)     |
|   max_fanout   |    176 (176)     |   -2897    |    177 (177)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.802%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:13, mem = 1962.9M, totSessionCpu=0:04:02 **
*** InitOpt #1 [finish] : cpu/real = 0:00:23.1/0:00:13.7 (1.7), totSession cpu/real = 0:04:01.6/0:08:53.9 (0.5), mem = 2904.9M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2906.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2906.4M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:04:01.9/0:08:54.1 (0.5), mem = 2906.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.1), totSession cpu/real = 0:04:02.8/0:08:55.0 (0.5), mem = 3023.6M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1

Optimization is working on the following views:
  Setup views: av_scan_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:04:06.2/0:08:56.2 (0.5), mem = 3125.1M
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
Info: 27 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 1 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:05.5/0:00:05.3 (1.0), totSession cpu/real = 0:04:11.7/0:09:01.5 (0.5), mem = 2971.7M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:04:12.1/0:09:01.9 (0.5), mem = 2971.7M
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
Info: 27 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   47.80%|        -|  -2.426|-288.423|   0:00:00.0| 3351.4M|
|   50.27%|     1123|  -2.426|-399.972|   0:00:01.0| 3607.1M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:04.1 real=0:00:01.0 mem=3607.1M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt #1 [finish] : cpu/real = 0:00:08.8/0:00:05.8 (1.5), totSession cpu/real = 0:04:20.9/0:09:07.7 (0.5), mem = 3064.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:04:20.9/0:09:07.7 (0.5), mem = 3064.1M
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
Info: 27 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    20|   491|    -3.67|     6|     6|    -0.77|   175|   175|     0|     0|    -2.43|  -399.97|       0|       0|       0| 50.27%|          |         |
|    15|    15|    -3.66|     0|     0|     0.00|     0|     0|     0|     0|    -5.24| -2995.68|     335|     187|     122| 50.45%| 0:00:01.0|  3632.4M|
|    15|    15|    -3.66|     0|     0|     0.00|     0|     0|     0|     0|    -5.24| -2995.68|       0|       0|       0| 50.45%| 0:00:00.0|  3632.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    15 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:08.9 real=0:00:02.0 mem=3632.4M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:10.6/0:00:03.1 (3.4), totSession cpu/real = 0:04:31.5/0:09:10.8 (0.5), mem = 3095.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:53, real = 0:00:30, mem = 2097.0M, totSessionCpu=0:04:31 **

Active setup views:
 av_scan_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
Info: 27 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:04:31.8/0:09:11.0 (0.5), mem = 3265.7M
*info: 27 io nets excluded
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 180 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -5.242  TNS Slack -2995.679 
+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
|  WNS   |   TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
|  -5.242|-2995.679|   50.45%|   0:00:00.0| 3494.2M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
|  -5.242|-2962.977|   50.42%|   0:00:02.0| 3765.0M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
|  -5.242|-2957.978|   50.42%|   0:00:01.0| 3774.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
|  -5.242|-2957.978|   50.42%|   0:00:00.0| 3774.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
|  -2.316| -478.324|   50.49%|   0:00:02.0| 3774.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -2.316| -467.853|   50.49%|   0:00:02.0| 3784.0M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -2.316| -466.367|   50.49%|   0:00:00.0| 3784.0M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -2.316| -466.367|   50.49%|   0:00:00.0| 3784.0M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -1.409| -154.559|   50.58%|   0:00:01.0| 3790.0M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
|  -1.409| -152.131|   50.59%|   0:00:01.0| 3791.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
|  -1.409| -152.131|   50.59%|   0:00:01.0| 3792.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
|  -1.409| -152.131|   50.59%|   0:00:00.0| 3792.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
|  -1.147|  -77.272|   50.67%|   0:00:00.0| 3792.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
|  -1.147|  -75.872|   50.67%|   0:00:01.0| 3794.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
|  -1.147|  -75.872|   50.67%|   0:00:00.0| 3794.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
|  -1.147|  -75.872|   50.67%|   0:00:00.0| 3794.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
|  -0.792|  -58.527|   50.72%|   0:00:01.0| 3794.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
|  -0.792|  -57.786|   50.72%|   0:00:01.0| 3795.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
|  -0.792|  -57.786|   50.72%|   0:00:00.0| 3795.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
|  -0.792|  -57.786|   50.72%|   0:00:00.0| 3795.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
|  -0.740|  -52.919|   50.75%|   0:00:00.0| 3795.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -0.740|  -51.999|   50.75%|   0:00:01.0| 3799.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -0.740|  -51.999|   50.75%|   0:00:00.0| 3799.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -0.740|  -51.999|   50.75%|   0:00:00.0| 3799.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -0.701|  -49.807|   50.77%|   0:00:00.0| 3799.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -0.701|  -50.098|   50.77%|   0:00:01.0| 3800.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -0.701|  -50.098|   50.77%|   0:00:00.0| 3800.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -0.701|  -50.098|   50.77%|   0:00:00.0| 3800.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -0.701|  -47.984|   50.80%|   0:00:00.0| 3800.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -0.701|  -47.984|   50.80%|   0:00:01.0| 3801.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:36 real=0:00:16.0 mem=3801.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:36 real=0:00:16.0 mem=3801.3M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.701  TNS Slack -47.984 
*** GlobalOpt #1 [finish] : cpu/real = 0:01:41.9/0:00:21.3 (4.8), totSession cpu/real = 0:06:13.6/0:09:32.4 (0.7), mem = 3263.3M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.701
*** Check timing (0:00:00.0)
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
Info: 27 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:06:14.0/0:09:32.6 (0.7), mem = 3644.5M
Reclaim Optimization WNS Slack -0.701  TNS Slack -47.984 Density 50.80
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   50.80%|        -|  -0.701| -47.984|   0:00:00.0| 3646.5M|
|   50.80%|        0|  -0.701| -47.984|   0:00:01.0| 3657.2M|
|   50.80%|        0|  -0.701| -47.984|   0:00:00.0| 3657.2M|
|   50.65%|       69|  -0.701| -47.954|   0:00:01.0| 3812.8M|
|   46.47%|     3138|  -0.673| -43.571|   0:00:07.0| 3822.9M|
|   45.91%|      565|  -0.673| -43.090|   0:00:04.0| 3822.9M|
|   45.82%|      101|  -0.673| -43.058|   0:00:01.0| 3822.9M|
|   45.80%|       18|  -0.673| -43.058|   0:00:01.0| 3822.9M|
|   45.80%|        4|  -0.673| -43.058|   0:00:00.0| 3822.9M|
|   45.80%|        0|  -0.673| -43.058|   0:00:00.0| 3822.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.673  TNS Slack -43.058 Density 45.80
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:01:01) (real = 0:00:19.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:01:01.2/0:00:18.6 (3.3), totSession cpu/real = 0:07:15.2/0:09:51.3 (0.7), mem = 3822.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:01:01, real=0:00:19, mem=3290.40M, totSessionCpu=0:07:15).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:07:15.6/0:09:51.6 (0.7), mem = 3290.4M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_scan_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 32964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3163
[NR-eGR] #PG Blockages       : 32964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13985 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13958
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13958 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 4.288082e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        12( 0.03%)         4( 0.01%)         1( 0.00%)   ( 0.04%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        12( 0.01%)         4( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.39 seconds, mem = 3304.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:04.2, real=0:00:02.0)***
Iteration  7: Total net bbox = 3.238e+05 (1.58e+05 1.66e+05)
              Est.  stn bbox = 3.470e+05 (1.69e+05 1.78e+05)
              cpu = 0:00:17.3 real = 0:00:03.0 mem = 4017.4M
Iteration  8: Total net bbox = 3.262e+05 (1.59e+05 1.67e+05)
              Est.  stn bbox = 3.498e+05 (1.71e+05 1.79e+05)
              cpu = 0:00:23.3 real = 0:00:04.0 mem = 4009.4M
Iteration  9: Total net bbox = 3.346e+05 (1.64e+05 1.70e+05)
              Est.  stn bbox = 3.590e+05 (1.76e+05 1.83e+05)
              cpu = 0:00:55.9 real = 0:00:10.0 mem = 4009.4M
Iteration 10: Total net bbox = 3.604e+05 (1.76e+05 1.85e+05)
              Est.  stn bbox = 3.850e+05 (1.88e+05 1.97e+05)
              cpu = 0:02:03 real = 0:00:22.0 mem = 4009.4M
Iteration 11: Total net bbox = 3.545e+05 (1.74e+05 1.80e+05)
              Est.  stn bbox = 3.786e+05 (1.86e+05 1.92e+05)
              cpu = 0:00:16.6 real = 0:00:02.0 mem = 4041.4M
Move report: Timing Driven Placement moves 13736 insts, mean move: 33.93 um, max move: 323.01 um 
	Max move on inst (FE_OFC1155_n_logic1): (1127.16, 789.72) --> (1126.70, 467.17)

Finished Incremental Placement (cpu=0:04:04, real=0:00:46.0, mem=3785.3M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:11:22 mem=3785.3M) ***
Total net bbox length = 3.739e+05 (1.917e+05 1.822e+05) (ext = 1.723e+04)
Move report: Detail placement moves 13736 insts, mean move: 1.07 um, max move: 44.42 um 
	Max move on inst (Top_in/Adder_relu/FE_OFC1713_pconv_0_r_23): (626.46, 522.56) --> (670.84, 522.60)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 3785.3MB
Summary Report:
Instances move: 13736 (out of 13736 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 44.42 um (Instance: Top_in/Adder_relu/FE_OFC1713_pconv_0_r_23) (626.46, 522.556) -> (670.84, 522.6)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
Total net bbox length = 3.470e+05 (1.636e+05 1.835e+05) (ext = 1.725e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 3785.3MB
*** Finished refinePlace (0:11:25 mem=3785.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 32964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3163
[NR-eGR] #PG Blockages       : 32964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13985 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13958
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13958 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.04% V. EstWL: 3.867394e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         3( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.42 seconds, mem = 3779.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1  (1H)             0   44429 
[NR-eGR]  metal2  (2V)        180026   59182 
[NR-eGR]  metal3  (3H)        183067    1806 
[NR-eGR]  metal4  (4V)         35986      44 
[NR-eGR]  metal5  (5H)          5094       2 
[NR-eGR]  metal6  (6V)            26       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       404200  105463 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 347043um
[NR-eGR] Total length: 404200um, number of vias: 105463
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 28907um, number of vias: 8032
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.20 seconds, mem = 3773.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:10, real=0:00:48.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3398.3M)
Extraction called for design 'CHIP' of instances=14066 and nets=14167 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3398.336M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:07:48, real = 0:02:00, mem = 2030.8M, totSessionCpu=0:11:27 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3390.38)
Total number of fetched objects 14054
End delay calculation. (MEM=3721.38 CPU=0:00:04.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3721.38 CPU=0:00:06.0 REAL=0:00:01.0)
*** IncrReplace #1 [finish] : cpu/real = 0:04:20.3/0:00:51.0 (5.1), totSession cpu/real = 0:11:35.9/0:10:42.6 (1.1), mem = 3721.4M
*** Timing NOT met, worst failing slack is -0.696
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
Info: 27 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:11:37.2/0:10:43.4 (1.1), mem = 3753.4M
*info: 27 io nets excluded
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 180 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.696 TNS Slack -40.951 Density 45.80
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.696|-37.752|
|reg2reg   |-0.172| -3.199|
|HEPG      |-0.172| -3.199|
|All Paths |-0.696|-40.951|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
|  -0.172|   -0.696|  -3.199|  -40.951|   45.80%|   0:00:00.0| 3961.4M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_2_r_reg[18]/D   |
|  -0.106|   -0.696|  -1.882|  -39.634|   45.81%|   0:00:01.0| 4006.5M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_1_r_reg[17]/D   |
|  -0.067|   -0.696|  -1.288|  -39.040|   45.81%|   0:00:00.0| 4011.5M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_2_r_reg[20]/D   |
|  -0.039|   -0.696|  -0.268|  -38.020|   45.83%|   0:00:00.0| 4014.0M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_2_r_reg[20]/D   |
|  -0.010|   -0.696|  -0.038|  -37.791|   45.85%|   0:00:01.0| 4014.0M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_0_r_reg[14]/D   |
|   0.010|   -0.696|   0.000|  -37.752|   45.87%|   0:00:00.0| 4014.0M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[15]/D   |
|   0.034|   -0.696|   0.000|  -37.752|   45.91%|   0:00:01.0| 4021.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_2_r_reg[21]/D   |
|   0.058|   -0.696|   0.000|  -37.752|   45.96%|   0:00:00.0| 4024.3M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_2_r_reg[21]/D   |
|   0.058|   -0.696|   0.000|  -37.752|   45.96%|   0:00:00.0| 4024.3M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_2_r_reg[21]/D   |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.6 real=0:00:03.0 mem=4024.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
|  -0.696|   -0.696| -37.752|  -37.752|   45.96%|   0:00:00.0| 4024.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -0.666|   -0.666| -35.789|  -35.789|   45.96%|   0:00:01.0| 4026.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -0.645|   -0.645| -35.212|  -35.212|   45.96%|   0:00:00.0| 4026.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -0.645|   -0.645| -35.671|  -35.671|   45.96%|   0:00:00.0| 4026.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -0.622|   -0.622| -31.794|  -31.794|   45.96%|   0:00:00.0| 4026.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[47]/D              |
|  -0.548|   -0.548| -29.165|  -29.165|   45.96%|   0:00:01.0| 4026.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[47]/D              |
|  -0.516|   -0.516| -28.800|  -28.800|   45.96%|   0:00:00.0| 4034.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -0.498|   -0.498| -26.686|  -26.686|   45.97%|   0:00:00.0| 4036.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
|  -0.468|   -0.468| -26.255|  -26.255|   45.98%|   0:00:00.0| 4036.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
|  -0.481|   -0.481| -25.687|  -25.687|   45.98%|   0:00:01.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
|  -0.468|   -0.468| -23.238|  -23.238|   45.98%|   0:00:00.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
|  -0.442|   -0.442| -21.501|  -21.501|   45.98%|   0:00:00.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
|  -0.394|   -0.394| -20.556|  -20.556|   45.98%|   0:00:00.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
|  -0.377|   -0.377| -19.057|  -19.057|   45.98%|   0:00:00.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
|  -0.339|   -0.339| -16.975|  -16.975|   45.99%|   0:00:00.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
|  -0.307|   -0.307| -14.883|  -14.883|   45.99%|   0:00:01.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
|  -0.279|   -0.279| -14.113|  -14.113|   46.00%|   0:00:00.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
|  -0.259|   -0.259| -12.664|  -12.664|   46.01%|   0:00:00.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
|  -0.239|   -0.239| -10.955|  -10.955|   46.03%|   0:00:00.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
|  -0.198|   -0.198|  -8.989|   -8.989|   46.04%|   0:00:01.0| 4046.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[15]/D              |
|  -0.162|   -0.162|  -6.275|   -6.275|   46.05%|   0:00:00.0| 4046.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[19]/D              |
|  -0.137|   -0.137|  -5.685|   -5.685|   46.06%|   0:00:00.0| 4046.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[28]/D              |
|  -0.114|   -0.114|  -3.414|   -3.414|   46.08%|   0:00:01.0| 4046.3M|av_scan_mode_max|  default| Top_in/pmp_1_r_reg[3]/D                |
|  -0.088|   -0.088|  -2.217|   -2.217|   46.09%|   0:00:00.0| 4046.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[19]/D              |
|  -0.079|   -0.079|  -1.587|   -1.587|   46.10%|   0:00:00.0| 4047.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[27]/D              |
|  -0.074|   -0.074|  -1.535|   -1.535|   46.11%|   0:00:01.0| 4047.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[15]/D              |
|  -0.061|   -0.061|  -1.511|   -1.511|   46.11%|   0:00:00.0| 4047.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[3]/D               |
|  -0.046|   -0.046|  -0.827|   -0.827|   46.11%|   0:00:00.0| 4047.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[15]/D              |
|  -0.041|   -0.041|  -0.628|   -0.628|   46.12%|   0:00:00.0| 4055.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[15]/D              |
|  -0.013|   -0.013|  -0.085|   -0.085|   46.13%|   0:00:01.0| 4055.8M|av_scan_mode_max|  default| Top_in/pmp_1_r_reg[3]/D                |
|   0.001|    0.001|   0.000|    0.000|   46.14%|   0:00:00.0| 4056.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[31]/D              |
|   0.031|    0.031|   0.000|    0.000|   46.12%|   0:00:01.0| 4116.0M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
|   0.079|    0.058|   0.000|    0.000|   46.12%|   0:00:00.0| 4116.0M|av_scan_mode_max|  default| Top_in/pmp_1_r_reg[3]/D                |
|   0.079|    0.058|   0.000|    0.000|   46.12%|   0:00:00.0| 4116.0M|av_scan_mode_max|  default| Top_in/pmp_1_r_reg[3]/D                |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:37.4 real=0:00:09.0 mem=4116.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:51.1 real=0:00:12.0 mem=4116.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.079|0.000|
|reg2reg   |0.058|0.000|
|HEPG      |0.058|0.000|
|All Paths |0.058|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.058 TNS Slack 0.000 Density 46.12
*** Starting refinePlace (0:12:37 mem=4078.0M) ***
Total net bbox length = 3.522e+05 (1.663e+05 1.859e+05) (ext = 1.725e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4078.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 574 insts, mean move: 1.61 um, max move: 8.76 um 
	Max move on inst (Top_in/FE_OCPC2008_FE_OFN1511_n5424): (546.22, 557.88) --> (542.50, 562.92)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 4099.9MB
Summary Report:
Instances move: 574 (out of 13839 movable)
Instances flipped: 0
Mean displacement: 1.61 um
Max displacement: 8.76 um (Instance: Top_in/FE_OCPC2008_FE_OFN1511_n5424) (546.22, 557.88) -> (542.5, 562.92)
	Length: 8 sites, height: 1 rows, site name: core_5040, cell type: BUF4CK
Total net bbox length = 3.526e+05 (1.666e+05 1.860e+05) (ext = 1.725e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 4099.9MB
*** Finished refinePlace (0:12:38 mem=4099.9M) ***
*** maximum move = 8.76 um ***
*** Finished re-routing un-routed nets (4097.9M) ***

*** Finish Physical Update (cpu=0:00:01.9 real=0:00:01.0 mem=4097.9M) ***
** GigaOpt Optimizer WNS Slack 0.058 TNS Slack 0.000 Density 46.12
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.079|0.000|
|reg2reg   |0.058|0.000|
|HEPG      |0.058|0.000|
|All Paths |0.058|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:56.3 real=0:00:14.0 mem=4097.9M) ***

*** WnsOpt #1 [finish] : cpu/real = 0:01:01.7/0:00:19.1 (3.2), totSession cpu/real = 0:12:39.0/0:11:02.5 (1.1), mem = 3564.9M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
Info: 27 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:12:39.4/0:11:02.9 (1.1), mem = 3946.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 46.12
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   46.12%|        -|   0.000|   0.000|   0:00:00.0| 3946.0M|
|   46.12%|        0|   0.000|   0.000|   0:00:00.0| 3946.0M|
|   45.92%|       93|  -0.015|  -0.042|   0:00:03.0| 4115.9M|
|   44.51%|     1192|  -0.000|  -0.000|   0:00:05.0| 4119.9M|
|   44.33%|      186|  -0.000|  -0.000|   0:00:02.0| 4119.9M|
|   44.30%|       30|  -0.000|  -0.000|   0:00:01.0| 4119.9M|
|   44.30%|        5|  -0.000|  -0.000|   0:00:00.0| 4119.9M|
|   44.30%|        1|  -0.000|  -0.000|   0:00:00.0| 4119.9M|
|   44.30%|        0|  -0.000|  -0.000|   0:00:00.0| 4119.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.000 Density 44.30
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 2229 skipped = 0, called in commitmove = 1414, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:39.4) (real = 0:00:12.0) **
*** Starting refinePlace (0:13:19 mem=4119.9M) ***
Total net bbox length = 3.532e+05 (1.674e+05 1.858e+05) (ext = 1.725e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 4119.9MB
Summary Report:
Instances move: 0 (out of 13724 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.532e+05 (1.674e+05 1.858e+05) (ext = 1.725e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 4119.9MB
*** Finished refinePlace (0:13:20 mem=4119.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4119.9M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=4119.9M) ***
*** AreaOpt #2 [finish] : cpu/real = 0:00:40.7/0:00:12.5 (3.2), totSession cpu/real = 0:13:20.1/0:11:15.4 (1.2), mem = 4119.9M
End: Area Reclaim Optimization (cpu=0:00:41, real=0:00:13, mem=3587.48M, totSessionCpu=0:13:20).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:13:20.3/0:11:15.6 (1.2), mem = 3587.5M
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
Info: 27 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    16|    17|    -3.67|     2|     2|    -0.01|     1|     1|     0|     0|    -0.00|    -0.00|       0|       0|       0| 44.30%|          |         |
|    15|    15|    -3.67|     0|     0|     0.00|     1|     1|     0|     0|    -0.02|    -0.03|       1|       0|       2| 44.30%| 0:00:01.0|  4130.4M|
|    15|    15|    -3.67|     0|     0|     0.00|     0|     0|     0|     0|    -0.17|    -0.40|       1|       0|       0| 44.30%| 0:00:00.0|  4133.4M|
|    15|    15|    -3.67|     0|     0|     0.00|     0|     0|     0|     0|    -0.17|    -0.40|       0|       0|       0| 44.30%| 0:00:00.0|  4133.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    15 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=4133.4M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:02.5/0:00:01.7 (1.5), totSession cpu/real = 0:13:22.8/0:11:17.3 (1.2), mem = 3601.4M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.000 -> -0.017 (bump = 0.017)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.000 -> -0.404
Begin: GigaOpt TNS non-legal recovery
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
Info: 27 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] : totSession cpu/real = 0:13:23.5/0:11:18.0 (1.2), mem = 3601.4M
*info: 27 io nets excluded
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 180 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.169 TNS Slack -0.404 Density 44.30
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.169|-0.403|
|reg2reg   |-0.000|-0.000|
|HEPG      |-0.000|-0.000|
|All Paths |-0.169|-0.404|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
|  -0.000|   -0.169|  -0.000|   -0.404|   44.30%|   0:00:00.0| 3983.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_2_r_reg[18]/D   |
|   0.000|   -0.169|   0.000|   -0.403|   44.30%|   0:00:01.0| 4150.8M|av_scan_mode_max|       NA| NA                                     |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=4150.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
|  -0.169|   -0.169|  -0.403|   -0.403|   44.30%|   0:00:00.0| 4150.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[8]/D               |
|   0.000|    0.000|   0.000|    0.000|   44.30%|   0:00:00.0| 4176.0M|av_scan_mode_max|       NA| NA                                     |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:00.0 mem=4176.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:01.0 mem=4176.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

*** Starting refinePlace (0:13:28 mem=4157.0M) ***
Total net bbox length = 3.533e+05 (1.674e+05 1.858e+05) (ext = 1.725e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4157.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 4 insts, mean move: 5.00 um, max move: 8.76 um 
	Max move on inst (Top_in/FE_OCPC2025_n5413): (708.66, 809.88) --> (704.94, 814.92)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 4165.0MB
Summary Report:
Instances move: 4 (out of 13726 movable)
Instances flipped: 0
Mean displacement: 5.00 um
Max displacement: 8.76 um (Instance: Top_in/FE_OCPC2025_n5413) (708.66, 809.88) -> (704.94, 814.92)
	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
Total net bbox length = 3.533e+05 (1.674e+05 1.858e+05) (ext = 1.725e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 4165.0MB
*** Finished refinePlace (0:13:29 mem=4165.0M) ***
*** maximum move = 8.76 um ***
*** Finished re-routing un-routed nets (4158.0M) ***

*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=4158.0M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 44.30
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.6 real=0:00:02.0 mem=4158.0M) ***

*** TnsOpt #1 [finish] : cpu/real = 0:00:06.2/0:00:03.7 (1.7), totSession cpu/real = 0:13:29.7/0:11:21.6 (1.2), mem = 3625.0M
End: GigaOpt TNS non-legal recovery
Register exp ratio and priority group on 0 nets on 13971 nets : 

Active setup views:
 av_scan_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CHIP' of instances=14056 and nets=14153 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3525.656M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3541.65)
Total number of fetched objects 14040
End delay calculation. (MEM=3885.21 CPU=0:00:05.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3885.21 CPU=0:00:07.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.7 real=0:00:02.0 totSessionCpu=0:13:42 mem=3885.2M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 32964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3163
[NR-eGR] #PG Blockages       : 32964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13971 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13944
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13944 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.04% V. EstWL: 3.931250e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.40 sec, Curr Mem: 3917.23 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:10:04, real = 0:02:46, mem = 2211.8M, totSessionCpu=0:13:43 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  | -0.001  |
|           TNS (ns):| -0.005  | -0.002  | -0.004  |
|    Violating Paths:|   17    |    1    |   16    |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |     15 (15)      |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.303%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:10:07, real = 0:02:49, mem = 2212.1M, totSessionCpu=0:13:45 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:10:07, real = 0:02:49, mem = 3500.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 5 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:10:07.3/0:02:49.9 (3.6), totSession cpu/real = 0:13:45.5/0:11:29.9 (1.2), mem = 3500.9M
<CMD> saveDesign DBS/Placement
#% Begin save design ... (date=06/04 00:02:21, mem=2141.3M)
% Begin Save ccopt configuration ... (date=06/04 00:02:21, mem=2141.3M)
% End Save ccopt configuration ... (date=06/04 00:02:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=2141.5M, current mem=2141.5M)
% Begin Save netlist data ... (date=06/04 00:02:21, mem=2141.5M)
Writing Binary DB to DBS/Placement.dat/vbin/CHIP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=06/04 00:02:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2142.8M, current mem=2142.8M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file DBS/Placement.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=06/04 00:02:21, mem=2143.3M)
Saving AAE Data ...
% End Save AAE data ... (date=06/04 00:02:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=2143.3M, current mem=2143.3M)
Saving preference file DBS/Placement.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving PG file DBS/Placement.dat/CHIP.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Tue Jun  4 00:02:22 2024)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file DBS/Placement.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3597.0M) ***
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=3581.0M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=3565.0M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map DBS/Placement.dat/CHIP.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=06/04 00:02:23, mem=2144.0M)
% End Save power constraints data ... (date=06/04 00:02:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=2144.0M, current mem=2144.0M)
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design Placement.dat
#% End save design ... (date=06/04 00:02:24, total cpu=0:00:01.4, real=0:00:03.0, peak res=2145.3M, current mem=2145.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): func_mode scan_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> set_ccopt_property case_analysis -pin ipad_clk/PD 0
<CMD> set_ccopt_property case_analysis -pin ipad_clk/PU 0
<CMD> set_ccopt_property case_analysis -pin ipad_clk/SMT 0
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 2903 sinks and 0 clock gates.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property clock_period -pin clk 4
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name clk/func_mode -sources clk -auto_sinks
The skew group clk/func_mode was created. It contains 2903 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/func_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group clk/func_mode 0.500
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/func_mode clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/func_mode func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/func_mode {DC_max DC_min}
<CMD> create_ccopt_skew_group -name clk/scan_mode -sources clk -auto_sinks
The skew group clk/scan_mode was created. It contains 2903 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/scan_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group clk/scan_mode 0.500
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/scan_mode clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/scan_mode scan_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/scan_mode {DC_max DC_min}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=06/04 00:02:49, mem=2028.2M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:13:52.6/0:12:20.3 (1.1), mem = 3451.6M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               53.9
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -timingEngine                      {}
setExtractRCMode -engine                            preRoute
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_max_density              0.7
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3451.6M, init mem=3451.6M)
IO instance overlap:78
*info: Placed = 13726         
*info: Unplaced = 0           
Placement Density:44.30%(365558/825135)
Placement Density (including fixed std cells):44.30%(365558/825135)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=3451.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.2)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.5 real=0:00:00.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.5 real=0:00:00.2)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 2903 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2903 clock tree sinks)
**WARN: (IMPCCOPT-1127):	The skew group default.clk/scan_mode has been identified as a duplicate of: clk/func_mode
The skew group clk/scan_mode has been identified as a duplicate of: clk/func_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3451.64 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 32964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3163
[NR-eGR] #PG Blockages       : 32964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13971 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13944
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13944 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.04% V. EstWL: 3.931250e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1  (1H)             0   44402 
[NR-eGR]  metal2  (2V)        181090   59503 
[NR-eGR]  metal3  (3H)        185516    1851 
[NR-eGR]  metal4  (4V)         37230      71 
[NR-eGR]  metal5  (5H)          6758       2 
[NR-eGR]  metal6  (6V)            26       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       410620  105829 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 353255um
[NR-eGR] Total length: 410620um, number of vias: 105829
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 29005um, number of vias: 8087
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.40 sec, Real: 0.56 sec, Curr Mem: 3458.96 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.5 real=0:00:00.6)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type is set for at least one object
    target_insertion_delay is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     
  Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
  Clock gates: GCKETF GCKETT GCKETP GCKETN 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 823011.840um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner DC_max:setup, late and power domain auto-default:
  Slew time target (leaf):    0.222ns
  Slew time target (trunk):   0.222ns
  Slew time target (top):     0.222ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.134ns
  Buffer max distance: 863.030um
Fastest wire driving cells and distances:
  Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=863.030um, saturatedSlew=0.200ns, speed=6378.640um per ns, cellArea=57.932um^2 per 1000um}
  Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=426.560um, saturatedSlew=0.203ns, speed=1646.314um per ns, cellArea=183.140um^2 per 1000um}


Logic Sizing Table:

---------------------------------------------------------------
Cell    Instance count    Source         Eligible library cells
---------------------------------------------------------------
XMD           1           library set    {XMD}
---------------------------------------------------------------


**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for DC_max:setup.late...
Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree clk has 1 max_capacitance violation.
Clock tree balancer configuration for skew_group clk/func_mode:
  Sources:                     pin clk
  Total number of sinks:       2903
  Delay constrained sinks:     2903
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DC_max:setup.late:
  Skew target:                 0.134ns
  Insertion delay target:      0.500ns

Clock Tree Violations Report
============================

The clock tree has violations that CCOpt may not be able to correct due to the design settings.
A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
Consider reviewing your design and relaunching CCOpt.


Max Capacitance Violations
--------------------------

Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (222.030,1348.660), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 0.004pF.


Primary reporting skew groups are:
skew_group clk/func_mode with 2903 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=1, total=1
  sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=8774.314um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1897.630um, total=1897.630um
Clock DAG library cell distribution initial state {count}:
 Logics: XMD: 1 
Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:02.1 real=0:00:02.0)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.9 real=0:00:02.9)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=1, total=1
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=8774.314um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1897.630um, total=1897.630um
    Clock DAG library cell distribution before merging {count}:
     Logics: XMD: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              1
    Globally unique logic expressions               1
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=1, total=1
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=8774.314um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1897.630um, total=1897.630um
    Clock DAG library cell distribution before clustering {count}:
     Logics: XMD: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
      hp wire lengths  : top=0.000um, trunk=5289.600um, leaf=9682.350um, total=14971.950um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Invs: INV12CK: 69 INV8CK: 4 
     Logics: XMD: 1 
    Bottom-up phase done. (took cpu=0:00:05.0 real=0:00:03.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:14:03 mem=4033.2M) ***
Total net bbox length = 3.665e+05 (1.741e+05 1.924e+05) (ext = 1.719e+04)
Move report: Detail placement moves 394 insts, mean move: 3.36 um, max move: 13.64 um 
	Max move on inst (Top_in/CTS_ccl_inv_00070): (657.82, 678.84) --> (671.46, 678.84)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 4036.3MB
Summary Report:
Instances move: 394 (out of 13799 movable)
Instances flipped: 0
Mean displacement: 3.36 um
Max displacement: 13.64 um (Instance: Top_in/CTS_ccl_inv_00070) (657.82, 678.84) -> (671.46, 678.84)
	Length: 16 sites, height: 1 rows, site name: core_5040, cell type: INV12CK
Total net bbox length = 3.674e+05 (1.746e+05 1.928e+05) (ext = 1.719e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 4036.3MB
*** Finished refinePlace (0:14:04 mem=4036.3M) ***
    ClockRefiner summary
    All clock instances: Moved 138, flipped 46 and cell swapped 0 (out of a total of 2977).
    The largest move was 13.6 um for Top_in/CTS_ccl_inv_00072.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.4 real=0:00:00.7)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for DC_max:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
    Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    
    Clock tree legalization - Histogram:
    ====================================
    
    -----------------------------------
    Movement (um)       Number of cells
    -----------------------------------
    [3.1,4.4175)               2
    [4.4175,5.735)             4
    [5.735,7.0525)             0
    [7.0525,8.37)              0
    [8.37,9.6875)              1
    [9.6875,11.005)           12
    [11.005,12.3225)           0
    [12.3225,13.64)            2
    -----------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ------------------------------------------------------------------------------------------------------------------------------------------------------
        13.64        (657.820,678.840)    (671.460,678.840)    CTS_ccl_inv_00070 (a lib_cell INV12CK) at (671.460,678.840), in power domain auto-default
        13.64        (657.820,678.840)    (644.180,678.840)    CTS_ccl_inv_00072 (a lib_cell INV12CK) at (644.180,678.840), in power domain auto-default
        10.08        (698.120,653.640)    (698.120,643.560)    CTS_ccl_a_inv_00047 (a lib_cell INV8CK) at (698.120,643.560), in power domain auto-default
        10.08        (611.320,895.560)    (611.320,885.480)    CTS_ccl_a_inv_00052 (a lib_cell INV12CK) at (611.320,885.480), in power domain auto-default
        10.08        (422.840,673.800)    (422.840,663.720)    CTS_ccl_a_inv_00046 (a lib_cell INV8CK) at (422.840,663.720), in power domain auto-default
        10.08        (924.420,426.840)    (924.420,416.760)    CTS_ccl_a_inv_00068 (a lib_cell INV12CK) at (924.420,416.760), in power domain auto-default
        10.08        (657.820,678.840)    (657.820,668.760)    CTS_ccl_a_inv_00065 (a lib_cell INV12CK) at (657.820,668.760), in power domain auto-default
        10.08        (657.820,809.880)    (657.820,799.800)    CTS_ccl_a_inv_00063 (a lib_cell INV12CK) at (657.820,799.800), in power domain auto-default
        10.08        (881.640,562.920)    (881.640,552.840)    CTS_ccl_inv_00071 (a lib_cell INV12CK) at (881.640,552.840), in power domain auto-default
        10.08        (657.820,678.840)    (657.820,688.920)    CTS_ccl_inv_00069 (a lib_cell INV12CK) at (657.820,688.920), in power domain auto-default
    ------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.9 real=0:00:01.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
      cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.743pF, leaf=4.237pF, total=4.980pF
      wire lengths     : top=0.000um, trunk=5628.338um, leaf=29119.512um, total=34747.850um
      hp wire lengths  : top=0.000um, trunk=5439.620um, leaf=9703.200um, total=15142.820um
    Clock DAG net violations after 'Clustering':
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.222ns count=30 avg=0.163ns sd=0.038ns min=0.000ns max=0.212ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 1 <= 0.211ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.195ns sd=0.007ns min=0.181ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Invs: INV12CK: 69 INV8CK: 4 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/func_mode: insertion delay [min=1.531, max=1.654, avg=1.620, sd=0.034], skew [0.123 vs 0.134], 100% {1.531, 1.654} (wid=0.086 ws=0.032) (gid=1.586 gs=0.114)
    Skew group summary after 'Clustering':
      skew_group clk/func_mode: insertion delay [min=1.531, max=1.654, avg=1.620, sd=0.034], skew [0.123 vs 0.134], 100% {1.531, 1.654} (wid=0.086 ws=0.032) (gid=1.586 gs=0.114)
    Legalizer API calls during this step: 1402 succeeded with high effort: 1402 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:07.1 real=0:00:04.4)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        75 (unrouted=75, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14151 (unrouted=208, trialRouted=13943, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 75 nets for routing of which 74 have one or more fixed wires.
(ccopt eGR): Start to route 75 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 138 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3163
[NR-eGR] #PG Blockages       : 138
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 14044 nets ( ignored 13969 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 74 clock nets ( 74 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 74
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 74 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.346056e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.873744e+04um
[NR-eGR] Create a new net group with 9 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.937688e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1  (1H)             0   44547 
[NR-eGR]  metal2  (2V)        175390   57934 
[NR-eGR]  metal3  (3H)        187638    3036 
[NR-eGR]  metal4  (4V)         46429      79 
[NR-eGR]  metal5  (5H)          6860       2 
[NR-eGR]  metal6  (6V)            26       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       416343  105598 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 367364um
[NR-eGR] Total length: 416343um, number of vias: 105598
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 34728um, number of vias: 7856
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  metal1  (1H)             0  3049 
[NR-eGR]  metal2  (2V)          8495  3556 
[NR-eGR]  metal3  (3H)         16906  1243 
[NR-eGR]  metal4  (4V)          9225     8 
[NR-eGR]  metal5  (5H)           102     0 
[NR-eGR]  metal6  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total        34728  7856 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 15241um
[NR-eGR] Total length: 34728um, number of vias: 7856
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 34728um, number of vias: 7856
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.45 sec, Curr Mem: 4033.57 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.8 real=0:00:00.6)
    Routing using eGR only done.
Net route status summary:
  Clock:        75 (unrouted=1, trialRouted=0, noStatus=0, routed=74, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14151 (unrouted=208, trialRouted=13943, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #2 [begin] : totSession cpu/real = 0:14:05.5/0:12:28.7 (1.1), mem = 4033.6M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 32964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3163
[NR-eGR] #PG Blockages       : 32964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 74  Num Prerouted Wires = 7509
[NR-eGR] Read 14044 nets ( ignored 74 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 13943
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13943 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.04% V. EstWL: 3.669221e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         5( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.37 seconds, mem = 4044.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1  (1H)             0   44547 
[NR-eGR]  metal2  (2V)        170271   57784 
[NR-eGR]  metal3  (3H)        184108    3290 
[NR-eGR]  metal4  (4V)         51403     156 
[NR-eGR]  metal5  (5H)         10804       9 
[NR-eGR]  metal6  (6V)           315       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       416901  105786 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 367364um
[NR-eGR] Total length: 416901um, number of vias: 105786
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.17 seconds, mem = 4038.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.3, real=0:00:01.0)
*** IncrReplace #2 [finish] : cpu/real = 0:00:01.3/0:00:00.6 (2.3), totSession cpu/real = 0:14:06.8/0:12:29.3 (1.1), mem = 4038.9M
    Congestion Repair done. (took cpu=0:00:01.4 real=0:00:00.6)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.5 real=0:00:01.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=14129 and nets=14226 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4038.875M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for DC_max:setup.late...
  Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
    sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
    cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
    sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.750pF, leaf=4.279pF, total=5.029pF
    wire lengths     : top=0.000um, trunk=5628.338um, leaf=29119.512um, total=34747.850um
    hp wire lengths  : top=0.000um, trunk=5439.620um, leaf=9703.200um, total=15142.820um
  Clock DAG net violations after clustering cong repair call:
    Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.222ns count=30 avg=0.164ns sd=0.038ns min=0.000ns max=0.212ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 1 <= 0.211ns, 1 <= 0.222ns}
    Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Invs: INV12CK: 69 INV8CK: 4 
   Logics: XMD: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/func_mode: insertion delay [min=1.532, max=1.658, avg=1.621, sd=0.035], skew [0.126 vs 0.134], 100% {1.532, 1.658} (wid=0.086 ws=0.032) (gid=1.587 gs=0.114)
  Skew group summary after clustering cong repair call:
    skew_group clk/func_mode: insertion delay [min=1.532, max=1.658, avg=1.621, sd=0.035], skew [0.126 vs 0.134], 100% {1.532, 1.658} (wid=0.086 ws=0.032) (gid=1.587 gs=0.114)
  CongRepair After Initial Clustering done. (took cpu=0:00:03.2 real=0:00:01.9)
  Stage::Clustering done. (took cpu=0:00:10.3 real=0:00:06.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
      cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.750pF, leaf=4.279pF, total=5.029pF
      wire lengths     : top=0.000um, trunk=5628.338um, leaf=29119.512um, total=34747.850um
      hp wire lengths  : top=0.000um, trunk=5439.620um, leaf=9703.200um, total=15142.820um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.222ns count=30 avg=0.164ns sd=0.038ns min=0.000ns max=0.212ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 1 <= 0.211ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Invs: INV12CK: 69 INV8CK: 4 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
      cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.750pF, leaf=4.279pF, total=5.029pF
      wire lengths     : top=0.000um, trunk=5628.338um, leaf=29119.512um, total=34747.850um
      hp wire lengths  : top=0.000um, trunk=5439.620um, leaf=9703.200um, total=15142.820um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.222ns count=30 avg=0.164ns sd=0.038ns min=0.000ns max=0.212ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 1 <= 0.211ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Invs: INV12CK: 69 INV8CK: 4 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/func_mode: insertion delay [min=1.532, max=1.658, avg=1.621, sd=0.035], skew [0.126 vs 0.134], 100% {1.532, 1.658} (wid=0.086 ws=0.032) (gid=1.587 gs=0.114)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/func_mode: insertion delay [min=1.532, max=1.658, avg=1.621, sd=0.035], skew [0.126 vs 0.134], 100% {1.532, 1.658} (wid=0.086 ws=0.032) (gid=1.587 gs=0.114)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
      cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.750pF, leaf=4.279pF, total=5.029pF
      wire lengths     : top=0.000um, trunk=5628.338um, leaf=29119.512um, total=34747.850um
      hp wire lengths  : top=0.000um, trunk=5439.620um, leaf=9703.200um, total=15142.820um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.222ns count=30 avg=0.164ns sd=0.038ns min=0.000ns max=0.212ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 1 <= 0.211ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Invs: INV12CK: 69 INV8CK: 4 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
      cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.750pF, leaf=4.279pF, total=5.029pF
      wire lengths     : top=0.000um, trunk=5628.338um, leaf=29119.512um, total=34747.850um
      hp wire lengths  : top=0.000um, trunk=5439.620um, leaf=9703.200um, total=15142.820um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.222ns count=30 avg=0.164ns sd=0.038ns min=0.000ns max=0.212ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 1 <= 0.211ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Invs: INV12CK: 69 INV8CK: 4 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
      cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.750pF, leaf=4.279pF, total=5.029pF
      wire lengths     : top=0.000um, trunk=5628.338um, leaf=29119.512um, total=34747.850um
      hp wire lengths  : top=0.000um, trunk=5439.620um, leaf=9703.200um, total=15142.820um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.222ns count=30 avg=0.164ns sd=0.038ns min=0.000ns max=0.212ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 1 <= 0.211ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Invs: INV12CK: 69 INV8CK: 4 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
      cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.750pF, leaf=4.279pF, total=5.029pF
      wire lengths     : top=0.000um, trunk=5628.338um, leaf=29119.512um, total=34747.850um
      hp wire lengths  : top=0.000um, trunk=5439.620um, leaf=9703.200um, total=15142.820um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.222ns count=30 avg=0.164ns sd=0.038ns min=0.000ns max=0.212ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 1 <= 0.211ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Invs: INV12CK: 69 INV8CK: 4 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
    Legalizer API calls during this step: 358 succeeded with high effort: 358 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:06.8 real=0:00:06.8)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
      cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.740pF, leaf=4.279pF, total=5.018pF
      wire lengths     : top=0.000um, trunk=5566.098um, leaf=29121.654um, total=34687.752um
      hp wire lengths  : top=0.000um, trunk=5374.880um, leaf=9708.240um, total=15083.120um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.222ns count=30 avg=0.163ns sd=0.038ns min=0.000ns max=0.205ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Invs: INV12CK: 69 INV8CK: 4 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/func_mode: insertion delay [min=1.528, max=1.649, avg=1.615, sd=0.034], skew [0.121 vs 0.134], 100% {1.528, 1.649} (wid=0.087 ws=0.032) (gid=1.582 gs=0.114)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/func_mode: insertion delay [min=1.528, max=1.649, avg=1.615, sd=0.034], skew [0.121 vs 0.134], 100% {1.528, 1.649} (wid=0.087 ws=0.032) (gid=1.582 gs=0.114)
    Legalizer API calls during this step: 424 succeeded with high effort: 424 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:03.1 real=0:00:03.1)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:10.1 real=0:00:10.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:20.6 real=0:00:16.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
      cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.737pF, leaf=4.279pF, total=5.016pF
      wire lengths     : top=0.000um, trunk=5550.578um, leaf=29121.654um, total=34672.232um
      hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.222ns count=30 avg=0.163ns sd=0.038ns min=0.000ns max=0.205ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Invs: INV12CK: 69 INV8CK: 4 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/func_mode: insertion delay [min=1.528, max=1.649], skew [0.121 vs 0.134]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/func_mode: insertion delay [min=1.528, max=1.649], skew [0.121 vs 0.134]
    Legalizer API calls during this step: 103 succeeded with high effort: 103 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3424.781um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12199.095um^2
      cell capacitance : b=0.000pF, i=3.995pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.999pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.737pF, leaf=4.279pF, total=5.015pF
      wire lengths     : top=0.000um, trunk=5545.618um, leaf=29121.654um, total=34667.272um
      hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.222ns count=30 avg=0.175ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 7 <= 0.200ns, 3 <= 0.211ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 24 <= 0.200ns, 20 <= 0.211ns, 1 <= 0.222ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Invs: INV12CK: 62 INV8CK: 4 INV6CK: 6 INV4CK: 1 
     Logics: XMD: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
      cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
      wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
      hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
     Logics: XMD: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
    Resizing gates:     ...20% ...40% ...60% ...80% ..Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    .100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
      cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
      wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
      hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
    Legalizer API calls during this step: 451 succeeded with high effort: 451 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:02.3 real=0:00:00.6)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
      cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
      wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
      hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/func_mode: insertion delay [min=1.577, max=1.631, avg=1.606, sd=0.011], skew [0.054 vs 0.134], 100% {1.577, 1.631} (wid=0.085 ws=0.034) (gid=1.567 gs=0.054)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/func_mode: insertion delay [min=1.577, max=1.631, avg=1.606, sd=0.011], skew [0.054 vs 0.134], 100% {1.577, 1.631} (wid=0.085 ws=0.034) (gid=1.567 gs=0.054)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Reducing Power done. (took cpu=0:00:02.5 real=0:00:00.8)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.568ns to 1.631ns.
Type 'man IMPCCOPT-1059' for more detail.
      
      Slackened skew group targets:
      
      -------------------------------------------------------------
      Skew group       Desired    Slackened    Desired    Slackened
                       Target     Target       Target     Target
                       Max ID     Max ID       Skew       Skew
      -------------------------------------------------------------
      clk/func_mode     0.568       1.631         -           -
      -------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 76 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
          sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
          cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
          sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
          wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
          hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
          Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
         Logics: XMD: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
          sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
          cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
          sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
          wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
          hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
          Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
         Logics: XMD: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.5 real=0:00:00.5)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
          sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
          cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
          sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
          wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
          hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
          Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
         Logics: XMD: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
      cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
      wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
      hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
     Logics: XMD: 1 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:01.2 real=0:00:01.2)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
    sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
    cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
    sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
    wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
    hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
    Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
   Logics: XMD: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
      cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
      wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
      hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
          sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
          cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
          sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
          wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
          hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
          Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
         Logics: XMD: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
      cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
      wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
      hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.3)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
      cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
      wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
      hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
      cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
      wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
      hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/func_mode: insertion delay [min=1.577, max=1.631, avg=1.606, sd=0.011], skew [0.054 vs 0.134], 100% {1.577, 1.631} (wid=0.085 ws=0.034) (gid=1.567 gs=0.054)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/func_mode: insertion delay [min=1.577, max=1.631, avg=1.606, sd=0.011], skew [0.054 vs 0.134], 100% {1.577, 1.631} (wid=0.085 ws=0.034) (gid=1.567 gs=0.054)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:01.9 real=0:00:01.9)
  Stage::Polishing...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for DC_max:setup.late...
  Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
    sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
    cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
    sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
    wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
    hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
    Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
  Clock DAG library cell distribution before polishing {count}:
     Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
   Logics: XMD: 1 
  Primary reporting skew groups before polishing:
    skew_group clk/func_mode: insertion delay [min=1.575, max=1.631], skew [0.055 vs 0.134]
  Skew group summary before polishing:
    skew_group clk/func_mode: insertion delay [min=1.575, max=1.631], skew [0.055 vs 0.134]
  Merging balancing drivers for power...
    Tried: 76 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
      cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
      wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
      hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/func_mode: insertion delay [min=1.575, max=1.631], skew [0.055 vs 0.134]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/func_mode: insertion delay [min=1.575, max=1.631], skew [0.055 vs 0.134]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
      cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
      wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
      hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/func_mode: insertion delay [min=1.575, max=1.631, avg=1.606, sd=0.011], skew [0.055 vs 0.134], 100% {1.575, 1.631} (wid=0.085 ws=0.034) (gid=1.567 gs=0.055)
    Skew group summary after 'Improving clock skew':
      skew_group clk/func_mode: insertion delay [min=1.575, max=1.631, avg=1.606, sd=0.011], skew [0.055 vs 0.134], 100% {1.575, 1.631} (wid=0.085 ws=0.034) (gid=1.567 gs=0.055)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 496 succeeded with high effort: 496 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:01.4 real=0:00:00.5)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        ...100% 
        Legalizer API calls during this step: 1022 succeeded with high effort: 1022 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:03.3 real=0:00:00.7)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 440 succeeded with high effort: 440 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:01.2 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 1022 succeeded with high effort: 1022 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:03.2 real=0:00:00.9)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
      cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.661pF, leaf=4.269pF, total=4.930pF
      wire lengths     : top=0.000um, trunk=4984.538um, leaf=29046.503um, total=34031.041um
      hp wire lengths  : top=0.000um, trunk=4981.600um, leaf=9817.390um, total=14798.990um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.222ns count=30 avg=0.174ns sd=0.038ns min=0.000ns max=0.217ns {1 <= 0.133ns, 18 <= 0.178ns, 3 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.208ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/func_mode: insertion delay [min=1.570, max=1.622, avg=1.601, sd=0.011], skew [0.052 vs 0.134], 100% {1.570, 1.622} (wid=0.085 ws=0.034) (gid=1.559 gs=0.058)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/func_mode: insertion delay [min=1.570, max=1.622, avg=1.601, sd=0.011], skew [0.052 vs 0.134], 100% {1.570, 1.622} (wid=0.085 ws=0.034) (gid=1.559 gs=0.058)
    Legalizer API calls during this step: 2980 succeeded with high effort: 2980 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:09.4 real=0:00:02.8)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=9.989pF fall=9.989pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
      cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.661pF, leaf=4.269pF, total=4.930pF
      wire lengths     : top=0.000um, trunk=4984.538um, leaf=29046.503um, total=34031.041um
      hp wire lengths  : top=0.000um, trunk=4981.600um, leaf=9817.390um, total=14798.990um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.222ns count=30 avg=0.174ns sd=0.038ns min=0.000ns max=0.217ns {1 <= 0.133ns, 18 <= 0.178ns, 3 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.208ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/func_mode: insertion delay [min=1.570, max=1.622, avg=1.601, sd=0.011], skew [0.052 vs 0.134], 100% {1.570, 1.622} (wid=0.085 ws=0.034) (gid=1.559 gs=0.058)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/func_mode: insertion delay [min=1.570, max=1.622, avg=1.601, sd=0.011], skew [0.052 vs 0.134], 100% {1.570, 1.622} (wid=0.085 ws=0.034) (gid=1.559 gs=0.058)
    Legalizer API calls during this step: 146 succeeded with high effort: 146 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.8 real=0:00:00.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
      cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.661pF, leaf=4.269pF, total=4.930pF
      wire lengths     : top=0.000um, trunk=4984.538um, leaf=29046.503um, total=34031.041um
      hp wire lengths  : top=0.000um, trunk=4981.600um, leaf=9817.390um, total=14798.990um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.222ns count=30 avg=0.174ns sd=0.038ns min=0.000ns max=0.217ns {1 <= 0.133ns, 18 <= 0.178ns, 3 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.208ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/func_mode: insertion delay [min=1.570, max=1.622, avg=1.601, sd=0.011], skew [0.052 vs 0.134], 100% {1.570, 1.622} (wid=0.085 ws=0.034) (gid=1.559 gs=0.058)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/func_mode: insertion delay [min=1.570, max=1.622, avg=1.601, sd=0.011], skew [0.052 vs 0.134], 100% {1.570, 1.622} (wid=0.085 ws=0.034) (gid=1.559 gs=0.058)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 118 succeeded with high effort: 118 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=75, filtered=75, permitted=73, cannotCompute=5, computed=68, moveTooSmall=128, resolved=0, predictFail=14, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=50, ignoredLeafDriver=0, worse=93, accepted=23
        Max accepted move=145.060um, total accepted move=722.440um, average move=31.410um
        Move for wirelength. considered=75, filtered=75, permitted=73, cannotCompute=6, computed=67, moveTooSmall=132, resolved=0, predictFail=15, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=46, ignoredLeafDriver=0, worse=124, accepted=7
        Max accepted move=32.560um, total accepted move=190.160um, average move=27.165um
        Move for wirelength. considered=75, filtered=75, permitted=73, cannotCompute=6, computed=67, moveTooSmall=130, resolved=0, predictFail=15, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=51, ignoredLeafDriver=0, worse=132, accepted=3
        Max accepted move=27.280um, total accepted move=74.340um, average move=24.780um
        Legalizer API calls during this step: 581 succeeded with high effort: 581 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.2 real=0:00:01.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 120 succeeded with high effort: 120 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=75, filtered=75, permitted=73, cannotCompute=73, computed=0, moveTooSmall=85, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 301 succeeded with high effort: 301 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - branch...
        Move for wirelength. considered=75, filtered=75, permitted=73, cannotCompute=0, computed=73, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=72, accepted=1
        Max accepted move=0.620um, total accepted move=0.620um, average move=0.620um
        Move for wirelength. considered=75, filtered=75, permitted=73, cannotCompute=72, computed=1, moveTooSmall=0, resolved=0, predictFail=85, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 74 succeeded with high effort: 74 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
        sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
        cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
        sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.638pF, leaf=4.253pF, total=4.891pF
        wire lengths     : top=0.000um, trunk=4800.249um, leaf=28925.385um, total=33725.634um
        hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9792.110um, total=14569.430um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.222ns count=30 avg=0.173ns sd=0.040ns min=0.000ns max=0.217ns {2 <= 0.133ns, 14 <= 0.178ns, 6 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
        Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.209ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
       Logics: XMD: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/func_mode: insertion delay [min=1.574, max=1.625, avg=1.599, sd=0.009], skew [0.051 vs 0.134], 100% {1.574, 1.625} (wid=0.086 ws=0.040) (gid=1.561 gs=0.056)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/func_mode: insertion delay [min=1.574, max=1.625, avg=1.599, sd=0.009], skew [0.051 vs 0.134], 100% {1.574, 1.625} (wid=0.086 ws=0.040) (gid=1.561 gs=0.056)
      Legalizer API calls during this step: 1194 succeeded with high effort: 1194 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:02.0 real=0:00:02.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 76 , Succeeded = 4 , Constraints Broken = 69 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.2 real=0:00:00.2)
    Optimizing orientation done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
      cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.639pF, leaf=4.249pF, total=4.888pF
      wire lengths     : top=0.000um, trunk=4809.549um, leaf=28891.645um, total=33701.194um
      hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9792.110um, total=14569.430um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.222ns count=30 avg=0.173ns sd=0.040ns min=0.000ns max=0.217ns {2 <= 0.133ns, 14 <= 0.178ns, 6 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.209ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
     Logics: XMD: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/func_mode: insertion delay [min=1.574, max=1.625, avg=1.599, sd=0.009], skew [0.050 vs 0.134], 100% {1.574, 1.625} (wid=0.086 ws=0.040) (gid=1.561 gs=0.056)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/func_mode: insertion delay [min=1.574, max=1.625, avg=1.599, sd=0.009], skew [0.050 vs 0.134], 100% {1.574, 1.625} (wid=0.086 ws=0.040) (gid=1.561 gs=0.056)
    Legalizer API calls during this step: 1194 succeeded with high effort: 1194 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.5 real=0:00:02.3)
  Total capacitance is (rise=14.877pF fall=14.877pF), of which (rise=4.888pF fall=4.888pF) is wire, and (rise=9.989pF fall=9.989pF) is gate.
  Stage::Polishing done. (took cpu=0:00:13.3 real=0:00:05.8)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 74 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:14:36 mem=4052.5M) ***
Total net bbox length = 3.667e+05 (1.743e+05 1.924e+05) (ext = 1.716e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4052.5MB
Summary Report:
Instances move: 0 (out of 13799 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.667e+05 (1.743e+05 1.924e+05) (ext = 1.716e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4052.5MB
*** Finished refinePlace (0:14:36 mem=4052.5M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2977).
  Restoring pStatusCts on 74 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:18.0 real=0:00:08.8)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        75 (unrouted=75, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14151 (unrouted=208, trialRouted=13943, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 75 nets for routing of which 74 have one or more fixed wires.
(ccopt eGR): Start to route 75 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 138 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3163
[NR-eGR] #PG Blockages       : 138
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 14044 nets ( ignored 13969 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 74 clock nets ( 74 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 74
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 74 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.266928e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.864672e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.076792e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1  (1H)             0   44547 
[NR-eGR]  metal2  (2V)        169970   57742 
[NR-eGR]  metal3  (3H)        183670    3334 
[NR-eGR]  metal4  (4V)         51261     158 
[NR-eGR]  metal5  (5H)         10864       9 
[NR-eGR]  metal6  (6V)           315       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       416080  105790 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 366653um
[NR-eGR] Total length: 416080um, number of vias: 105790
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 33907um, number of vias: 7860
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  metal1  (1H)             0  3049 
[NR-eGR]  metal2  (2V)          8194  3514 
[NR-eGR]  metal3  (3H)         16468  1287 
[NR-eGR]  metal4  (4V)          9083    10 
[NR-eGR]  metal5  (5H)           162     0 
[NR-eGR]  metal6  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total        33907  7860 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14530um
[NR-eGR] Total length: 33907um, number of vias: 7860
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 33907um, number of vias: 7860
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.45 sec, Curr Mem: 4053.52 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.9 real=0:00:00.6)
      Routing using eGR only done.
Net route status summary:
  Clock:        75 (unrouted=1, trialRouted=0, noStatus=0, routed=74, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14151 (unrouted=208, trialRouted=13943, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:00.7)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=14129 and nets=14226 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 4053.523M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for DC_max:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
        Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
          sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
          cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
          sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.650pF, leaf=4.368pF, total=5.018pF
          wire lengths     : top=0.000um, trunk=4814.920um, leaf=29092.200um, total=33907.120um
          hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9792.110um, total=14569.430um
        Clock DAG net violations eGRPC initial state:
          Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 14 <= 0.178ns, 6 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
          Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
         Logics: XMD: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/func_mode: insertion delay [min=1.584, max=1.630, avg=1.603, sd=0.010], skew [0.046 vs 0.134], 100% {1.584, 1.630} (wid=0.082 ws=0.034) (gid=1.566 gs=0.054)
        Skew group summary eGRPC initial state:
          skew_group clk/func_mode: insertion delay [min=1.584, max=1.630, avg=1.603, sd=0.010], skew [0.046 vs 0.134], 100% {1.584, 1.630} (wid=0.082 ws=0.034) (gid=1.566 gs=0.054)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
            sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
            cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
            sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
            wire capacitance : top=0.000pF, trunk=0.650pF, leaf=4.368pF, total=5.018pF
            wire lengths     : top=0.000um, trunk=4814.920um, leaf=29092.200um, total=33907.120um
            hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9792.110um, total=14569.430um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 14 <= 0.178ns, 6 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
            Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
           Logics: XMD: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/func_mode: insertion delay [min=1.584, max=1.630], skew [0.046 vs 0.134]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/func_mode: insertion delay [min=1.584, max=1.630], skew [0.046 vs 0.134]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 211 long paths. The largest offset applied was 0.007ns.
            
            
            Skew Group Offsets:
            
            -------------------------------------------------------------------------------------------
            Skew Group       Num.     Num.       Offset        Max        Previous Max.    Current Max.
                             Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            -------------------------------------------------------------------------------------------
            clk/func_mode    2903       211        7.268%      0.007ns       1.630ns         1.623ns
            -------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000         5
              0.000        0.005       135
              0.005      and above      71
            -------------------------------
            
            Mean=0.004ns Median=0.004ns Std.Dev=0.002ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 14, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 56, numSkippedDueToCloseToSkewTarget = 5
          CCOpt-eGRPC Downsizing: considered: 14, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 14, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
            sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
            cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
            sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
            wire capacitance : top=0.000pF, trunk=0.650pF, leaf=4.368pF, total=5.018pF
            wire lengths     : top=0.000um, trunk=4814.920um, leaf=29092.200um, total=33907.120um
            hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9792.110um, total=14569.430um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 14 <= 0.178ns, 6 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
            Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
           Logics: XMD: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/func_mode: insertion delay [min=1.584, max=1.630], skew [0.046 vs 0.134]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/func_mode: insertion delay [min=1.584, max=1.630], skew [0.046 vs 0.134]
          Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.3 real=0:00:00.3)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 75, tested: 75, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
            sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
            cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
            sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
            wire capacitance : top=0.000pF, trunk=0.650pF, leaf=4.368pF, total=5.018pF
            wire lengths     : top=0.000um, trunk=4814.920um, leaf=29092.200um, total=33907.120um
            hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9792.110um, total=14569.430um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 14 <= 0.178ns, 6 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
            Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
           Logics: XMD: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/func_mode: insertion delay [min=1.584, max=1.630], skew [0.046 vs 0.134]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/func_mode: insertion delay [min=1.584, max=1.630], skew [0.046 vs 0.134]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
          sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
          cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
          sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.650pF, leaf=4.368pF, total=5.018pF
          wire lengths     : top=0.000um, trunk=4814.920um, leaf=29092.200um, total=33907.120um
          hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9792.110um, total=14569.430um
        Clock DAG net violations before routing clock trees:
          Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 14 <= 0.178ns, 6 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
          Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
         Logics: XMD: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/func_mode: insertion delay [min=1.584, max=1.630, avg=1.603, sd=0.010], skew [0.046 vs 0.134], 100% {1.584, 1.630} (wid=0.082 ws=0.034) (gid=1.566 gs=0.054)
        Skew group summary before routing clock trees:
          skew_group clk/func_mode: insertion delay [min=1.584, max=1.630, avg=1.603, sd=0.010], skew [0.046 vs 0.134], 100% {1.584, 1.630} (wid=0.082 ws=0.034) (gid=1.566 gs=0.054)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 74 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:14:38 mem=3473.7M) ***
Total net bbox length = 3.667e+05 (1.743e+05 1.924e+05) (ext = 1.716e+04)
Move report: Detail placement moves 262 insts, mean move: 2.59 um, max move: 9.38 um 
	Max move on inst (Top_in/buffer_pmp_reg[455]): (1023.62, 598.20) --> (1019.28, 603.24)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3473.7MB
Summary Report:
Instances move: 262 (out of 13799 movable)
Instances flipped: 0
Mean displacement: 2.59 um
Max displacement: 9.38 um (Instance: Top_in/buffer_pmp_reg[455]) (1023.62, 598.2) -> (1019.28, 603.24)
	Length: 19 sites, height: 1 rows, site name: core_5040, cell type: QDFFRBN
Total net bbox length = 3.670e+05 (1.745e+05 1.925e+05) (ext = 1.717e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3473.7MB
*** Finished refinePlace (0:14:40 mem=3473.7M) ***
  ClockRefiner summary
  All clock instances: Moved 49, flipped 3 and cell swapped 0 (out of a total of 2977).
  The largest move was 9.38 um for Top_in/buffer_pmp_reg[455].
  Restoring pStatusCts on 74 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.3 real=0:00:00.6)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:03.8 real=0:00:02.6)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        75 (unrouted=0, trialRouted=0, noStatus=0, routed=74, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14151 (unrouted=208, trialRouted=13943, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 75 nets for routing of which 74 have one or more fixed wires.
(ccopt eGR): Start to route 75 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 138 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3163
[NR-eGR] #PG Blockages       : 138
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 14044 nets ( ignored 13969 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 74 clock nets ( 74 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 74
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 74 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.265920e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.863160e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.074272e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1  (1H)             0   44547 
[NR-eGR]  metal2  (2V)        170048   57756 
[NR-eGR]  metal3  (3H)        183672    3323 
[NR-eGR]  metal4  (4V)         51178     158 
[NR-eGR]  metal5  (5H)         10864       9 
[NR-eGR]  metal6  (6V)           315       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       416077  105793 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 367016um
[NR-eGR] Total length: 416077um, number of vias: 105793
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 33904um, number of vias: 7863
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  metal1  (1H)             0  3049 
[NR-eGR]  metal2  (2V)          8271  3528 
[NR-eGR]  metal3  (3H)         16470  1276 
[NR-eGR]  metal4  (4V)          9001    10 
[NR-eGR]  metal5  (5H)           162     0 
[NR-eGR]  metal6  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total        33905  7863 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14538um
[NR-eGR] Total length: 33905um, number of vias: 7863
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 33904um, number of vias: 7863
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.44 sec, Curr Mem: 3474.75 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.8 real=0:00:00.6)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 75 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=06/04 00:03:21, mem=2057.2M)

globalDetailRoute

#Start globalDetailRoute on Tue Jun  4 00:03:21 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=75)
#num needed restored net=0
#need_extraction net=0 (total=14226)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 75
#Total wire length = 33904 um.
#Total half perimeter of net bounding box = 14730 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 8271 um.
#Total wire length on LAYER metal3 = 16470 um.
#Total wire length on LAYER metal4 = 9001 um.
#Total wire length on LAYER metal5 = 162 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 7863
#Up-Via Summary (total 7863):
#           
#-----------------------
# metal1           3049
# metal2           3528
# metal3           1276
# metal4             10
#-----------------------
#                  7863 
#
#Start routing data preparation on Tue Jun  4 00:03:21 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 14224 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2073.44 (MB), peak = 2442.57 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2076.64 (MB), peak = 2442.57 (MB)
#Data initialization: cpu:00:00:06, real:00:00:02, mem:2.0 GB, peak:2.4 GB --2.59 [8]--
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     7371 ( 2         pin),   3512 ( 3         pin),   1346 ( 4         pin),
#      435 ( 5         pin),    393 ( 6         pin),    915 ( 7         pin),
#        3 (50-59      pin),     31 (60-69      pin),     11 (70-79      pin),
#        0 (>=2000     pin).
#Total: 14226 nets, 14017 non-trivial nets, 74 fully global routed, 74 clocks,
#       74 nets have extra space, 74 nets have layer range, 74 nets have weight,
#       74 nets have avoid detour, 74 nets have priority.
#
#Nets in 1 layer range:
#   (metal3, metal4) :       74 ( 0.5%)
#
#74 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.4 GB --3.38 [8]--
#
#Net length summary:
#Layer    H-Len   V-Len         Total       #Up-Via
#--------------------------------------------------
#metal1       0       0       0(  0%)    3049( 39%)
#metal2       0    8271    8271( 24%)    3528( 45%)
#metal3   16469       0   16469( 49%)    1278( 16%)
#metal4       0    9000    9000( 27%)      10(  0%)
#metal5     162       0     162(  0%)       0(  0%)
#metal6       0       0       0(  0%)       0(  0%)
#--------------------------------------------------
#         16632   17272   33904          7865      
#
#Net length and overlap summary:
#Layer    H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#----------------------------------------------------------------------------------------------
#metal1      63       0      63(  0%)    3049( 41%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal2       0    8966    8966( 26%)    3263( 44%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal3   16258       0   16258( 48%)    1053( 14%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal4       0    8769    8769( 26%)       7(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal5     146       0     146(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#----------------------------------------------------------------------------------------------
#         16469   17736   34205          7372             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 8.51 (MB)
#Total memory = 2098.45 (MB)
#Peak memory = 2442.57 (MB)
#End Line Assignment: cpu:00:00:02, real:00:00:01, mem:2.0 GB, peak:2.4 GB --2.87 [8]--
#
#Begin assignment summary ...
#
#  Total number of segments             = 4405
#  Total number of overlap segments     =    1 (  0.0%)
#  Total number of assigned segments    = 1729 ( 39.3%)
#  Total number of shifted segments     =   14 (  0.3%)
#  Average movement of shifted segments =    5.71 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 75
#Total wire length = 32135 um.
#Total half perimeter of net bounding box = 14790 um.
#Total wire length on LAYER metal1 = 14 um.
#Total wire length on LAYER metal2 = 6947 um.
#Total wire length on LAYER metal3 = 16259 um.
#Total wire length on LAYER metal4 = 8768 um.
#Total wire length on LAYER metal5 = 147 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 7372
#Up-Via Summary (total 7372):
#           
#-----------------------
# metal1           3049
# metal2           3263
# metal3           1053
# metal4              7
#-----------------------
#                  7372 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:03
#Increased memory = 18.45 (MB)
#Total memory = 2082.11 (MB)
#Peak memory = 2442.57 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Using superthreading with total 8 threads.
#
#Server cad16.ee.ntu.edu.tw is up on port 52993 ...
#
#
#Start Detail Routing..
#start initial detail routing ...
#    Client 1 from cad16.ee.ntu.edu.tw is connected
#    Sending design data to client 1 on host cad16.
#   number of violations = 0
#    client cpu time = 00:00:09, memory = 71.81 (MB)
#cpu time = 00:00:27, elapsed time = 00:00:04, memory = 2088.50 (MB), peak = 2442.57 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 75
#Total wire length = 37530 um.
#Total half perimeter of net bounding box = 14790 um.
#Total wire length on LAYER metal1 = 109 um.
#Total wire length on LAYER metal2 = 4322 um.
#Total wire length on LAYER metal3 = 20702 um.
#Total wire length on LAYER metal4 = 12252 um.
#Total wire length on LAYER metal5 = 144 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 7703
#Up-Via Summary (total 7703):
#           
#-----------------------
# metal1           3048
# metal2           2800
# metal3           1848
# metal4              7
#-----------------------
#                  7703 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:27
#Elapsed time = 00:00:05
#Increased memory = 6.25 (MB)
#Total memory = 2088.52 (MB)
#Peak memory = 2442.57 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:05
#Increased memory = 6.41 (MB)
#Total memory = 2088.52 (MB)
#Peak memory = 2442.57 (MB)
#	no debugging net set
#Client cpu time = 00:00:09
#Client peak memory = 228.48 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:36
#Elapsed time = 00:00:08
#Increased memory = 39.52 (MB)
#Total memory = 2096.75 (MB)
#Peak memory = 2442.57 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jun  4 00:03:29 2024
#
% End globalDetailRoute (date=06/04 00:03:30, total cpu=0:00:35.6, real=0:00:09.0, peak res=2338.9M, current mem=2090.8M)
        NanoRoute done. (took cpu=0:00:26.9 real=0:00:09.4)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 74 net(s)
Set FIXED placed status on 73 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3510.28 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 32964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3163
[NR-eGR] #PG Blockages       : 32964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 74  Num Prerouted Wires = 7423
[NR-eGR] Read 14044 nets ( ignored 74 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 13943
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13943 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.04% V. EstWL: 3.673001e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         3( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1  (1H)           109   44546 
[NR-eGR]  metal2  (2V)        167844   57118 
[NR-eGR]  metal3  (3H)        187691    3827 
[NR-eGR]  metal4  (4V)         52955     179 
[NR-eGR]  metal5  (5H)         11358       6 
[NR-eGR]  metal6  (6V)           187       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       420144  105676 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 367016um
[NR-eGR] Total length: 420144um, number of vias: 105676
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.36 sec, Real: 0.56 sec, Curr Mem: 3516.59 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.4 real=0:00:00.6)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        75 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=74, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14151 (unrouted=208, trialRouted=13943, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:29.4 real=0:00:10.8)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=14129 and nets=14226 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3510.594M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for DC_max:setup.late...
  Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
    sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
    cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
    sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.655pF, leaf=4.661pF, total=5.316pF
    wire lengths     : top=0.000um, trunk=4872.170um, leaf=32657.840um, total=37530.010um
    hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9799.550um, total=14576.870um
  Clock DAG net violations after routing clock trees:
    Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 15 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
    Leaf  : target=0.222ns count=45 avg=0.202ns sd=0.006ns min=0.186ns max=0.214ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 25 <= 0.211ns, 2 <= 0.222ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
   Logics: XMD: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
  Skew group summary after routing clock trees:
    skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
  CCOpt::Phase::Routing done. (took cpu=0:00:30.2 real=0:00:11.3)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 75, tested: 75, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
        sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
        cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
        sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.655pF, leaf=4.661pF, total=5.316pF
        wire lengths     : top=0.000um, trunk=4872.170um, leaf=32657.840um, total=37530.010um
        hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9799.550um, total=14576.870um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 15 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
        Leaf  : target=0.222ns count=45 avg=0.202ns sd=0.006ns min=0.186ns max=0.214ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 25 <= 0.211ns, 2 <= 0.222ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
       Logics: XMD: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/func_mode: insertion delay [min=1.583, max=1.634], skew [0.050 vs 0.134]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/func_mode: insertion delay [min=1.583, max=1.634], skew [0.050 vs 0.134]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.568ns to 1.633ns.
Type 'man IMPCCOPT-1059' for more detail.
      
      Slackened skew group targets:
      
      -------------------------------------------------------------
      Skew group       Desired    Slackened    Desired    Slackened
                       Target     Target       Target     Target
                       Max ID     Max ID       Skew       Skew
      -------------------------------------------------------------
      clk/func_mode     0.568       1.633         -           -
      -------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 75, tested: 75, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
        sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
        cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
        sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.655pF, leaf=4.661pF, total=5.316pF
        wire lengths     : top=0.000um, trunk=4872.170um, leaf=32657.840um, total=37530.010um
        hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9799.550um, total=14576.870um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 15 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
        Leaf  : target=0.222ns count=45 avg=0.202ns sd=0.006ns min=0.186ns max=0.214ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 25 <= 0.211ns, 2 <= 0.222ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
       Logics: XMD: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/func_mode: insertion delay [min=1.583, max=1.634], skew [0.050 vs 0.134]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/func_mode: insertion delay [min=1.583, max=1.634], skew [0.050 vs 0.134]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 75, nets tested: 75, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
      sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
      cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
      sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.655pF, leaf=4.661pF, total=5.316pF
      wire lengths     : top=0.000um, trunk=4872.170um, leaf=32657.840um, total=37530.010um
      hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9799.550um, total=14576.870um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 15 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=45 avg=0.202ns sd=0.006ns min=0.186ns max=0.214ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 25 <= 0.211ns, 2 <= 0.222ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
     Logics: XMD: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
        sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
        cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
        sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.655pF, leaf=4.661pF, total=5.316pF
        wire lengths     : top=0.000um, trunk=4872.170um, leaf=32657.840um, total=37530.010um
        hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9799.550um, total=14576.870um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 15 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
        Leaf  : target=0.222ns count=45 avg=0.202ns sd=0.006ns min=0.186ns max=0.214ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 25 <= 0.211ns, 2 <= 0.222ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
       Logics: XMD: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        75 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=74, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14151 (unrouted=208, trialRouted=13943, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for DC_max:setup.late...
  Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
    sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
    cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
    sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.655pF, leaf=4.661pF, total=5.316pF
    wire lengths     : top=0.000um, trunk=4872.170um, leaf=32657.840um, total=37530.010um
    hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9799.550um, total=14576.870um
  Clock DAG net violations after post-conditioning:
    Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 15 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
    Leaf  : target=0.222ns count=45 avg=0.202ns sd=0.006ns min=0.186ns max=0.214ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 25 <= 0.211ns, 2 <= 0.222ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
   Logics: XMD: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
  Skew group summary after post-conditioning:
    skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.2 real=0:00:00.9)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                 Count    Area         Capacitance
  -----------------------------------------------------------
  Buffers                     0          0.000       0.000
  Inverters                  73       3415.406       3.985
  Integrated Clock Gates      0          0.000       0.000
  Discrete Clock Gates        0          0.000       0.000
  Clock Logic                 1       8774.314       0.004
  All                        74      12189.721       3.989
  -----------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             2903
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               2903
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4872.170
  Leaf      32657.840
  Total     37530.010
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       4777.320
  Leaf        9799.550
  Total      14576.870
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    3.989    0.655     4.645
  Leaf     5.999    4.661    10.661
  Total    9.989    5.316    15.305
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  5.999     0.002       0.000      0.002    0.002
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  -----------------------------------------------------------------------------------
  Capacitance    pF         1       0.004       0.000      0.004    [0.004]
  -----------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.222      30       0.173       0.039      0.000    0.217    {2 <= 0.133ns, 15 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}          -
  Leaf        0.222      45       0.202       0.006      0.186    0.214    {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 25 <= 0.211ns, 2 <= 0.222ns}         -
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name       Type        Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  INV12CK    inverter     62       3099.802
  INV8CK     inverter      4        137.491
  INV6CK     inverter      5        140.616
  INV4CK     inverter      2         37.498
  XMD        logic         1       8774.314
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  DC_max:setup.late    clk/func_mode    1.583     1.634     0.050       0.134         0.034           0.008           1.604        0.010     100% {1.583, 1.634}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  DC_max:setup.late    clk/func_mode    1.583     1.634     0.050       0.134         0.034           0.008           1.604        0.010     100% {1.583, 1.634}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4500.02)
Total number of fetched objects 14113
Total number of fetched objects 14113
End delay calculation. (MEM=4885.38 CPU=0:00:02.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4885.38 CPU=0:00:05.6 REAL=0:00:01.0)
	Clock: clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.60826
	 Executing: set_clock_latency -source -early -max -rise -1.10826 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.60826
	 Executing: set_clock_latency -source -late -max -rise -1.10826 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.36385
	 Executing: set_clock_latency -source -early -max -fall -0.863849 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.36385
	 Executing: set_clock_latency -source -late -max -fall -0.863849 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.799363
	 Executing: set_clock_latency -source -early -min -rise -0.299363 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.799363
	 Executing: set_clock_latency -source -late -min -rise -0.299363 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.688266
	 Executing: set_clock_latency -source -early -min -fall -0.188266 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.688266
	 Executing: set_clock_latency -source -late -min -fall -0.188266 [get_pins clk]
	Clock: clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.799363
	 Executing: set_clock_latency -source -early -min -rise -0.299363 [get_pins clk]
	Clock: clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.799363
	 Executing: set_clock_latency -source -late -min -rise -0.299363 [get_pins clk]
	Clock: clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.688266
	 Executing: set_clock_latency -source -early -min -fall -0.188266 [get_pins clk]
	Clock: clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.688266
	 Executing: set_clock_latency -source -late -min -fall -0.188266 [get_pins clk]
	Clock: clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.60826
	 Executing: set_clock_latency -source -early -max -rise -1.10826 [get_pins clk]
	Clock: clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.60826
	 Executing: set_clock_latency -source -late -max -rise -1.10826 [get_pins clk]
	Clock: clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.36385
	 Executing: set_clock_latency -source -early -max -fall -0.863849 [get_pins clk]
	Clock: clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.36385
	 Executing: set_clock_latency -source -late -max -fall -0.863849 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:10.3 real=0:00:02.9)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
  sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
  cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
  sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
  wire capacitance : top=0.000pF, trunk=0.655pF, leaf=4.661pF, total=5.316pF
  wire lengths     : top=0.000um, trunk=4872.170um, leaf=32657.840um, total=37530.010um
  hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9799.550um, total=14576.870um
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 15 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
  Leaf  : target=0.222ns count=45 avg=0.202ns sd=0.006ns min=0.186ns max=0.214ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 25 <= 0.211ns, 2 <= 0.222ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
 Logics: XMD: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
Skew group summary after update timingGraph:
  skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
Logging CTS constraint violations...
  Clock tree clk has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (222.030,1348.660), in power domain auto-default. Achieved capacitance of 0.004pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.500ns (+/- 0.067ns) for skew group clk/func_mode. Achieved longest insertion delay of 1.634ns.
Type 'man IMPCCOPT-1026' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:10.4 real=0:00:03.1)
Copying last skew targets (including wire skew targets) from clk/func_mode to clk/scan_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from clk/func_mode to clk/scan_mode (the duplicate skew group).
Runtime done. (took cpu=0:01:29 real=0:00:46.7)
Runtime Summary
===============
Clock Runtime:  (61%) Core CTS          28.60 (Init 2.36, Construction 14.23, Implementation 8.67, eGRPC 1.16, PostConditioning 0.92, Other 1.27)
Clock Runtime:  (28%) CTS services      13.06 (RefinePlace 1.49, EarlyGlobalClock 1.41, NanoRoute 9.39, ExtractRC 0.76, TimingAnalysis 0.00)
Clock Runtime:  (10%) Other CTS          4.96 (Init 0.81, CongRepair/EGR-DP 1.21, TimingUpdate 2.95, Other 0.00)
Clock Runtime: (100%) Total             46.62

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
WARNING   IMPCCOPT-2406       14  Clock halo disabled on instance '%s'. Cl...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-2171        6  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169        6  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 42 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:01:37.9/0:00:46.9 (2.1), totSession cpu/real = 0:15:30.5/0:13:07.2 (1.2), mem = 3593.2M
#% End ccopt_design (date=06/04 00:03:36, total cpu=0:01:38, real=0:00:47.0, peak res=2338.9M, current mem=2093.9M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
*** timeDesign #2 [begin] : totSession cpu/real = 0:15:31.5/0:13:22.5 (1.2), mem = 3597.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3590.4M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3608.7)
Total number of fetched objects 14113
End delay calculation. (MEM=3922.71 CPU=0:00:05.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3922.71 CPU=0:00:07.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:01.0 totSessionCpu=0:15:42 mem=3922.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.066  | -0.066  | -0.033  |
|           TNS (ns):| -4.926  | -3.134  | -1.792  |
|    Violating Paths:|   278   |   114   |   164   |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |     15 (15)      |
|   max_fanout   |      0 (0)       |     0      |     45 (45)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.717%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 13.42 sec
Total Real time: 6.0 sec
Total Memory Usage: 3653.9375 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:13.4/0:00:06.2 (2.2), totSession cpu/real = 0:15:45.0/0:13:28.6 (1.2), mem = 3653.9M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2210.8M, totSessionCpu=0:15:46 **
GigaOpt running with 8 threads.
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { av_func_mode_min av_scan_mode_min }
setOptMode -activeSetupViews                        { av_func_mode_max av_scan_mode_max }
setOptMode -autoSetupViews                          {av_scan_mode_max av_func_mode_max}
setOptMode -autoTDGRSetupViews                      { av_scan_mode_max}
setOptMode -drcMargin                               0
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           true
setOptMode -fixTran                                 true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_max_density              0.7
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 0:15:46.7/0:13:45.2 (1.1), mem = 3653.0M
*** InitOpt #2 [begin] : totSession cpu/real = 0:15:46.7/0:13:45.2 (1.1), mem = 3653.0M
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:09, real = 0:00:06, mem = 2221.7M, totSessionCpu=0:15:55 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3656.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.066  | -0.066  | -0.033  |
|           TNS (ns):| -4.926  | -3.134  | -1.792  |
|    Violating Paths:|   278   |   114   |   164   |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |     15 (15)      |
|   max_fanout   |      0 (0)       |     0      |     45 (45)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.717%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:07, mem = 2212.7M, totSessionCpu=0:15:57 **
*** InitOpt #2 [finish] : cpu/real = 0:00:10.6/0:00:07.2 (1.5), totSession cpu/real = 0:15:57.2/0:13:52.4 (1.1), mem = 3653.1M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:16:00.1/0:13:53.1 (1.2), mem = 3624.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         75 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:06.3/0:00:06.2 (1.0), totSession cpu/real = 0:16:06.5/0:13:59.4 (1.2), mem = 3777.8M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 3777.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3777.8M) ***
*** Starting optimizing excluded clock nets MEM= 3777.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3777.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:16:06.5/0:13:59.4 (1.2), mem = 3777.8M
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
Info: 27 io nets excluded
Info: 74 nets with fixed/cover wires excluded.
Info: 75 clock nets excluded from IPO operation.
*** DrvOpt #4 [finish] : cpu/real = 0:00:01.4/0:00:00.9 (1.5), totSession cpu/real = 0:16:07.9/0:14:00.4 (1.2), mem = 3724.3M
End: GigaOpt high fanout net optimization

Optimization is working on the following views:
  Setup views: av_scan_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
Info: 27 io nets excluded
Info: 74 nets with fixed/cover wires excluded.
Info: 75 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:16:10.9/0:14:01.6 (1.2), mem = 3864.0M
*info: 27 io nets excluded
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
*info: 75 clock nets excluded
*info: 180 no-driver nets excluded.
*info: 74 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.066  TNS Slack -4.926 
+--------+--------+---------+------------+--------+----------------+---------+----------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
+--------+--------+---------+------------+--------+----------------+---------+----------------------------------------+
|  -0.066|  -4.926|   44.72%|   0:00:00.0| 4123.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
|  -0.066|  -4.927|   44.71%|   0:00:01.0| 4391.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
|  -0.066|  -4.859|   44.71%|   0:00:00.0| 4395.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
|  -0.066|  -4.859|   44.71%|   0:00:00.0| 4396.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
|  -0.055|  -1.843|   44.72%|   0:00:01.0| 4411.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[20]/D   |
|  -0.055|  -1.841|   44.72%|   0:00:01.0| 4419.4M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[20]/D   |
|  -0.055|  -1.841|   44.72%|   0:00:00.0| 4419.4M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[20]/D   |
|  -0.055|  -1.841|   44.72%|   0:00:00.0| 4419.4M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[20]/D   |
|  -0.054|  -1.772|   44.73%|   0:00:00.0| 4419.4M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
|  -0.054|  -1.764|   44.73%|   0:00:00.0| 4421.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
|  -0.054|  -1.764|   44.73%|   0:00:00.0| 4421.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
|  -0.054|  -1.764|   44.73%|   0:00:00.0| 4421.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
|  -0.054|  -1.717|   44.74%|   0:00:01.0| 4423.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
|  -0.054|  -1.717|   44.74%|   0:00:00.0| 4425.5M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
|  -0.054|  -1.717|   44.74%|   0:00:00.0| 4425.5M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
|  -0.054|  -1.717|   44.74%|   0:00:00.0| 4425.5M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
|  -0.054|  -1.703|   44.74%|   0:00:00.0| 4425.4M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
|  -0.054|  -1.703|   44.74%|   0:00:01.0| 4425.5M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
+--------+--------+---------+------------+--------+----------------+---------+----------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:25.6 real=0:00:05.0 mem=4425.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:25.6 real=0:00:05.0 mem=4425.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         75 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.054  TNS Slack -1.703 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:31.9/0:00:10.4 (3.1), totSession cpu/real = 0:16:42.8/0:14:12.1 (1.2), mem = 3853.5M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.054
*** Check timing (0:00:00.0)
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
Info: 27 io nets excluded
Info: 74 nets with fixed/cover wires excluded.
Info: 75 clock nets excluded from IPO operation.
Begin: GigaOpt Optimization in WNS mode
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
Info: 27 io nets excluded
Info: 74 nets with fixed/cover wires excluded.
Info: 75 clock nets excluded from IPO operation.
*** WnsOpt #2 [begin] : totSession cpu/real = 0:16:43.6/0:14:12.8 (1.2), mem = 3851.5M
*info: 27 io nets excluded
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
*info: 75 clock nets excluded
*info: 180 no-driver nets excluded.
*info: 74 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.054 TNS Slack -1.703 Density 44.74
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.000|-0.000|
|reg2reg   |-0.054|-1.702|
|HEPG      |-0.054|-1.702|
|All Paths |-0.054|-1.703|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
|  -0.054|   -0.054|  -1.702|   -1.703|   44.74%|   0:00:00.0| 4235.2M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
|  -0.027|   -0.027|  -0.280|   -0.280|   44.82%|   0:00:01.0| 4430.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[21]/D   |
|  -0.003|   -0.003|  -0.003|   -0.003|   44.86%|   0:00:01.0| 4435.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_2_r_reg[21]/D   |
|   0.009|   -0.000|   0.000|   -0.000|   44.93%|   0:00:01.0| 4443.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[18]/D   |
|   0.034|   -0.000|   0.000|   -0.000|   44.95%|   0:00:00.0| 4445.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_1_r_reg[21]/D   |
|   0.037|   -0.003|   0.000|   -0.007|   45.00%|   0:00:01.0| 4453.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_1_r_reg[21]/D   |
|   0.061|   -0.003|   0.000|   -0.007|   45.01%|   0:00:01.0| 4453.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_1_r_reg[21]/D   |
|   0.061|   -0.003|   0.000|   -0.007|   45.01%|   0:00:00.0| 4453.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_1_r_reg[21]/D   |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:23.3 real=0:00:05.0 mem=4453.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
|  -0.003|   -0.003|  -0.007|   -0.007|   45.01%|   0:00:00.0| 4453.8M|av_scan_mode_max|  default| Top_in/pmp_1_r_reg[0]/RB               |
|   0.007|    0.007|   0.000|    0.000|   45.03%|   0:00:00.0| 4472.9M|av_scan_mode_max|  default| Top_in/Buffer/data_buffer_reg[749]/RB  |
|   0.028|    0.028|   0.000|    0.000|   45.05%|   0:00:01.0| 4492.0M|av_scan_mode_max|  default| Top_in/data_0_r_reg[6]/D               |
|   0.051|    0.051|   0.000|    0.000|   45.07%|   0:00:00.0| 4492.0M|av_scan_mode_max|  default| Top_in/buffer_pmp_reg[689]/RB          |
|   0.072|    0.061|   0.000|    0.000|   45.09%|   0:00:00.0| 4492.0M|av_scan_mode_max|  default| Top_in/data_0_r_reg[20]/D              |
|   0.072|    0.061|   0.000|    0.000|   45.09%|   0:00:00.0| 4492.0M|av_scan_mode_max|  default| Top_in/data_0_r_reg[20]/D              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.2 real=0:00:02.0 mem=4492.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.6 real=0:00:07.0 mem=4492.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.072|0.000|
|reg2reg   |0.061|0.000|
|HEPG      |0.061|0.000|
|All Paths |0.061|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.061 TNS Slack 0.000 Density 45.09
*** Starting refinePlace (0:17:27 mem=4466.0M) ***
Total net bbox length = 3.688e+05 (1.755e+05 1.933e+05) (ext = 1.717e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 33.575%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4466.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 418 insts, mean move: 1.23 um, max move: 5.66 um 
	Max move on inst (Top_in/FE_RC_58_0): (436.48, 452.04) --> (435.86, 457.08)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 4468.9MB
Summary Report:
Instances move: 418 (out of 13799 movable)
Instances flipped: 0
Mean displacement: 1.23 um
Max displacement: 5.66 um (Instance: Top_in/FE_RC_58_0) (436.48, 452.04) -> (435.86, 457.08)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
Total net bbox length = 3.690e+05 (1.756e+05 1.934e+05) (ext = 1.717e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 4468.9MB
*** Finished refinePlace (0:17:28 mem=4468.9M) ***
*** maximum move = 5.66 um ***
*** Finished re-routing un-routed nets (4468.9M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=4468.9M) ***
** GigaOpt Optimizer WNS Slack 0.061 TNS Slack 0.000 Density 45.09
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.072|0.000|
|reg2reg   |0.061|0.000|
|HEPG      |0.061|0.000|
|All Paths |0.061|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         75 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:39.3 real=0:00:08.0 mem=4468.9M) ***

*** WnsOpt #2 [finish] : cpu/real = 0:00:44.9/0:00:13.9 (3.2), totSession cpu/real = 0:17:28.5/0:14:26.7 (1.2), mem = 3893.9M
End: GigaOpt Optimization in WNS mode
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
Info: 27 io nets excluded
Info: 74 nets with fixed/cover wires excluded.
Info: 75 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:17:28.9/0:14:27.1 (1.2), mem = 4273.1M
Usable buffer cells for single buffer setup transform:
BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
Number of usable buffer cells above: 14
Reclaim Optimization WNS Slack 0.061  TNS Slack 0.000 Density 45.09
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   45.09%|        -|   0.061|   0.000|   0:00:00.0| 4277.1M|
|   45.09%|        0|   0.061|   0.000|   0:00:00.0| 4287.8M|
|   45.09%|        0|   0.061|   0.000|   0:00:00.0| 4287.8M|
|   45.08%|       10|   0.061|   0.000|   0:00:01.0| 4447.4M|
|   44.94%|      160|   0.065|   0.000|   0:00:02.0| 4447.4M|
|   44.93%|        7|   0.065|   0.000|   0:00:01.0| 4447.4M|
|   44.93%|        0|   0.065|   0.000|   0:00:00.0| 4447.4M|
|   44.93%|        0|   0.065|   0.000|   0:00:00.0| 4447.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.065  TNS Slack 0.000 Density 44.93
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         75 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 323 skipped = 0, called in commitmove = 167, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:20.3) (real = 0:00:08.0) **
*** Starting refinePlace (0:17:49 mem=4447.4M) ***
Total net bbox length = 3.688e+05 (1.756e+05 1.933e+05) (ext = 1.717e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4447.4MB
Summary Report:
Instances move: 0 (out of 13787 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.688e+05 (1.756e+05 1.933e+05) (ext = 1.717e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4447.4MB
*** Finished refinePlace (0:17:50 mem=4447.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4447.4M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=4447.4M) ***
*** AreaOpt #3 [finish] : cpu/real = 0:00:21.5/0:00:08.9 (2.4), totSession cpu/real = 0:17:50.5/0:14:36.0 (1.2), mem = 4447.4M
End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:09, mem=3911.98M, totSessionCpu=0:17:51).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:17:51 mem=3912.0M) ***
*** Finished SKP initialization (cpu=0:00:01.9, real=0:00:01.0)***
Timing cost in AAE based: 194471.1933026535552926
Move report: Detail placement moves 2220 insts, mean move: 5.85 um, max move: 100.62 um 
	Max move on inst (FE_OFC1155_n_logic1): (1126.54, 467.16) --> (1076.32, 416.76)
	Runtime: CPU: 0:00:15.8 REAL: 0:00:13.0 MEM: 3940.3MB
Summary Report:
Instances move: 2220 (out of 13787 movable)
Instances flipped: 0
Mean displacement: 5.85 um
Max displacement: 100.62 um (Instance: FE_OFC1155_n_logic1) (1126.54, 467.16) -> (1076.32, 416.76)
	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: BUF1
Runtime: CPU: 0:00:15.8 REAL: 0:00:13.0 MEM: 3940.3MB
*** Finished refinePlace (0:18:06 mem=3940.3M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 32964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3163
[NR-eGR] #PG Blockages       : 32964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 74  Num Prerouted Wires = 7423
[NR-eGR] Read 14104 nets ( ignored 74 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14003
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14003 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 3.658990e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1  (1H)           109   44690 
[NR-eGR]  metal2  (2V)        164790   56110 
[NR-eGR]  metal3  (3H)        184885    4002 
[NR-eGR]  metal4  (4V)         55500     201 
[NR-eGR]  metal5  (5H)         12899      10 
[NR-eGR]  metal6  (6V)           358       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       418542  105013 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 365803um
[NR-eGR] Total length: 418542um, number of vias: 105013
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.59 sec, Real: 0.80 sec, Curr Mem: 3835.90 MB )
Extraction called for design 'CHIP' of instances=14190 and nets=14286 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3817.898M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:18:08.8/0:14:50.8 (1.2), mem = 3837.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         75 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.4), totSession cpu/real = 0:18:08.9/0:14:50.9 (1.2), mem = 3837.0M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3821.99)
Total number of fetched objects 14173
End delay calculation. (MEM=4144.99 CPU=0:00:06.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4144.99 CPU=0:00:08.6 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:18:21.2/0:14:53.3 (1.2), mem = 4145.0M
Info: 15 top-level, potential tri-state nets excluded from IPO operation.
Info: 27 io nets excluded
Info: 74 nets with fixed/cover wires excluded.
Info: 75 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    16|    22|    -3.67|     1|     2|    -0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0| 44.93%|          |         |
|    15|    15|    -3.67|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       1| 44.93%| 0:00:00.0|  4385.0M|
|    15|    15|    -3.67|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0| 44.93%| 0:00:00.0|  4385.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         75 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    15 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=4385.0M) ***

*** DrvOpt #5 [finish] : cpu/real = 0:00:08.6/0:00:06.8 (1.3), totSession cpu/real = 0:18:29.8/0:15:00.1 (1.2), mem = 3866.0M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:18:30 mem=3866.0M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 33.590%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3866.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3867.9MB
Summary Report:
Instances move: 0 (out of 13787 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 3867.9MB
*** Finished refinePlace (0:18:31 mem=3867.9M) ***
Register exp ratio and priority group on 0 nets on 14104 nets : 

Active setup views:
 av_scan_mode_max
  Dominating endpoints: 5806
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=14190 and nets=14286 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3799.516M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3843.97)
Total number of fetched objects 14173
End delay calculation. (MEM=4151.38 CPU=0:00:06.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4151.38 CPU=0:00:08.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:02.0 totSessionCpu=0:18:43 mem=4151.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:58, real = 0:01:18, mem = 2366.1M, totSessionCpu=0:18:43 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.058  |  0.058  |  0.063  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |     15 (15)      |
|   max_fanout   |      0 (0)       |     0      |     45 (45)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.932%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:03:01, real = 0:01:22, mem = 2367.0M, totSessionCpu=0:18:47 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:03:00.8/0:01:22.4 (2.2), totSession cpu/real = 0:18:47.5/0:15:07.7 (1.2), mem = 3879.0M
<CMD> saveDesign DBS/CTS
#% Begin save design ... (date=06/04 00:05:50, mem=2291.6M)
% Begin Save ccopt configuration ... (date=06/04 00:05:50, mem=2291.6M)
% End Save ccopt configuration ... (date=06/04 00:05:51, total cpu=0:00:00.2, real=0:00:01.0, peak res=2292.6M, current mem=2292.6M)
% Begin Save netlist data ... (date=06/04 00:05:51, mem=2292.6M)
Writing Binary DB to DBS/CTS.dat/vbin/CHIP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=06/04 00:05:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=2293.8M, current mem=2293.8M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file DBS/CTS.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=06/04 00:05:51, mem=2294.4M)
Saving AAE Data ...
% End Save AAE data ... (date=06/04 00:05:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2294.4M, current mem=2294.4M)
Saving preference file DBS/CTS.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file DBS/CTS.dat/CHIP.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Tue Jun  4 00:05:51 2024)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file DBS/CTS.dat/CHIP.prop
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:01.0 mem=3899.1M) ***
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:01.0 mem=3899.1M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=3883.1M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 1 : CPU = 0 : MEM = 0.
#Saving pin access data to file DBS/CTS.dat/CHIP.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=06/04 00:05:53, mem=2294.1M)
% End Save power constraints data ... (date=06/04 00:05:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=2294.1M, current mem=2294.1M)
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design CTS.dat
#% End save design ... (date=06/04 00:05:54, total cpu=0:00:01.9, real=0:00:04.0, peak res=2330.7M, current mem=2293.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithLithoDriven 1
<CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2295.17 (MB), peak = 2659.39 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                1
setNanoRouteMode -droutePostRouteLithoRepair        true
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               53.9
setNanoRouteMode -routeAntennaCellName              ANTENNA
setNanoRouteMode -routeBottomRoutingLayer           1
setNanoRouteMode -routeInsertAntennaDiode           true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -routeTopRoutingLayer              6
setNanoRouteMode -routeWithLithoDriven              true
setNanoRouteMode -routeWithSiDriven                 true
setNanoRouteMode -routeWithTimingDriven             true
setNanoRouteMode -timingEngine                      {}
setExtractRCMode -engine                            preRoute
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setSIMode -separate_delta_delay_on_data             true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3829.6M, init mem=3829.6M)
IO instance overlap:78
*info: Placed = 13860          (Fixed = 73)
*info: Unplaced = 0           
Placement Density:44.93%(370751/825135)
Placement Density (including fixed std cells):44.93%(370751/825135)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=3829.6M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (74) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3829.6M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Jun  4 00:06:19 2024
#
#Generating timing data, please wait...
#14104 total nets, 14077 already routed, 14077 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2125.35 (MB), peak = 2659.39 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 4.000 (ns)
#OPT Pruned View (First enabled view): av_scan_mode_max
#Default setup view is reset to av_func_mode_max.
#Default setup view av_func_mode_max is changed to av_scan_mode_max.
#Stage 1: cpu time = 00:00:13, elapsed time = 00:00:06, memory = 2350.11 (MB), peak = 2659.39 (MB)
#Library Standard Delay: 53.90ps
#Slack threshold: 107.80ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2351.42 (MB), peak = 2659.39 (MB)
#Stage 3: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2362.57 (MB), peak = 2659.39 (MB)
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2362.57 (MB), peak = 2659.39 (MB)
#Current view: av_func_mode_max av_scan_mode_max 
#Current enabled view: av_scan_mode_max 
#Generating timing data took: cpu time = 00:00:20, elapsed time = 00:00:11, memory = 2360.05 (MB), peak = 2659.39 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=14286)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Start routing data preparation on Tue Jun  4 00:06:31 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 14284 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2377.87 (MB), peak = 2659.39 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2384.93 (MB), peak = 2659.39 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2388.13 (MB), peak = 2659.39 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 209 (skipped).
#Total number of routable nets = 14077.
#Total number of nets in the design = 14286.
#14020 routable nets do not have any wires.
#57 routable nets have routed wires.
#14020 nets will be global routed.
#17 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#57 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#
#Finished routing data preparation on Tue Jun  4 00:06:33 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.34 (MB)
#Total memory = 2388.65 (MB)
#Peak memory = 2659.39 (MB)
#
#
#Start global routing on Tue Jun  4 00:06:33 2024
#
#
#Start global routing initialization on Tue Jun  4 00:06:33 2024
#
#Number of eco nets is 17
#
#Start global routing data preparation on Tue Jun  4 00:06:33 2024
#
#Start routing resource analysis on Tue Jun  4 00:06:33 2024
#
#Routing resource analysis is done on Tue Jun  4 00:06:33 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         698        1713       25921    60.89%
#  metal2         V        1191         986       25921    38.91%
#  metal3         H        1443         968       25921    36.79%
#  metal4         V        1150        1027       25921    44.37%
#  metal5         H        1312        1099       25921    44.14%
#  metal6         V         339         205       25921    37.53%
#  --------------------------------------------------------------
#  Total                   6134      47.80%      155526    43.77%
#
#  75 nets (0.52%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jun  4 00:06:33 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2395.27 (MB), peak = 2659.39 (MB)
#
#
#Global routing initialization is done on Tue Jun  4 00:06:33 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2395.34 (MB), peak = 2659.39 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2422.65 (MB), peak = 2659.39 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2426.94 (MB), peak = 2659.39 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 209 (skipped).
#Total number of routable nets = 14077.
#Total number of nets in the design = 14286.
#
#14077 routable nets have routed wires.
#17 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#57 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 17           14003  
#------------------------------------------------
#        Total                 17           14003  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 74           14003  
#------------------------------------------------
#        Total                 74           14003  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  metal1        0(0.00%)      0(0.00%)   (0.00%)
#  metal2        6(0.04%)      2(0.01%)   (0.05%)
#  metal3        0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      6(0.01%)      2(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal2(V)    |             88.00 |            176.00 |   161.27   221.75   201.59  1108.79 |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal2)    88.00 | (metal2)   176.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 75
#Total wire length = 392518 um.
#Total half perimeter of net bounding box = 396774 um.
#Total wire length on LAYER metal1 = 2747 um.
#Total wire length on LAYER metal2 = 151653 um.
#Total wire length on LAYER metal3 = 175079 um.
#Total wire length on LAYER metal4 = 51598 um.
#Total wire length on LAYER metal5 = 11442 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 69530
#Up-Via Summary (total 69530):
#           
#-----------------------
# metal1          42002
# metal2          23871
# metal3           3499
# metal4            158
#-----------------------
#                 69530 
#
#Total number of involved regular nets 2545
#Maximum src to sink distance  1884.9
#Average of max src_to_sink distance  67.1
#Average of ave src_to_sink distance  48.8
#Total number of involved priority nets 17
#Maximum src to sink distance for priority net 253.1
#Average of max src_to_sink distance for priority net 185.4
#Average of ave src_to_sink distance for priority net 98.8
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 30.68 (MB)
#Total memory = 2419.33 (MB)
#Peak memory = 2659.39 (MB)
#
#Finished global routing on Tue Jun  4 00:06:39 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2416.60 (MB), peak = 2659.39 (MB)
#Start Track Assignment.
#Done with 13335 horizontal wires in 5 hboxes and 14188 vertical wires in 5 hboxes.
#Done with 2936 horizontal wires in 5 hboxes and 3569 vertical wires in 5 hboxes.
#Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      2618.10 	  0.77%  	  0.00% 	  0.76%
# metal2    145516.85 	  0.15%  	  0.00% 	  0.08%
# metal3    149708.91 	  0.10%  	  0.00% 	  0.02%
# metal4     39255.16 	  0.00%  	  0.00% 	  0.00%
# metal5     11304.46 	  0.00%  	  0.00% 	  0.00%
# metal6         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      348403.48  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 75
#Total wire length = 381286 um.
#Total half perimeter of net bounding box = 396774 um.
#Total wire length on LAYER metal1 = 2718 um.
#Total wire length on LAYER metal2 = 147492 um.
#Total wire length on LAYER metal3 = 168330 um.
#Total wire length on LAYER metal4 = 51319 um.
#Total wire length on LAYER metal5 = 11427 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 69530
#Up-Via Summary (total 69530):
#           
#-----------------------
# metal1          42002
# metal2          23871
# metal3           3499
# metal4            158
#-----------------------
#                 69530 
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2413.43 (MB), peak = 2659.39 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner RC_best /home/raid7_2/user12/r2945050/ICDLab/APR/FireIce/icecaps.tch 25.000000 (real) 
#Corner RC_worst /home/raid7_2/user12/r2945050/ICDLab/APR/FireIce/icecaps.tch 25.000000 (real) 
#ME1_C -> metal1 (1)
#ME2_C -> metal2 (2)
#ME3_C -> metal3 (3)
#ME4_C -> metal4 (4)
#ME5_C -> metal5 (5)
#ME6_C -> metal6 (6)
#SADV_On
# Corner(s) : 
#RC_best [25.00] 
#RC_worst [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/raid7_2/user12/r2945050/ICDLab/APR/FireIce/icecaps.tch
#found RESMODEL /home/raid7_2/user12/r2945050/ICDLab/APR/FireIce/icecaps.tch 25.000000 
#number model r/c [1,1] [6,147] read
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2418.02 (MB), peak = 2659.39 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.08 (MB)
#Total memory = 2426.57 (MB)
#Peak memory = 2659.39 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 2240 horizontal wires in 5 hboxes and 2539 vertical wires in 5 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#7x7 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 25 hboxes with 8 threads on machine with  Xeon 2.40GHz 15360KB Cache 24CPU...
#Process 0 special clock nets for rc extraction
#Total 14077 nets were built. 261 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:08, elapsed time = 00:00:02 .
#   Increased memory =   182.95 (MB), total memory =  2609.00 (MB), peak memory =  2659.39 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2482.32 (MB), peak = 2659.39 (MB)
#RC Statistics: 0 Res, 30453 Ground Cap, 0 XCap (Edge to Edge)
#Register nets and terms for rcdb /tmp/innovus_temp_31065_cad16_r2945050_pefYA5/nr31065_HykUlb.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 75145 nodes, 61068 edges, and 0 xcaps
#261 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/nr31065_HykUlb.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4136.422M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/nr31065_HykUlb.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell CHIP has rcdb /tmp/innovus_temp_31065_cad16_r2945050_pefYA5/nr31065_HykUlb.rcdb.d specified
Cell CHIP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:01.0 mem: 4108.422M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:14
#Elapsed time = 00:00:07
#Increased memory = 53.86 (MB)
#Total memory = 2467.29 (MB)
#Peak memory = 2659.39 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 4.000 (ns)
#Stage 1: cpu time = 00:00:17, elapsed time = 00:00:04, memory = 2473.54 (MB), peak = 2659.39 (MB)
#Library Standard Delay: 53.90ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2474.47 (MB), peak = 2659.39 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2475.11 (MB), peak = 2659.39 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 2.704156 (late)
*** writeDesignTiming (0:00:01.7) ***
#Stage 4: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2472.13 (MB), peak = 2659.39 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 14077
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:20:07, real=0:16:37, peak res=2659.4M, current mem=2234.7M)
CHIP
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2245.6M, current mem=2245.6M)
Current (total cpu=0:20:07, real=0:16:37, peak res=2659.4M, current mem=2245.6M)
Current (total cpu=0:20:07, real=0:16:37, peak res=2659.4M, current mem=2245.6M)
CHIP
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2245.9M, current mem=2245.9M)
Current (total cpu=0:20:08, real=0:16:37, peak res=2659.4M, current mem=2245.9M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2246.03 (MB), peak = 2659.39 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 14077
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 417 horizontal wires in 5 hboxes and 541 vertical wires in 5 hboxes.
#Done with 69 horizontal wires in 5 hboxes and 170 vertical wires in 5 hboxes.
#Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      2618.10 	  0.77%  	  0.00% 	  0.76%
# metal2    145016.77 	  0.11%  	  0.00% 	  0.08%
# metal3    149707.77 	  0.08%  	  0.00% 	  0.02%
# metal4     39252.08 	  0.00%  	  0.00% 	  0.00%
# metal5     11303.22 	  0.00%  	  0.00% 	  0.00%
# metal6         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      347897.94  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 75
#Total wire length = 380931 um.
#Total half perimeter of net bounding box = 396774 um.
#Total wire length on LAYER metal1 = 2718 um.
#Total wire length on LAYER metal2 = 147087 um.
#Total wire length on LAYER metal3 = 168379 um.
#Total wire length on LAYER metal4 = 51321 um.
#Total wire length on LAYER metal5 = 11426 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 69530
#Up-Via Summary (total 69530):
#           
#-----------------------
# metal1          42002
# metal2          23871
# metal3           3499
# metal4            158
#-----------------------
#                 69530 
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2248.10 (MB), peak = 2659.39 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:56
#Elapsed time = 00:00:28
#Increased memory = -126.58 (MB)
#Total memory = 2248.11 (MB)
#Peak memory = 2659.39 (MB)
#Using superthreading with total 8 threads.
#
#Server cad16.ee.ntu.edu.tw is up on port 49697 ...
#
#Start reading timing information from file .timing_file_31065.tif.gz ...
#Read in timing information for 27 ports, 13887 instances from timing file .timing_file_31065.tif.gz.
#
#Start Detail Routing..
#
#Start litho driven routing to prevent litho hotspot patterns.
#start initial detail routing ...
#    Client 1 from cad16.ee.ntu.edu.tw is connected
#    Sending design data to client 1 on host cad16.
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        2        2        4
#	metal2        2       10       12
#	Totals        4       12       16
#2928 out of 14190 instances (20.6%) need to be verified(marked ipoed), dirty area = 3.0%.
#31.0% of the total area is being checked for drcs
#31.0% of the total area was checked
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        2        2        4
#	metal2        2       10       12
#	Totals        4       12       16
#    client cpu time = 00:00:10, memory = 81.78 (MB)
#cpu time = 00:01:40, elapsed time = 00:00:12, memory = 2287.29 (MB), peak = 2659.39 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    client cpu time = 00:00:01, memory = 82.71 (MB)
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2287.17 (MB), peak = 2659.39 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 75
#Total wire length = 425536 um.
#Total half perimeter of net bounding box = 396774 um.
#Total wire length on LAYER metal1 = 24961 um.
#Total wire length on LAYER metal2 = 165227 um.
#Total wire length on LAYER metal3 = 155028 um.
#Total wire length on LAYER metal4 = 67840 um.
#Total wire length on LAYER metal5 = 12481 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 72706
#Up-Via Summary (total 72706):
#           
#-----------------------
# metal1          42941
# metal2          24560
# metal3           5013
# metal4            192
#-----------------------
#                 72706 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:44
#Elapsed time = 00:00:13
#Increased memory = 39.06 (MB)
#Total memory = 2287.17 (MB)
#Peak memory = 2659.39 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:44
#Elapsed time = 00:00:13
#Increased memory = 39.07 (MB)
#Total memory = 2287.18 (MB)
#Peak memory = 2659.39 (MB)
#	no debugging net set
#Client cpu time = 00:01:00
#Client peak memory = 339.43 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:01
#Elapsed time = 00:00:53
#Increased memory = -26.67 (MB)
#Total memory = 2267.50 (MB)
#Peak memory = 2659.39 (MB)
#Number of warnings = 2
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jun  4 00:07:12 2024
#
#***Restoring views
#Default setup view is reset to av_func_mode_max.

detailRoute

#Start detailRoute on Tue Jun  4 00:07:14 2024
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=14286)
#Start reading timing information from file .timing_file_31065.tif.gz ...
#Read in timing information for 27 ports, 13887 instances from timing file .timing_file_31065.tif.gz.
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#WARNING (NRDR-247) Option droutePostRouteLithoRepair was disabled by option droutePostRouteSpreadWire . Please set them to false for doing litho repair.
#Start routing data preparation on Tue Jun  4 00:07:15 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 14284 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2219.28 (MB), peak = 2659.39 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2221.96 (MB), peak = 2659.39 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Jun  4 00:07:17 2024
#
#
#Start Post Route Wire Spread.
#Done with 1517 horizontal wires in 11 hboxes and 1382 vertical wires in 11 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 75
#Total wire length = 428631 um.
#Total half perimeter of net bounding box = 396774 um.
#Total wire length on LAYER metal1 = 25017 um.
#Total wire length on LAYER metal2 = 166114 um.
#Total wire length on LAYER metal3 = 156433 um.
#Total wire length on LAYER metal4 = 68581 um.
#Total wire length on LAYER metal5 = 12486 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 72706
#Up-Via Summary (total 72706):
#           
#-----------------------
# metal1          42941
# metal2          24560
# metal3           5013
# metal4            192
#-----------------------
#                 72706 
#
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2221.50 (MB), peak = 2659.39 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 75
#Total wire length = 428631 um.
#Total half perimeter of net bounding box = 396774 um.
#Total wire length on LAYER metal1 = 25017 um.
#Total wire length on LAYER metal2 = 166114 um.
#Total wire length on LAYER metal3 = 156433 um.
#Total wire length on LAYER metal4 = 68581 um.
#Total wire length on LAYER metal5 = 12486 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 72706
#Up-Via Summary (total 72706):
#           
#-----------------------
# metal1          42941
# metal2          24560
# metal3           5013
# metal4            192
#-----------------------
#                 72706 
#
#	no debugging net set
#
#detailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:04
#Increased memory = -9.23 (MB)
#Total memory = 2213.30 (MB)
#Peak memory = 2659.39 (MB)
#Number of warnings = 1
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Tue Jun  4 00:07:18 2024
#
#Default setup view is reset to av_func_mode_max.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:03:11, elapsed time = 00:00:59, memory = 2208.38 (MB), peak = 2659.39 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPESI-3086         12  The cell '%s' does not have characterize...
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 22 warning(s), 0 error(s)

<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserDelete -tool CheckPlace
Deleted 78 violation(s).
<CMD_INTERNAL> violationBrowserClose
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
*** timeDesign #3 [begin] : totSession cpu/real = 0:22:05.0/0:17:28.0 (1.3), mem = 3824.4M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'CHIP' of instances=14190 and nets=14286 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RC_worst
 Corner: RC_best
extractDetailRC Option : -outfile /tmp/innovus_temp_31065_cad16_r2945050_pefYA5/CHIP_31065_p7SzHt.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3816.4M)
Extracted 10.0017% (CPU Time= 0:00:00.7  MEM= 3862.5M)
Extracted 20.0014% (CPU Time= 0:00:00.8  MEM= 3862.5M)
Extracted 30.0011% (CPU Time= 0:00:01.1  MEM= 3862.5M)
Extracted 40.0018% (CPU Time= 0:00:01.2  MEM= 3862.5M)
Extracted 50.0015% (CPU Time= 0:00:01.3  MEM= 3862.5M)
Extracted 60.0012% (CPU Time= 0:00:01.4  MEM= 3862.5M)
Extracted 70.0019% (CPU Time= 0:00:01.5  MEM= 3862.5M)
Extracted 80.0016% (CPU Time= 0:00:01.8  MEM= 3862.5M)
Extracted 90.0013% (CPU Time= 0:00:02.1  MEM= 3866.5M)
Extracted 100% (CPU Time= 0:00:02.3  MEM= 3866.5M)
Number of Extracted Resistors     : 181375
Number of Extracted Ground Cap.   : 188829
Number of Extracted Coupling Cap. : 278760
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_worst
 Corner: RC_best
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3850.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.7  Real Time: 0:00:04.0  MEM: 3850.492M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=3850.49 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4010.91)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
AAE_INFO: Cdb files are: 
 	celtic/u18_ss.cdb
	celtic/u18_ff.cdb
 
AAE_INFO: 8 threads acquired from CTE.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 14173
AAE_INFO-618: Total number of nets in the design is 14286,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=4554.65 CPU=0:00:09.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4395.26 CPU=0:00:12.3 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4395.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4395.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=4255.52)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 14173. 
Glitch Analysis: View av_scan_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_scan_mode_max -- Total Number of Nets Analyzed = 27. 
Total number of fetched objects 14173
AAE_INFO-618: Total number of nets in the design is 14286,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4591.84 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4591.84 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:19.4 real=0:00:07.0 totSessionCpu=0:22:28 mem=4589.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.129  |  1.129  |  1.171  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |     15 (15)      |
|   max_fanout   |      0 (0)       |     0      |     45 (45)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.932%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 28.13 sec
Total Real time: 16.0 sec
Total Memory Usage: 4306.664062 Mbytes
Reset AAE Options
*** timeDesign #3 [finish] : cpu/real = 0:00:28.1/0:00:16.1 (1.7), totSession cpu/real = 0:22:33.1/0:17:44.1 (1.3), mem = 4306.7M
<CMD> saveDesign DBS/Route
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/04 00:08:30, mem=2724.0M)
% Begin Save ccopt configuration ... (date=06/04 00:08:30, mem=2724.0M)
% End Save ccopt configuration ... (date=06/04 00:08:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=2724.2M, current mem=2724.2M)
% Begin Save netlist data ... (date=06/04 00:08:30, mem=2724.2M)
Writing Binary DB to DBS/Route.dat/vbin/CHIP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=06/04 00:08:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2725.5M, current mem=2725.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file DBS/Route.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=06/04 00:08:30, mem=2725.9M)
Saving AAE Data ...
% End Save AAE data ... (date=06/04 00:08:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2725.9M, current mem=2725.9M)
Saving preference file DBS/Route.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file DBS/Route.dat/CHIP.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Tue Jun  4 00:08:31 2024)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file DBS/Route.dat/CHIP.prop
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4396.8M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=4388.8M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=4372.8M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file DBS/Route.dat/CHIP.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=06/04 00:08:33, mem=2726.7M)
% End Save power constraints data ... (date=06/04 00:08:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=2726.7M, current mem=2726.7M)
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design Route.dat
#% End save design ... (date=06/04 00:08:34, total cpu=0:00:02.2, real=0:00:04.0, peak res=2764.8M, current mem=2726.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLER64 FILLER32 FILLER16 FILLER8 FILLER4 FILLER2 FILLER1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 1350 filler insts (cell FILLER64 / prefix FILLER).
*INFO:   Added 247 filler insts (cell FILLER32 / prefix FILLER).
*INFO:   Added 563 filler insts (cell FILLER16 / prefix FILLER).
*INFO:   Added 1308 filler insts (cell FILLER8 / prefix FILLER).
*INFO:   Added 3214 filler insts (cell FILLER4 / prefix FILLER).
*INFO:   Added 6384 filler insts (cell FILLER2 / prefix FILLER).
*INFO:   Added 6012 filler insts (cell FILLER1 / prefix FILLER).
*INFO: Total 19078 filler insts added - prefix FILLER (CPU: 0:00:02.5).
For 19078 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report CHIP.drc.rpt                    # string, default="", user setting
 *** Starting Verify DRC (MEM: 4326.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 5 finished.
 VERIFY DRC ...... Thread : 4 finished.
 VERIFY DRC ...... Thread : 1 finished.
 VERIFY DRC ...... Thread : 0 finished.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:04.7  ELAPSED TIME: 2.00  MEM: 455.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyProcessAntenna -report CHIP.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: CHIP.antenna.rpt
LEF Macro File: CHIP.antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.9  MEM: 0.000M)

<CMD> verifyConnectivity -net {VCC GND} -type special -noUnroutedNet -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jun  4 00:09:49 2024

Design Name: CHIP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1349.7400, 1350.1600)
Error Limit = 1000; Warning Limit = 50
Check specified nets
Use 8 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Jun  4 00:09:49 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 0.000M)

<CMD> saveDesign DBS/CoreFiller
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/04 00:10:06, mem=2775.8M)
% Begin Save ccopt configuration ... (date=06/04 00:10:06, mem=2775.8M)
% End Save ccopt configuration ... (date=06/04 00:10:07, total cpu=0:00:00.2, real=0:00:01.0, peak res=2775.8M, current mem=2774.3M)
% Begin Save netlist data ... (date=06/04 00:10:07, mem=2774.3M)
Writing Binary DB to DBS/CoreFiller.dat/vbin/CHIP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=06/04 00:10:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2774.3M, current mem=2774.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file DBS/CoreFiller.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=06/04 00:10:07, mem=2774.3M)
Saving AAE Data ...
% End Save AAE data ... (date=06/04 00:10:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2774.3M, current mem=2774.3M)
Saving preference file DBS/CoreFiller.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file DBS/CoreFiller.dat/CHIP.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Tue Jun  4 00:10:08 2024)
Saving property file DBS/CoreFiller.dat/CHIP.prop
** Saving stdCellPlacement_binary (version# 2) ...
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4525.9M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Save Adaptive View Pruning View Names to Binary file
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=4517.9M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=4501.8M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file DBS/CoreFiller.dat/CHIP.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=06/04 00:10:10, mem=2774.8M)
% End Save power constraints data ... (date=06/04 00:10:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=2774.8M, current mem=2774.8M)
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design CoreFiller.dat
#% End save design ... (date=06/04 00:10:10, total cpu=0:00:02.3, real=0:00:04.0, peak res=2775.8M, current mem=2775.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveNetlist CHIP.v
Writing Netlist "CHIP.v" ...
<CMD> setAnalysisMode -analysisType bcwc
<CMD> write_sdf -max_view av_func_mode_max -min_view av_func_mode_min -edges noedge -splitsetuphold -remashold -splitrecrem -min_period_edges none CHIP.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE DB initialization (MEM=4275.83 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
AAE_INFO: resetNetProps viewIdx 2 
AAE_INFO: resetNetProps viewIdx 3 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4275.83)
AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
AAE_INFO: Cdb files are: 
 	celtic/u18_ss.cdb
	celtic/u18_ff.cdb
 
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 14173
AAE_INFO-618: Total number of nets in the design is 14286,  99.4 percent of the nets selected for SI analysis
Total number of fetched objects 14173
AAE_INFO-618: Total number of nets in the design is 14286,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=4782.56 CPU=0:00:13.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4623.17 CPU=0:00:17.0 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4623.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 4623.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=4293.17)
Total number of fetched objects 14173
AAE_INFO-618: Total number of nets in the design is 14286,  0.4 percent of the nets selected for SI analysis
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 14173. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 27. 
Total number of fetched objects 14173
AAE_INFO-618: Total number of nets in the design is 14286,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4654.55 CPU=0:00:01.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4654.55 CPU=0:00:01.1 REAL=0:00:00.0)
<CMD> set dbgLefDefOutVersion 5.8
<CMD> global dbgLefDefOutVersion
<CMD> set dbgLefDefOutVersion 5.8
<CMD> defOut -floorplan -netlist -scanChain -routing CHIP.def
Writing DEF file 'CHIP.def', current time is Tue Jun  4 00:11:18 2024 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'CHIP.def' is written, current time is Tue Jun  4 00:11:19 2024 ...
<CMD> set dbgLefDefOutVersion 5.8
<CMD> set dbgLefDefOutVersion 5.8
invalid command name "Innovus"
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_i_6 -loc 190.72 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_i_6' is placed at (190720, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_i_7 -loc 303.93 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_i_7' is placed at (303930, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_0 -loc 417.14 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_0' is placed at (417140, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_CoreVSS2 -loc 530.35 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_CoreVSS2' is placed at (530350, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_CoreVDD2 -loc 643.56 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_CoreVDD2' is placed at (643560, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_1 -loc 756.77 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_1' is placed at (756770, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_2 -loc 869.98 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_2' is placed at (869980, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_8 -loc 983.19 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_8' is placed at (983190, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_9 -loc 1096.4 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_9' is placed at (1096400, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_3 -loc 1349.74 190.76 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_3' is placed at (1349740, 190760) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_4 -loc 1349.74 304.02 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_4' is placed at (1349740, 304020) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_5 -loc 1349.74 417.27 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_5' is placed at (1349740, 417270) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_IOVDD2 -loc 1349.74 530.52 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_IOVDD2' is placed at (1349740, 530520) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_IOVSS2 -loc 1349.74 643.77 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_IOVSS2' is placed at (1349740, 643770) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_6 -loc 1349.74 757.02 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_6' is placed at (1349740, 757020) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_7 -loc 1349.74 870.27 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_7' is placed at (1349740, 870270) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_10 -loc 1349.74 983.52 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_10' is placed at (1349740, 983520) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_11 -loc 1349.74 1096.78 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_11' is placed at (1349740, 1096780) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_13 -loc 1096.4 1350.16 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_13' is placed at (1096400, 1350160) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_12 -loc 983.19 1350.16 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_12' is placed at (983190, 1350160) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_i_0 -loc 869.98 1350.16 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_i_0' is placed at (869980, 1350160) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_layer_num_1 -loc 756.77 1350.16 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_layer_num_1' is placed at (756770, 1350160) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_layer_num_0 -loc 643.56 1350.16 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_layer_num_0' is placed at (643560, 1350160) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_CoreVSS1 -loc 530.35 1350.16 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_CoreVSS1' is placed at (530350, 1350160) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_CoreVDD1 -loc 417.14 1350.16 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_CoreVDD1' is placed at (417140, 1350160) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_rst_n -loc 303.93 1350.16 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_rst_n' is placed at (303930, 1350160) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_clk -loc 190.72 1350.16 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_clk' is placed at (190720, 1350160) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_14 -loc -56.92 1084.2 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_14' is placed at (-56920, 1084200) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_i_5 -loc -56.92 958.36 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_i_5' is placed at (-56920, 958360) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_i_4 -loc -56.92 832.52 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_i_4' is placed at (-56920, 832520) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_IOVSS1 -loc -56.92 706.69 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_IOVSS1' is placed at (-56920, 706690) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_IOVDD1 -loc -56.92 580.86 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_IOVDD1' is placed at (-56920, 580860) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_i_3 -loc -56.92 455.02 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_i_3' is placed at (-56920, 455020) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_i_2 -loc -56.92 329.18 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_i_2' is placed at (-56920, 329180) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_i_1 -loc -56.92 203.34 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_i_1' is placed at (-56920, 203340) which is outside of core box.
<CMD> setDrawView place
<CMD> redraw
wrong # args: should be "innovus"
<CMD> add_text -layer metal5 -pt 1360 550 -label IOVDD -height 10
<CMD> add_text -layer metal5 -pt 1360 660 -label IOVSS -height 10
<CMD> saveDesign DBS/Finish
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/04 00:13:30, mem=2558.4M)
% Begin Save ccopt configuration ... (date=06/04 00:13:31, mem=2558.4M)
% End Save ccopt configuration ... (date=06/04 00:13:31, total cpu=0:00:00.2, real=0:00:00.0, peak res=2558.5M, current mem=2558.5M)
% Begin Save netlist data ... (date=06/04 00:13:31, mem=2558.5M)
Writing Binary DB to DBS/Finish.dat/vbin/CHIP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=06/04 00:13:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2561.0M, current mem=2561.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file DBS/Finish.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=06/04 00:13:31, mem=2561.2M)
Saving AAE Data ...
% End Save AAE data ... (date=06/04 00:13:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2561.2M, current mem=2561.2M)
Saving preference file DBS/Finish.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file DBS/Finish.dat/CHIP.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Tue Jun  4 00:13:32 2024)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file DBS/Finish.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4408.3M) ***
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=4400.3M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=4384.3M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file DBS/Finish.dat/CHIP.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=06/04 00:13:34, mem=2561.4M)
% End Save power constraints data ... (date=06/04 00:13:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=2561.4M, current mem=2561.4M)
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design Finish.dat
#% End save design ... (date=06/04 00:13:34, total cpu=0:00:02.1, real=0:00:03.0, peak res=2561.7M, current mem=2561.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
<CMD> streamOut CHIP.gds -mapFile streamOut.map -merge {./Phantom/fsa0m_a_generic_core_cic.gds ./Phantom/fsa0m_a_t33_generic_io_cic.gds ./Phantom/BONDPAD.gds} -stripes 1 -units 1000 -mode ALL
**WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
Merge file: ./Phantom/fsa0m_a_generic_core_cic.gds has version number: 5
Merge file: ./Phantom/fsa0m_a_t33_generic_io_cic.gds has version number: 5
Merge file: ./Phantom/BONDPAD.gds has version number: 5
Parse flat map file...
**WARN: (IMPOGDS-392):	Unknown layer contact 
Type 'man IMPOGDS-392' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 25
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    235                          DIEAREA
    56                            metal6
    54                            metal5
    52                            metal4
    55                              via5
    50                            metal3
    46                            metal1
    53                              via4
    49                              via2
    47                               via
    51                              via3
    48                            metal2
    106                           metal6
    105                           metal5
    104                           metal4
    103                           metal3
    101                           metal1
    102                           metal2


Stream Out Information Processed for GDS version 5:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          33303

Ports/Pins                             0

Nets                              108071
    metal layer metal1             14371
    metal layer metal2             62102
    metal layer metal3             25715
    metal layer metal4              5760
    metal layer metal5               123

    Via Instances                  72707

Special Nets                         681
    metal layer metal1               543
    metal layer metal4                77
    metal layer metal5                61

    Via Instances                  19309

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               14106
    metal layer metal1              3021
    metal layer metal2              8680
    metal layer metal3              2261
    metal layer metal4               143
    metal layer metal5                 1


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file ./Phantom/fsa0m_a_generic_core_cic.gds to register cell name ......
Scanning GDS file ./Phantom/fsa0m_a_t33_generic_io_cic.gds to register cell name ......
Scanning GDS file ./Phantom/BONDPAD.gds to register cell name ......
Merging GDS file ./Phantom/fsa0m_a_generic_core_cic.gds ......
	****** Merge file: ./Phantom/fsa0m_a_generic_core_cic.gds has version number: 5.
	****** Merge file: ./Phantom/fsa0m_a_generic_core_cic.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file ./Phantom/fsa0m_a_t33_generic_io_cic.gds ......
	****** Merge file: ./Phantom/fsa0m_a_t33_generic_io_cic.gds has version number: 5.
	****** Merge file: ./Phantom/fsa0m_a_t33_generic_io_cic.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file ./Phantom/BONDPAD.gds ......
	****** Merge file: ./Phantom/BONDPAD.gds has version number: 5.
	****** Merge file: ./Phantom/BONDPAD.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
######Streamout is finished!

--------------------------------------------------------------------------------
Exiting Innovus on Tue Jun  4 00:15:17 2024
  Total CPU time:     0:23:19
  Total real time:    0:24:59
  Peak memory (main): 2923.28MB


*** Memory Usage v#1 (Current mem = 4311.469M, initial mem = 387.363M) ***
*** Message Summary: 1369 warning(s), 3 error(s)

--- Ending "Innovus" (totcpu=0:23:48, real=0:24:57, mem=4311.5M) ---
