-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "11/30/2017 03:15:46"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MIPS_System IS
    PORT (
	CLOCK_50 : IN std_logic;
	BUTTON : IN std_logic_vector(2 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	HEX3_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX0_D : BUFFER std_logic_vector(6 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(9 DOWNTO 0)
	);
END MIPS_System;

-- Design Ports Information
-- HEX3_D[0]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[1]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[4]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[0]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[1]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[3]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[6]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[1]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[2]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[3]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[4]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[5]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[6]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[0]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[1]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[3]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[2]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[5]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[6]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[7]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[8]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[9]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- BUTTON[0]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- BUTTON[2]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- BUTTON[1]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF MIPS_System IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_BUTTON : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX3_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX0_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(9 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset_ff~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[2]~1\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[3]~3\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[4]~5\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[5]~7\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[6]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[6]~9\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[7]~11\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[8]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[8]~13\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[9]~14_combout\ : std_logic;
SIGNAL \BUTTON[0]~input_o\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \reset~combout\ : std_logic;
SIGNAL \reset_ff~q\ : std_logic;
SIGNAL \reset_ff~clkctrl_outclk\ : std_logic;
SIGNAL \mips_cpu|hz|stall~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[9]~15\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[10]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ra1_mux|y[2]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ra1_mux|y[3]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[10]~17\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[11]~19\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[12]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[59]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[4]~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[4]~31_combout\ : std_logic;
SIGNAL \mips_cpu|c|hazard|y[1]~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|hazard|y[1]~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Selector8~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|hazard|y[0]~2_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux0~1_combout\ : std_logic;
SIGNAL \Timer|CompareR~18_combout\ : std_logic;
SIGNAL \Decoder|Equal1~6_combout\ : std_logic;
SIGNAL \Timer|Equal2~0_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|Equal1~0_combout\ : std_logic;
SIGNAL \uGPIO|DataOut[0]~3_combout\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~6_combout\ : std_logic;
SIGNAL \Timer|CounterR[0]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[5]~10_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~7_combout\ : std_logic;
SIGNAL \read_data[6]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[57]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[10]~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~0_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardD[1]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~5_combout\ : std_logic;
SIGNAL \Timer|CounterR[7]~47\ : std_logic;
SIGNAL \Timer|CounterR[8]~48_combout\ : std_logic;
SIGNAL \read_data[8]~14_combout\ : std_logic;
SIGNAL \Timer|CompareR~14_combout\ : std_logic;
SIGNAL \Timer|CounterR[8]~49\ : std_logic;
SIGNAL \Timer|CounterR[9]~50_combout\ : std_logic;
SIGNAL \Timer|CounterR[9]~51\ : std_logic;
SIGNAL \Timer|CounterR[10]~52_combout\ : std_logic;
SIGNAL \Timer|CounterR[10]~53\ : std_logic;
SIGNAL \Timer|CounterR[11]~54_combout\ : std_logic;
SIGNAL \Timer|CounterR[11]~55\ : std_logic;
SIGNAL \Timer|CounterR[12]~56_combout\ : std_logic;
SIGNAL \Timer|CounterR[12]~57\ : std_logic;
SIGNAL \Timer|CounterR[13]~58_combout\ : std_logic;
SIGNAL \Timer|CounterR[13]~59\ : std_logic;
SIGNAL \Timer|CounterR[14]~60_combout\ : std_logic;
SIGNAL \Timer|CounterR[14]~61\ : std_logic;
SIGNAL \Timer|CounterR[15]~62_combout\ : std_logic;
SIGNAL \Timer|CounterR[15]~63\ : std_logic;
SIGNAL \Timer|CounterR[16]~64_combout\ : std_logic;
SIGNAL \Timer|CounterR[16]~65\ : std_logic;
SIGNAL \Timer|CounterR[17]~66_combout\ : std_logic;
SIGNAL \Timer|CounterR[17]~67\ : std_logic;
SIGNAL \Timer|CounterR[18]~68_combout\ : std_logic;
SIGNAL \Timer|CounterR[18]~69\ : std_logic;
SIGNAL \Timer|CounterR[19]~70_combout\ : std_logic;
SIGNAL \Timer|CounterR[19]~71\ : std_logic;
SIGNAL \Timer|CounterR[20]~72_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[57]~14_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr1~0_combout\ : std_logic;
SIGNAL \Timer|CompareR~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[50]~21_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardA~2_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[9]~60_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[9]~61_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[58]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[11]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[11]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[25]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[25]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[101]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[22]~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[22]~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[101]~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[21]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~37_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[21]~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[20]~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[20]~46_combout\ : std_logic;
SIGNAL \Timer|CompareR~11_combout\ : std_logic;
SIGNAL \Timer|CounterR[20]~73\ : std_logic;
SIGNAL \Timer|CounterR[21]~74_combout\ : std_logic;
SIGNAL \Timer|CounterR[21]~75\ : std_logic;
SIGNAL \Timer|CounterR[22]~76_combout\ : std_logic;
SIGNAL \Timer|CounterR[22]~77\ : std_logic;
SIGNAL \Timer|CounterR[23]~78_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[60]~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[54]~47_combout\ : std_logic;
SIGNAL \Decoder|Equal3~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[54]~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[70]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[22]~41\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[23]~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|R6[23]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[23]~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[23]~41_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~606_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~607_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~589_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~590_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[101]~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~601_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~602_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~603_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~604_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~595_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~596_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~593_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~594_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~597_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~591_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~592_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~598_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~599_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~600_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~605_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~608_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[15]~609_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[15]~58_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[15]~59_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[62]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[15]~55_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[15]~66_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[15]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[15]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux16~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[15]~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[15]~41_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[14]~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[14]~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[14]~43_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[13]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[13]~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[60]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[11]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[11]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[6]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[54]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[7]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[7]~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[9]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[8]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[7]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[5]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[5]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~2_combout\ : std_logic;
SIGNAL \read_data[1]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[49]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[2]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[2]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[2]~5_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardD[0]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[2]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[2]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[39]~52_combout\ : std_logic;
SIGNAL \read_data[1]~5_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~2_combout\ : std_logic;
SIGNAL \BUTTON[1]~input_o\ : std_logic;
SIGNAL \uGPIO|button1|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|always0~2_combout\ : std_logic;
SIGNAL \uGPIO|BUTTON_StatusR~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[39]~50_combout\ : std_logic;
SIGNAL \read_data[1]~6_combout\ : std_logic;
SIGNAL \uGPIO|always3~0_combout\ : std_logic;
SIGNAL \read_data[1]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[1]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[1]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[1]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[1]~23_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|branch~0_combout\ : std_logic;
SIGNAL \Timer|CompareR~6_combout\ : std_logic;
SIGNAL \Timer|CounterR[23]~79\ : std_logic;
SIGNAL \Timer|CounterR[24]~80_combout\ : std_logic;
SIGNAL \Timer|CounterR[24]~81\ : std_logic;
SIGNAL \Timer|CounterR[25]~82_combout\ : std_logic;
SIGNAL \Timer|CounterR[25]~83\ : std_logic;
SIGNAL \Timer|CounterR[26]~84_combout\ : std_logic;
SIGNAL \Timer|CounterR[26]~85\ : std_logic;
SIGNAL \Timer|CounterR[27]~86_combout\ : std_logic;
SIGNAL \Timer|CounterR[27]~87\ : std_logic;
SIGNAL \Timer|CounterR[28]~88_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[65]~6_combout\ : std_logic;
SIGNAL \Timer|CompareR~5_combout\ : std_logic;
SIGNAL \Timer|CounterR[28]~89\ : std_logic;
SIGNAL \Timer|CounterR[29]~90_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[66]~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[30]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~354_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~355_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~343_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~344_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~341_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~342_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~345_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~346_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~347_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~339_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~340_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~348_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~349_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~350_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~351_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~352_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~353_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~337_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~338_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~356_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[27]~357_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[27]~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[27]~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[27]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[27]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[26]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[26]~34_combout\ : std_logic;
SIGNAL \Timer|CompareR~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[61]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[71]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[24]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[24]~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[23]~43\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[24]~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[24]~39_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[23]~43\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[24]~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[24]~45\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[25]~47\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[26]~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[26]~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[24]~45\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[25]~47\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[26]~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[26]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~375_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~376_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~370_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~371_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~372_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~373_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~368_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~369_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~374_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~365_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~366_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~362_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~363_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~360_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~361_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~364_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~358_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~359_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~367_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~377_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[26]~378_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[26]~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[26]~37_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~400_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~401_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~402_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~403_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~404_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~405_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~406_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~407_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~408_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~409_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~417_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~418_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~414_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~412_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~413_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~415_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~410_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~411_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~416_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~419_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[24]~420_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[24]~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[24]~41_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[24]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[24]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[23]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[23]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~480_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~481_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~463_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~464_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~472_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~473_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~467_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~468_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~469_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~470_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~471_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~465_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~466_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~474_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~475_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~476_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~477_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~478_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~479_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~482_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[21]~483_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[21]~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[21]~47_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[21]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[21]~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~501_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~502_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~484_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~485_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~491_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~492_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~486_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~487_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~488_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~489_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~490_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~493_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~494_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~495_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~496_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~497_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~498_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~499_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~500_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~503_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[20]~504_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[20]~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[20]~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[20]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[67]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[20]~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[20]~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[19]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[19]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[66]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[19]~51_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[19]~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[18]~25_combout\ : std_logic;
SIGNAL \Timer|CompareR~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[55]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[17]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[17]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~549_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~550_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~551_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~552_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~553_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~554_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~555_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~556_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~557_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~558_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~559_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~560_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~561_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~562_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~563_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~547_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~548_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~564_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~565_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~566_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[17]~567_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[17]~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[17]~55_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux14~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[17]~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[64]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[17]~53_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[17]~37_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[16]~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~568_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~569_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~570_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~571_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~572_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~573_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~574_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~575_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~576_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~577_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~585_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~586_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~580_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~581_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~582_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~583_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~578_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~579_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~584_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~587_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[16]~588_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[16]~56_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[16]~57_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[16]~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[16]~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[16]~39_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~33\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~35\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux14~1_combout\ : std_logic;
SIGNAL \Timer|CompareR~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[54]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[64]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[17]~64_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[65]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[65]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[18]~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[18]~72_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[18]~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux13~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[18]~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[18]~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~37\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux13~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~538_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~539_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~540_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~541_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~536_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~537_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~542_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~543_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~544_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~526_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~527_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~533_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~534_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~530_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~531_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~528_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~529_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~532_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~535_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~545_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[18]~546_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[18]~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[18]~53_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~39\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~41\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[20]~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux11~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux11~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[20]~49_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~43\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~45\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~47\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~49\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~51\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~53\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[26]~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux5~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux5~1_combout\ : std_logic;
SIGNAL \Timer|CompareR~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[63]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[73]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[73]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardD[1]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[26]~39_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[26]~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[26]~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~55\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~56_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[27]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux4~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux4~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[74]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[27]~37_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[27]~38_combout\ : std_logic;
SIGNAL \Timer|CompareR~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[64]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[74]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[27]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[27]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[26]~49\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[27]~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[27]~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[26]~49\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[27]~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[27]~51\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[28]~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[28]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[28]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[28]~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[27]~51\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[28]~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[28]~53\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[29]~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[29]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[29]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[29]~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[28]~53\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[29]~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[29]~55\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[30]~56_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[30]~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[29]~55\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[30]~56_combout\ : std_logic;
SIGNAL \Timer|CompareR~4_combout\ : std_logic;
SIGNAL \Timer|CounterR[29]~91\ : std_logic;
SIGNAL \Timer|CounterR[30]~92_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[67]~4_combout\ : std_logic;
SIGNAL \Timer|CounterR[30]~93\ : std_logic;
SIGNAL \Timer|CounterR[31]~94_combout\ : std_logic;
SIGNAL \Timer|CompareR~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[68]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[78]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[31]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[30]~57\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[31]~58_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[31]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[30]~57\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[31]~58_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[31]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[31]~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[31]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[35]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[77]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[30]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~281_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~282_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~274_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~275_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~278_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~279_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~276_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~277_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~280_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~283_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~286_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~287_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~288_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~289_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~284_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~285_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~290_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~291_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~292_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~293_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[30]~294_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[30]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[30]~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[30]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[30]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[30]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[29]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[29]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~312_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~313_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~295_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~296_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~307_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~308_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~309_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~310_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~297_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~298_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~304_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~305_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~299_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~300_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~301_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~302_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~303_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~306_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~311_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~314_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[29]~315_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[29]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[28]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[28]~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~57\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~59\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~60_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[29]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux2~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux2~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[29]~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~61\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~62_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux1~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[30]~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[30]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[34]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[76]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[29]~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[29]~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[75]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~333_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~334_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~316_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~317_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~320_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~321_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~318_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~319_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~322_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~323_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~324_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~325_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~326_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~327_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~330_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~328_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~329_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~331_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~332_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~335_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[28]~336_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[28]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[28]~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~58_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[28]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux3~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux3~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~648_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~649_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~631_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~632_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~643_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~644_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~645_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~646_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~635_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~636_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~637_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~638_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~639_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~633_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~634_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~640_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~641_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~642_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~647_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~650_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[13]~651_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[13]~62_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[13]~63_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[13]~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux18~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[12]~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[12]~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[12]~47_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~664_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~665_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~666_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~667_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~662_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~663_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~668_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~656_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~657_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~654_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~655_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~658_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~659_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~660_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~652_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~653_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~661_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~669_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~670_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~671_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[12]~672_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[12]~64_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[12]~65_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[11]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[11]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[11]~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~123_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~124_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~106_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~107_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~115_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~116_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~112_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~113_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~110_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~111_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~114_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~108_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~109_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~117_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~118_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~119_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~120_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~121_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~122_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~125_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[10]~126_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[10]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[10]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~144_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~145_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~134_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~135_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~127_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~128_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~131_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~132_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~129_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~130_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~133_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~136_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~141_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~139_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~140_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~142_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~137_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~138_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~143_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~146_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[9]~147_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[9]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[9]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[8]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[8]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[55]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[8]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[8]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[8]~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[7]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[7]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[7]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[6]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~207_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~208_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~202_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~203_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~204_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~205_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~192_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~193_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~194_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~195_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~196_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~197_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~198_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~199_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~200_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~201_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~206_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~190_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~191_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~209_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[6]~210_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[6]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[6]~21_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~6_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~8_combout\ : std_logic;
SIGNAL \read_data[5]~23_combout\ : std_logic;
SIGNAL \read_data[5]~24_combout\ : std_logic;
SIGNAL \read_data[5]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[52]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[5]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~211_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~212_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~218_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~219_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~215_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~216_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~213_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~214_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~217_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~220_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~221_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~222_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~225_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~223_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~224_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~226_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~227_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~228_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~229_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~230_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[5]~231_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[5]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[5]~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[4]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~64_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~65_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~71_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~72_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~68_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~69_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~66_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~67_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~70_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~73_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~74_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~75_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~76_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~77_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~78_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~79_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~80_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~81_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~82_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~83_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[3]~84_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[3]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[3]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[2]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[2]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~265_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~266_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~267_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~268_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~262_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~263_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~257_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~258_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~259_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~260_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~261_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~255_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~256_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~264_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~269_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~270_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~271_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~253_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~254_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~272_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[31]~273_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[31]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[31]~27_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[31]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[31]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~63\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~64_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[0]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[0]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux31~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[0]~2_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~1_cout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux31~1_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardC[1]~4_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardC[1]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[0]~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|R22[0]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[0]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[0]~feeder_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~0_combout\ : std_logic;
SIGNAL \uGPIO|DataOut[0]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[37]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[39]~45_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~0_combout\ : std_logic;
SIGNAL \Timer|DataOut[0]~0_combout\ : std_logic;
SIGNAL \Timer|DataOut[0]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[47]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[0]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~45_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~49_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~47_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~51_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~53_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~55_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~56_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~57_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~58_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~59_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~43_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~60_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~61_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~62_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[0]~63_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[0]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[0]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~3\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~5\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~7\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~9\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~11\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~13\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~15\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~17\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~19\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~21\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~23\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~25\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~27\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[14]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[0]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[1]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[1]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~37_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~39_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~41_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[1]~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[1]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[1]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[1]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[1]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux30~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux30~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[48]~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[48]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[1]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[1]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[1]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[4]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[4]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[3]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[2]~1\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[3]~3\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[4]~5\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[5]~7\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[6]~9\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[7]~11\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[8]~13\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[9]~15\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[10]~17\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[11]~19\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[12]~21\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[13]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[13]~60_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[13]~61_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[12]~21\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[13]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[13]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[13]~57_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[13]~45_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~29\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~31\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux16~1_combout\ : std_logic;
SIGNAL \Timer|CompareR~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[52]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[62]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[13]~23\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[14]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[14]~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[14]~58_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[14]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[13]~23\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[14]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[14]~59_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[14]~25\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[15]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[15]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[14]~25\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[15]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[15]~56_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[15]~57_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[15]~27\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[16]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[16]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[15]~27\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[16]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[16]~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[16]~55_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[16]~29\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[17]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[17]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[16]~29\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[17]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[17]~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[17]~53_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[17]~31\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[18]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[18]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[18]~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[17]~31\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[18]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[18]~51_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[18]~33\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[19]~35\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[20]~37\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[21]~39\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[22]~41\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[23]~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[23]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~421_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~422_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~438_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~439_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~433_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~434_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~435_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~436_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~430_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~431_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~427_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~428_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~425_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~426_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~429_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~423_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~424_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~432_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~437_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~440_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[23]~441_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[23]~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[23]~43_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[23]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux8~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux8~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[23]~45_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[70]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[23]~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[101]~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~517_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~518_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~519_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~520_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~514_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~515_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~511_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~512_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~509_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~510_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~513_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~507_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~508_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~516_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~521_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~505_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~506_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~522_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~523_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~524_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[19]~525_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[19]~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[19]~51_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[19]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux12~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux12~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[19]~70_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[19]~71_combout\ : std_logic;
SIGNAL \Timer|CompareR~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[56]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[66]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[19]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[18]~33\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[19]~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[19]~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[19]~49_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[19]~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[19]~35\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[20]~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[20]~47_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[20]~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[20]~37\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[21]~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[21]~45_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[21]~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[21]~39\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[22]~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[22]~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[22]~43_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[22]~40_combout\ : std_logic;
SIGNAL \Timer|CompareR~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[59]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[69]~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[22]~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~449_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~450_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~442_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~443_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~444_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~445_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~446_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~447_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~448_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~451_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~459_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~460_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~452_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~453_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~454_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~455_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~456_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~457_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~458_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~461_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[22]~462_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[22]~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[22]~45_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[22]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux9~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux9~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[69]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[22]~47_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[22]~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[25]~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[25]~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[25]~37_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[25]~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[25]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~396_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~397_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~379_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~380_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~385_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~386_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~383_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~384_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~387_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~388_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~389_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~381_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~382_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~390_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~391_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~392_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~393_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~394_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~395_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~398_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[25]~399_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[25]~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[25]~39_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[25]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux6~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux6~1_combout\ : std_logic;
SIGNAL \Timer|CompareR~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[62]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[72]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[72]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[25]~41_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[25]~42_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardA~1_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardA~0_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardA~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~627_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~628_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~617_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~618_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~612_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~613_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~614_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~615_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~616_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~610_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~611_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~619_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~620_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~621_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~622_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~623_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~624_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~625_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~626_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~629_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[14]~630_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[14]~60_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[14]~61_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[14]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux17~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux17~1_combout\ : std_logic;
SIGNAL \Timer|CompareR~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[51]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[61]~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[61]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[14]~56_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[14]~67_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[60]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[13]~62_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[13]~63_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sze|y[31]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[21]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[21]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux10~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux10~1_combout\ : std_logic;
SIGNAL \Timer|CompareR~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[58]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[68]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[68]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[21]~49_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[21]~68_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[67]~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[20]~69_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[101]~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~102_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~103_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~99_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~97_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~98_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~100_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~95_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~96_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~101_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~92_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~93_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~87_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~88_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~89_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~90_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~91_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~85_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~86_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~94_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~104_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[11]~105_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[11]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[11]~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[11]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux20~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux20~1_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~8_combout\ : std_logic;
SIGNAL \read_data[8]~15_combout\ : std_logic;
SIGNAL \read_data[8]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[55]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[8]~59_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|y[0]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[10]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[10]~26_combout\ : std_logic;
SIGNAL \Timer|CompareR~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[47]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[57]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[10]~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[10]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[10]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[10]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux21~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux21~1_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~9_combout\ : std_logic;
SIGNAL \read_data[6]~21_combout\ : std_logic;
SIGNAL \read_data[6]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[53]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[53]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[6]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[6]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[6]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[6]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[6]~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux25~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux25~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[1]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|y[1]~0_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardD[0]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[5]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[52]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[5]~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[5]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[5]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[5]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux26~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux26~1_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardC[0]~2_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardC[0]~0_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardC[0]~1_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardC[0]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~165_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~166_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~148_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~149_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~160_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~161_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~162_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~163_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~157_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~158_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~150_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~151_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~152_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~153_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~154_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~155_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~156_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~159_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~164_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~167_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[8]~168_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[8]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[8]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[8]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux23~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux23~1_combout\ : std_logic;
SIGNAL \Timer|Equal3~0_combout\ : std_logic;
SIGNAL \Timer|Equal0~15_combout\ : std_logic;
SIGNAL \Timer|Equal0~16_combout\ : std_logic;
SIGNAL \Timer|Equal0~17_combout\ : std_logic;
SIGNAL \Timer|Equal0~18_combout\ : std_logic;
SIGNAL \Timer|Equal0~19_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~7_combout\ : std_logic;
SIGNAL \Timer|Equal0~3_combout\ : std_logic;
SIGNAL \Timer|Equal0~0_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~4_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~3_combout\ : std_logic;
SIGNAL \Timer|Equal0~1_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~5_combout\ : std_logic;
SIGNAL \Timer|Equal0~2_combout\ : std_logic;
SIGNAL \Timer|Equal0~4_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~9_combout\ : std_logic;
SIGNAL \Timer|Equal0~5_combout\ : std_logic;
SIGNAL \Timer|CompareR~1_combout\ : std_logic;
SIGNAL \Timer|Equal0~6_combout\ : std_logic;
SIGNAL \Timer|Equal0~8_combout\ : std_logic;
SIGNAL \Timer|CompareR~22_combout\ : std_logic;
SIGNAL \Timer|Equal0~7_combout\ : std_logic;
SIGNAL \Timer|Equal0~9_combout\ : std_logic;
SIGNAL \Timer|Equal0~12_combout\ : std_logic;
SIGNAL \Timer|Equal0~13_combout\ : std_logic;
SIGNAL \Timer|Equal0~11_combout\ : std_logic;
SIGNAL \Timer|Equal0~10_combout\ : std_logic;
SIGNAL \Timer|Equal0~14_combout\ : std_logic;
SIGNAL \Timer|Equal0~20_combout\ : std_logic;
SIGNAL \Timer|StatusR~0_combout\ : std_logic;
SIGNAL \Timer|always2~0_combout\ : std_logic;
SIGNAL \Timer|CounterR[0]~33\ : std_logic;
SIGNAL \Timer|CounterR[1]~34_combout\ : std_logic;
SIGNAL \Timer|CounterR[1]~35\ : std_logic;
SIGNAL \Timer|CounterR[2]~36_combout\ : std_logic;
SIGNAL \Timer|CounterR[2]~37\ : std_logic;
SIGNAL \Timer|CounterR[3]~38_combout\ : std_logic;
SIGNAL \Timer|CounterR[3]~39\ : std_logic;
SIGNAL \Timer|CounterR[4]~40_combout\ : std_logic;
SIGNAL \Timer|CounterR[4]~41\ : std_logic;
SIGNAL \Timer|CounterR[5]~42_combout\ : std_logic;
SIGNAL \Timer|CounterR[5]~43\ : std_logic;
SIGNAL \Timer|CounterR[6]~44_combout\ : std_logic;
SIGNAL \Timer|CounterR[6]~45\ : std_logic;
SIGNAL \Timer|CounterR[7]~46_combout\ : std_logic;
SIGNAL \read_data[7]~17_combout\ : std_logic;
SIGNAL \read_data[7]~18_combout\ : std_logic;
SIGNAL \read_data[7]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[54]~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[7]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~186_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~187_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~179_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~180_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~181_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~182_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~183_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~184_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~185_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~169_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~170_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~176_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~177_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~173_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~174_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~171_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~172_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~175_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~178_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~188_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[7]~189_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[7]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[7]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[7]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux24~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux24~1_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~0_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~1_combout\ : std_logic;
SIGNAL \Timer|Equal2~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[41]~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[41]~51_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~4_combout\ : std_logic;
SIGNAL \read_data[9]~11_combout\ : std_logic;
SIGNAL \read_data[9]~12_combout\ : std_logic;
SIGNAL \read_data[9]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[56]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[56]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[9]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[9]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[9]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[9]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[9]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux22~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux22~1_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[4]~1_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~2_combout\ : std_logic;
SIGNAL \Timer|CompareR[4]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[53]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[63]~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[63]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[16]~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[16]~65_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[16]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux15~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux15~1_combout\ : std_logic;
SIGNAL \Decoder|Equal1~2_combout\ : std_logic;
SIGNAL \Decoder|Equal1~0_combout\ : std_logic;
SIGNAL \Decoder|Equal1~3_combout\ : std_logic;
SIGNAL \Decoder|Equal1~1_combout\ : std_logic;
SIGNAL \Decoder|Equal1~4_combout\ : std_logic;
SIGNAL \Decoder|Equal1~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[41]~53_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~3_combout\ : std_logic;
SIGNAL \read_data[3]~8_combout\ : std_logic;
SIGNAL \read_data[3]~9_combout\ : std_logic;
SIGNAL \read_data[3]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[50]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[50]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[3]~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[3]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sl16|y[3]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[3]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[3]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux28~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux28~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[3]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|y[3]~2_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardC[1]~5_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardC[1]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[4]~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~241_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~242_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~234_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~235_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~236_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~237_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~238_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~239_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~240_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~243_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~244_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~245_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~246_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~247_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~248_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~249_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~250_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~232_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~233_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~251_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[4]~252_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[4]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[4]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux27~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux27~1_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~9_combout\ : std_logic;
SIGNAL \read_data[4]~26_combout\ : std_logic;
SIGNAL \read_data[4]~27_combout\ : std_logic;
SIGNAL \read_data[4]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[51]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[51]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[4]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[4]~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[4]~25_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux2~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|WideOr4~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux2~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux18~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[39]~49_combout\ : std_logic;
SIGNAL \read_data[2]~0_combout\ : std_logic;
SIGNAL \read_data[2]~1_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~1_combout\ : std_logic;
SIGNAL \BUTTON[2]~input_o\ : std_logic;
SIGNAL \uGPIO|button2|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|BUTTON_StatusR~0_combout\ : std_logic;
SIGNAL \read_data[2]~2_combout\ : std_logic;
SIGNAL \read_data[2]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[49]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_before_srca|y[2]~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[2]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_srca|y[2]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[2]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux29~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux29~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|comb~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|comb~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Selector3~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[2]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|y[2]~3_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardD[1]~1_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardD[1]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[75]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[28]~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[28]~36_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr7~2_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr7~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[24]~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux7~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux7~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[71]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[24]~43_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[24]~44_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Selector2~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Selector2~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Selector2~2_combout\ : std_logic;
SIGNAL \mips_cpu|c|EX_MEM|q[1]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardB~2_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardB~1_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardB~0_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardB~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[12]~58_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[12]~73_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[12]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux19~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux19~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[49]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[59]~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[12]~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[12]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[12]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[12]~21_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~2_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~4_combout\ : std_logic;
SIGNAL \mips_cpu|c|EX_MEM|q[4]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|c|MEM_WB|q[0]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[48]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[58]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[11]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[11]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[11]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[11]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[10]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[10]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[10]~17_combout\ : std_logic;
SIGNAL \mips_cpu|hz|stall~4_combout\ : std_logic;
SIGNAL \mips_cpu|hz|stall~5_combout\ : std_logic;
SIGNAL \mips_cpu|hz|stall~0_combout\ : std_logic;
SIGNAL \mips_cpu|hz|stall~1_combout\ : std_logic;
SIGNAL \mips_cpu|hz|stall~2_combout\ : std_logic;
SIGNAL \mips_cpu|hz|stall~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[9]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[9]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[9]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[9]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[8]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[8]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[8]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ra1_mux|y[0]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[7]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[7]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[7]~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[6]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[6]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[6]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ra1_mux|y[1]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[5]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[5]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[5]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[4]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[4]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[4]~5_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Selector8~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[3]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[3]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[3]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[3]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|comb~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|comb~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[14]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[2]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[2]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[2]~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux0~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[31]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux0~1_combout\ : std_logic;
SIGNAL \Decoder|Equal0~2_combout\ : std_logic;
SIGNAL \Decoder|Equal0~3_combout\ : std_logic;
SIGNAL \Decoder|Equal0~4_combout\ : std_logic;
SIGNAL \Decoder|Equal0~1_combout\ : std_logic;
SIGNAL \Decoder|Equal0~0_combout\ : std_logic;
SIGNAL \Decoder|Equal0~5_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr9~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr9~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[4]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|y[4]~4_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardD[0]~5_combout\ : std_logic;
SIGNAL \mips_cpu|fwd|ForwardD[0]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX|q[47]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[0]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[0]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwd_after_writedata|y[0]~3_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~0_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[0]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[4]~2_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[4]~3_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~4_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~5_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~6_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[3]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~7_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[4]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~8_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[0]~0_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[0]~1_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[1]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[2]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[3]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[6]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[1]~0_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[1]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[3]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[5]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX0_R[4]~0_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[0]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[3]~1_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[2]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[3]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[4]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[5]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[7]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[8]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[9]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|MEM_WB|q\ : std_logic_vector(68 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mips_cpu|c|ID_EX|q\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \mips_cpu|c|EX_MEM|q\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mips_cpu|c|MEM_WB|q\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mips_cpu|dp|pcreg|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R9\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R8\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R7\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R6\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R5\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R31\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R30\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R29\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R28\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R27\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R26\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R25\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R24\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R23\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R22\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R21\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R20\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R19\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R18\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R17\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R16\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R15\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R14\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R13\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R12\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R11\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R10\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|ID_EX|q\ : std_logic_vector(110 DOWNTO 0);
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|EX_MEM|q\ : std_logic_vector(68 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Timer|StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Timer|CounterR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Timer|CompareR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|SW_StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|LEDG_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|HEX3_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|HEX2_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|HEX1_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|HEX0_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|BUTTON_StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|hz|ALT_INV_stall~6_combout\ : std_logic;
SIGNAL \Decoder|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \ALT_INV_reset_ff~q\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_BUTTON <= BUTTON;
ww_SW <= SW;
HEX3_D <= ww_HEX3_D;
HEX2_D <= ww_HEX2_D;
HEX1_D <= ww_HEX1_D;
HEX0_D <= ww_HEX0_D;
LEDG <= ww_LEDG;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\pll0|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\pll0|altpll_component|auto_generated|wire_pll1_clk\(0) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(0);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(1) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(1);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(2) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(2);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(3) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(3);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(4) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(4);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\mips_cpu|dp|EX_MEM|q\(8) & \mips_cpu|dp|EX_MEM|q\(7) & \mips_cpu|dp|EX_MEM|q\(6) & \mips_cpu|dp|EX_MEM|q\(5));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\mips_cpu|dp|EX_MEM|q\(49) & \mips_cpu|dp|EX_MEM|q\(48) & \mips_cpu|dp|EX_MEM|q\(47) & \mips_cpu|dp|EX_MEM|q\(46) & \mips_cpu|dp|EX_MEM|q\(45) & 
\mips_cpu|dp|EX_MEM|q\(44) & \mips_cpu|dp|EX_MEM|q\(43) & \mips_cpu|dp|EX_MEM|q\(42) & \mips_cpu|dp|EX_MEM|q\(41) & \mips_cpu|dp|EX_MEM|q\(40) & \mips_cpu|dp|EX_MEM|q\(39));

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(0) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(1) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(2) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(3) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ <= (\mips_cpu|dp|EX_MEM|q\(16) & \mips_cpu|dp|EX_MEM|q\(15) & \mips_cpu|dp|EX_MEM|q\(14) & \mips_cpu|dp|EX_MEM|q\(13));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\mips_cpu|dp|EX_MEM|q\(49) & \mips_cpu|dp|EX_MEM|q\(48) & \mips_cpu|dp|EX_MEM|q\(47) & \mips_cpu|dp|EX_MEM|q\(46) & \mips_cpu|dp|EX_MEM|q\(45) & 
\mips_cpu|dp|EX_MEM|q\(44) & \mips_cpu|dp|EX_MEM|q\(43) & \mips_cpu|dp|EX_MEM|q\(42) & \mips_cpu|dp|EX_MEM|q\(41) & \mips_cpu|dp|EX_MEM|q\(40) & \mips_cpu|dp|EX_MEM|q\(39));

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(10) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(11) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(8) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(9) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(10) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(11) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ <= (\mips_cpu|dp|EX_MEM|q\(12) & \mips_cpu|dp|EX_MEM|q\(11) & \mips_cpu|dp|EX_MEM|q\(10) & \mips_cpu|dp|EX_MEM|q\(9));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\mips_cpu|dp|EX_MEM|q\(49) & \mips_cpu|dp|EX_MEM|q\(48) & \mips_cpu|dp|EX_MEM|q\(47) & \mips_cpu|dp|EX_MEM|q\(46) & \mips_cpu|dp|EX_MEM|q\(45) & 
\mips_cpu|dp|EX_MEM|q\(44) & \mips_cpu|dp|EX_MEM|q\(43) & \mips_cpu|dp|EX_MEM|q\(42) & \mips_cpu|dp|EX_MEM|q\(41) & \mips_cpu|dp|EX_MEM|q\(40) & \mips_cpu|dp|EX_MEM|q\(39));

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(4) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(5) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(6) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(7) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\ <= (\mips_cpu|dp|EX_MEM|q\(36) & \mips_cpu|dp|EX_MEM|q\(35) & \mips_cpu|dp|EX_MEM|q\(34) & \mips_cpu|dp|EX_MEM|q\(33));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\mips_cpu|dp|EX_MEM|q\(49) & \mips_cpu|dp|EX_MEM|q\(48) & \mips_cpu|dp|EX_MEM|q\(47) & \mips_cpu|dp|EX_MEM|q\(46) & \mips_cpu|dp|EX_MEM|q\(45) & 
\mips_cpu|dp|EX_MEM|q\(44) & \mips_cpu|dp|EX_MEM|q\(43) & \mips_cpu|dp|EX_MEM|q\(42) & \mips_cpu|dp|EX_MEM|q\(41) & \mips_cpu|dp|EX_MEM|q\(40) & \mips_cpu|dp|EX_MEM|q\(39));

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(28) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(29) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(30) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(31) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\ <= (\mips_cpu|dp|EX_MEM|q\(32) & \mips_cpu|dp|EX_MEM|q\(31) & \mips_cpu|dp|EX_MEM|q\(30) & \mips_cpu|dp|EX_MEM|q\(29));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\mips_cpu|dp|EX_MEM|q\(49) & \mips_cpu|dp|EX_MEM|q\(48) & \mips_cpu|dp|EX_MEM|q\(47) & \mips_cpu|dp|EX_MEM|q\(46) & \mips_cpu|dp|EX_MEM|q\(45) & 
\mips_cpu|dp|EX_MEM|q\(44) & \mips_cpu|dp|EX_MEM|q\(43) & \mips_cpu|dp|EX_MEM|q\(42) & \mips_cpu|dp|EX_MEM|q\(41) & \mips_cpu|dp|EX_MEM|q\(40) & \mips_cpu|dp|EX_MEM|q\(39));

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(25) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(24) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(25) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(26) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(27) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\ <= (\mips_cpu|dp|EX_MEM|q\(28) & \mips_cpu|dp|EX_MEM|q\(27) & \mips_cpu|dp|EX_MEM|q\(26) & \mips_cpu|dp|EX_MEM|q\(25));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\mips_cpu|dp|EX_MEM|q\(49) & \mips_cpu|dp|EX_MEM|q\(48) & \mips_cpu|dp|EX_MEM|q\(47) & \mips_cpu|dp|EX_MEM|q\(46) & \mips_cpu|dp|EX_MEM|q\(45) & 
\mips_cpu|dp|EX_MEM|q\(44) & \mips_cpu|dp|EX_MEM|q\(43) & \mips_cpu|dp|EX_MEM|q\(42) & \mips_cpu|dp|EX_MEM|q\(41) & \mips_cpu|dp|EX_MEM|q\(40) & \mips_cpu|dp|EX_MEM|q\(39));

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(20) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(20) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(21) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(22) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(23) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ <= (\mips_cpu|dp|EX_MEM|q\(24) & \mips_cpu|dp|EX_MEM|q\(23) & \mips_cpu|dp|EX_MEM|q\(22) & \mips_cpu|dp|EX_MEM|q\(21));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\mips_cpu|dp|EX_MEM|q\(49) & \mips_cpu|dp|EX_MEM|q\(48) & \mips_cpu|dp|EX_MEM|q\(47) & \mips_cpu|dp|EX_MEM|q\(46) & \mips_cpu|dp|EX_MEM|q\(45) & 
\mips_cpu|dp|EX_MEM|q\(44) & \mips_cpu|dp|EX_MEM|q\(43) & \mips_cpu|dp|EX_MEM|q\(42) & \mips_cpu|dp|EX_MEM|q\(41) & \mips_cpu|dp|EX_MEM|q\(40) & \mips_cpu|dp|EX_MEM|q\(39));

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(16) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(17) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(18) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(19) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\ <= (\mips_cpu|dp|EX_MEM|q\(20) & \mips_cpu|dp|EX_MEM|q\(19) & \mips_cpu|dp|EX_MEM|q\(18) & \mips_cpu|dp|EX_MEM|q\(17));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\mips_cpu|dp|EX_MEM|q\(49) & \mips_cpu|dp|EX_MEM|q\(48) & \mips_cpu|dp|EX_MEM|q\(47) & \mips_cpu|dp|EX_MEM|q\(46) & \mips_cpu|dp|EX_MEM|q\(45) & 
\mips_cpu|dp|EX_MEM|q\(44) & \mips_cpu|dp|EX_MEM|q\(43) & \mips_cpu|dp|EX_MEM|q\(42) & \mips_cpu|dp|EX_MEM|q\(41) & \mips_cpu|dp|EX_MEM|q\(40) & \mips_cpu|dp|EX_MEM|q\(39));

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(12) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(13) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(14) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(15) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(12) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(13) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(14) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(15) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(3);

\reset_ff~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \reset_ff~q\);

\pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(0));

\pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(1));

\pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(2));
\mips_cpu|hz|ALT_INV_stall~6_combout\ <= NOT \mips_cpu|hz|stall~6_combout\;
\Decoder|ALT_INV_Equal1~6_combout\ <= NOT \Decoder|Equal1~6_combout\;
\ALT_INV_reset_ff~q\ <= NOT \reset_ff~q\;

-- Location: IOOBUF_X32_Y29_N23
\HEX3_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(0),
	devoe => ww_devoe,
	o => ww_HEX3_D(0));

-- Location: IOOBUF_X39_Y29_N16
\HEX3_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(1),
	devoe => ww_devoe,
	o => ww_HEX3_D(1));

-- Location: IOOBUF_X32_Y29_N9
\HEX3_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(2),
	devoe => ww_devoe,
	o => ww_HEX3_D(2));

-- Location: IOOBUF_X32_Y29_N2
\HEX3_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(3),
	devoe => ww_devoe,
	o => ww_HEX3_D(3));

-- Location: IOOBUF_X37_Y29_N23
\HEX3_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(4),
	devoe => ww_devoe,
	o => ww_HEX3_D(4));

-- Location: IOOBUF_X37_Y29_N30
\HEX3_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(5),
	devoe => ww_devoe,
	o => ww_HEX3_D(5));

-- Location: IOOBUF_X39_Y29_N30
\HEX3_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(6),
	devoe => ww_devoe,
	o => ww_HEX3_D(6));

-- Location: IOOBUF_X32_Y29_N30
\HEX2_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(0),
	devoe => ww_devoe,
	o => ww_HEX2_D(0));

-- Location: IOOBUF_X30_Y29_N30
\HEX2_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(1),
	devoe => ww_devoe,
	o => ww_HEX2_D(1));

-- Location: IOOBUF_X28_Y29_N2
\HEX2_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(2),
	devoe => ww_devoe,
	o => ww_HEX2_D(2));

-- Location: IOOBUF_X30_Y29_N2
\HEX2_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(3),
	devoe => ww_devoe,
	o => ww_HEX2_D(3));

-- Location: IOOBUF_X30_Y29_N16
\HEX2_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(4),
	devoe => ww_devoe,
	o => ww_HEX2_D(4));

-- Location: IOOBUF_X30_Y29_N23
\HEX2_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(5),
	devoe => ww_devoe,
	o => ww_HEX2_D(5));

-- Location: IOOBUF_X37_Y29_N2
\HEX2_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(6),
	devoe => ww_devoe,
	o => ww_HEX2_D(6));

-- Location: IOOBUF_X21_Y29_N2
\HEX1_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(0),
	devoe => ww_devoe,
	o => ww_HEX1_D(0));

-- Location: IOOBUF_X21_Y29_N9
\HEX1_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(1),
	devoe => ww_devoe,
	o => ww_HEX1_D(1));

-- Location: IOOBUF_X23_Y29_N2
\HEX1_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(2),
	devoe => ww_devoe,
	o => ww_HEX1_D(2));

-- Location: IOOBUF_X23_Y29_N23
\HEX1_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(3),
	devoe => ww_devoe,
	o => ww_HEX1_D(3));

-- Location: IOOBUF_X23_Y29_N30
\HEX1_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(4),
	devoe => ww_devoe,
	o => ww_HEX1_D(4));

-- Location: IOOBUF_X28_Y29_N16
\HEX1_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(5),
	devoe => ww_devoe,
	o => ww_HEX1_D(5));

-- Location: IOOBUF_X26_Y29_N23
\HEX1_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(6),
	devoe => ww_devoe,
	o => ww_HEX1_D(6));

-- Location: IOOBUF_X21_Y29_N23
\HEX0_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(0),
	devoe => ww_devoe,
	o => ww_HEX0_D(0));

-- Location: IOOBUF_X21_Y29_N30
\HEX0_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(1),
	devoe => ww_devoe,
	o => ww_HEX0_D(1));

-- Location: IOOBUF_X26_Y29_N2
\HEX0_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(2),
	devoe => ww_devoe,
	o => ww_HEX0_D(2));

-- Location: IOOBUF_X28_Y29_N30
\HEX0_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(3),
	devoe => ww_devoe,
	o => ww_HEX0_D(3));

-- Location: IOOBUF_X26_Y29_N9
\HEX0_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(4),
	devoe => ww_devoe,
	o => ww_HEX0_D(4));

-- Location: IOOBUF_X28_Y29_N23
\HEX0_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(5),
	devoe => ww_devoe,
	o => ww_HEX0_D(5));

-- Location: IOOBUF_X26_Y29_N16
\HEX0_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(6),
	devoe => ww_devoe,
	o => ww_HEX0_D(6));

-- Location: IOOBUF_X0_Y20_N9
\LEDG[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(0),
	devoe => ww_devoe,
	o => ww_LEDG(0));

-- Location: IOOBUF_X0_Y20_N2
\LEDG[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(1),
	devoe => ww_devoe,
	o => ww_LEDG(1));

-- Location: IOOBUF_X0_Y21_N23
\LEDG[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(2),
	devoe => ww_devoe,
	o => ww_LEDG(2));

-- Location: IOOBUF_X0_Y21_N16
\LEDG[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(3),
	devoe => ww_devoe,
	o => ww_LEDG(3));

-- Location: IOOBUF_X0_Y24_N23
\LEDG[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(4),
	devoe => ww_devoe,
	o => ww_LEDG(4));

-- Location: IOOBUF_X0_Y24_N16
\LEDG[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(5),
	devoe => ww_devoe,
	o => ww_LEDG(5));

-- Location: IOOBUF_X0_Y26_N23
\LEDG[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(6),
	devoe => ww_devoe,
	o => ww_LEDG(6));

-- Location: IOOBUF_X0_Y26_N16
\LEDG[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(7),
	devoe => ww_devoe,
	o => ww_LEDG(7));

-- Location: IOOBUF_X0_Y27_N9
\LEDG[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(8),
	devoe => ww_devoe,
	o => ww_LEDG(8));

-- Location: IOOBUF_X0_Y27_N16
\LEDG[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(9),
	devoe => ww_devoe,
	o => ww_LEDG(9));

-- Location: IOIBUF_X41_Y15_N1
\CLOCK_50~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLL_2
\pll0|altpll_component|auto_generated|pll1\ : cycloneiii_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 30,
	c0_initial => 1,
	c0_low => 30,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 30,
	c1_initial => 16,
	c1_low => 30,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 30,
	c2_initial => 31,
	c2_low => 30,
	c2_mode => "even",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 5,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 5,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "25000",
	clk2_counter => "c2",
	clk2_divide_by => 5,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 1,
	clk2_phase_shift => "50000",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 5773,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \pll0|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \pll0|altpll_component|auto_generated|pll1_INCLK_bus\,
	locked => \pll0|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \pll0|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \pll0|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G8
\pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: CLKCTRL_G9
\pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: CLKCTRL_G7
\pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X24_Y24_N24
\~GND\ : cycloneiii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X23_Y15_N14
\mips_cpu|dp|rf|Mux7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~4_combout\ = (\mips_cpu|dp|comb~3_combout\) # ((\mips_cpu|dp|IF_ID|q\(20)) # (!\mips_cpu|dp|IF_ID|q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|comb~3_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(20),
	datad => \mips_cpu|dp|IF_ID|q\(19),
	combout => \mips_cpu|dp|rf|Mux7~4_combout\);

-- Location: LCCOMB_X24_Y17_N2
\mips_cpu|dp|pcadd1|y[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[2]~0_combout\ = \mips_cpu|dp|pcreg|q\(2) $ (VCC)
-- \mips_cpu|dp|pcadd1|y[2]~1\ = CARRY(\mips_cpu|dp|pcreg|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(2),
	datad => VCC,
	combout => \mips_cpu|dp|pcadd1|y[2]~0_combout\,
	cout => \mips_cpu|dp|pcadd1|y[2]~1\);

-- Location: LCCOMB_X24_Y17_N4
\mips_cpu|dp|pcadd1|y[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[3]~2_combout\ = (\mips_cpu|dp|pcreg|q\(3) & (!\mips_cpu|dp|pcadd1|y[2]~1\)) # (!\mips_cpu|dp|pcreg|q\(3) & ((\mips_cpu|dp|pcadd1|y[2]~1\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[3]~3\ = CARRY((!\mips_cpu|dp|pcadd1|y[2]~1\) # (!\mips_cpu|dp|pcreg|q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(3),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[2]~1\,
	combout => \mips_cpu|dp|pcadd1|y[3]~2_combout\,
	cout => \mips_cpu|dp|pcadd1|y[3]~3\);

-- Location: LCCOMB_X24_Y17_N6
\mips_cpu|dp|pcadd1|y[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[4]~4_combout\ = (\mips_cpu|dp|pcreg|q\(4) & (\mips_cpu|dp|pcadd1|y[3]~3\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(4) & (!\mips_cpu|dp|pcadd1|y[3]~3\ & VCC))
-- \mips_cpu|dp|pcadd1|y[4]~5\ = CARRY((\mips_cpu|dp|pcreg|q\(4) & !\mips_cpu|dp|pcadd1|y[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(4),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[3]~3\,
	combout => \mips_cpu|dp|pcadd1|y[4]~4_combout\,
	cout => \mips_cpu|dp|pcadd1|y[4]~5\);

-- Location: LCCOMB_X24_Y17_N8
\mips_cpu|dp|pcadd1|y[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[5]~6_combout\ = (\mips_cpu|dp|pcreg|q\(5) & (!\mips_cpu|dp|pcadd1|y[4]~5\)) # (!\mips_cpu|dp|pcreg|q\(5) & ((\mips_cpu|dp|pcadd1|y[4]~5\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[5]~7\ = CARRY((!\mips_cpu|dp|pcadd1|y[4]~5\) # (!\mips_cpu|dp|pcreg|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(5),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[4]~5\,
	combout => \mips_cpu|dp|pcadd1|y[5]~6_combout\,
	cout => \mips_cpu|dp|pcadd1|y[5]~7\);

-- Location: LCCOMB_X24_Y17_N10
\mips_cpu|dp|pcadd1|y[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[6]~8_combout\ = (\mips_cpu|dp|pcreg|q\(6) & (\mips_cpu|dp|pcadd1|y[5]~7\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(6) & (!\mips_cpu|dp|pcadd1|y[5]~7\ & VCC))
-- \mips_cpu|dp|pcadd1|y[6]~9\ = CARRY((\mips_cpu|dp|pcreg|q\(6) & !\mips_cpu|dp|pcadd1|y[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(6),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[5]~7\,
	combout => \mips_cpu|dp|pcadd1|y[6]~8_combout\,
	cout => \mips_cpu|dp|pcadd1|y[6]~9\);

-- Location: LCCOMB_X24_Y17_N12
\mips_cpu|dp|pcadd1|y[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[7]~10_combout\ = (\mips_cpu|dp|pcreg|q\(7) & (!\mips_cpu|dp|pcadd1|y[6]~9\)) # (!\mips_cpu|dp|pcreg|q\(7) & ((\mips_cpu|dp|pcadd1|y[6]~9\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[7]~11\ = CARRY((!\mips_cpu|dp|pcadd1|y[6]~9\) # (!\mips_cpu|dp|pcreg|q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(7),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[6]~9\,
	combout => \mips_cpu|dp|pcadd1|y[7]~10_combout\,
	cout => \mips_cpu|dp|pcadd1|y[7]~11\);

-- Location: LCCOMB_X24_Y17_N14
\mips_cpu|dp|pcadd1|y[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[8]~12_combout\ = (\mips_cpu|dp|pcreg|q\(8) & (\mips_cpu|dp|pcadd1|y[7]~11\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(8) & (!\mips_cpu|dp|pcadd1|y[7]~11\ & VCC))
-- \mips_cpu|dp|pcadd1|y[8]~13\ = CARRY((\mips_cpu|dp|pcreg|q\(8) & !\mips_cpu|dp|pcadd1|y[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(8),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[7]~11\,
	combout => \mips_cpu|dp|pcadd1|y[8]~12_combout\,
	cout => \mips_cpu|dp|pcadd1|y[8]~13\);

-- Location: LCCOMB_X24_Y17_N16
\mips_cpu|dp|pcadd1|y[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[9]~14_combout\ = (\mips_cpu|dp|pcreg|q\(9) & (!\mips_cpu|dp|pcadd1|y[8]~13\)) # (!\mips_cpu|dp|pcreg|q\(9) & ((\mips_cpu|dp|pcadd1|y[8]~13\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[9]~15\ = CARRY((!\mips_cpu|dp|pcadd1|y[8]~13\) # (!\mips_cpu|dp|pcreg|q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(9),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[8]~13\,
	combout => \mips_cpu|dp|pcadd1|y[9]~14_combout\,
	cout => \mips_cpu|dp|pcadd1|y[9]~15\);

-- Location: IOIBUF_X0_Y21_N8
\BUTTON[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(0),
	o => \BUTTON[0]~input_o\);

-- Location: LCCOMB_X27_Y24_N6
reset : cycloneiii_lcell_comb
-- Equation(s):
-- \reset~combout\ = (\BUTTON[0]~input_o\ & \pll0|altpll_component|auto_generated|wire_pll1_locked\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[0]~input_o\,
	datac => \pll0|altpll_component|auto_generated|wire_pll1_locked\,
	combout => \reset~combout\);

-- Location: FF_X27_Y24_N7
reset_ff : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reset_ff~q\);

-- Location: CLKCTRL_G14
\reset_ff~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset_ff~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset_ff~clkctrl_outclk\);

-- Location: FF_X28_Y17_N21
\mips_cpu|dp|ID_EX|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(17),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(6));

-- Location: FF_X28_Y17_N13
\mips_cpu|dp|ID_EX|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(16),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(5));

-- Location: LCCOMB_X28_Y17_N14
\mips_cpu|hz|stall~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|hz|stall~3_combout\ = (\mips_cpu|dp|IF_ID|q\(17) & (\mips_cpu|dp|ID_EX|q\(6) & (\mips_cpu|dp|IF_ID|q\(16) $ (!\mips_cpu|dp|ID_EX|q\(5))))) # (!\mips_cpu|dp|IF_ID|q\(17) & (!\mips_cpu|dp|ID_EX|q\(6) & (\mips_cpu|dp|IF_ID|q\(16) $ 
-- (!\mips_cpu|dp|ID_EX|q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(17),
	datab => \mips_cpu|dp|ID_EX|q\(6),
	datac => \mips_cpu|dp|IF_ID|q\(16),
	datad => \mips_cpu|dp|ID_EX|q\(5),
	combout => \mips_cpu|hz|stall~3_combout\);

-- Location: FF_X28_Y15_N9
\mips_cpu|dp|ID_EX|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(19),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(8));

-- Location: LCCOMB_X24_Y17_N18
\mips_cpu|dp|pcadd1|y[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[10]~16_combout\ = (\mips_cpu|dp|pcreg|q\(10) & (\mips_cpu|dp|pcadd1|y[9]~15\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(10) & (!\mips_cpu|dp|pcadd1|y[9]~15\ & VCC))
-- \mips_cpu|dp|pcadd1|y[10]~17\ = CARRY((\mips_cpu|dp|pcreg|q\(10) & !\mips_cpu|dp|pcadd1|y[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(10),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[9]~15\,
	combout => \mips_cpu|dp|pcadd1|y[10]~16_combout\,
	cout => \mips_cpu|dp|pcadd1|y[10]~17\);

-- Location: LCCOMB_X23_Y15_N2
\mips_cpu|dp|ra1_mux|y[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ra1_mux|y[2]~3_combout\ = (!\mips_cpu|dp|IF_ID|q\(18) & !\mips_cpu|dp|comb~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|IF_ID|q\(18),
	datad => \mips_cpu|dp|comb~3_combout\,
	combout => \mips_cpu|dp|ra1_mux|y[2]~3_combout\);

-- Location: LCCOMB_X23_Y15_N12
\mips_cpu|dp|ra1_mux|y[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ra1_mux|y[3]~2_combout\ = (\mips_cpu|dp|IF_ID|q\(19)) # (\mips_cpu|dp|comb~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|IF_ID|q\(19),
	datad => \mips_cpu|dp|comb~3_combout\,
	combout => \mips_cpu|dp|ra1_mux|y[3]~2_combout\);

-- Location: LCCOMB_X24_Y17_N20
\mips_cpu|dp|pcadd1|y[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[11]~18_combout\ = (\mips_cpu|dp|pcreg|q\(11) & (!\mips_cpu|dp|pcadd1|y[10]~17\)) # (!\mips_cpu|dp|pcreg|q\(11) & ((\mips_cpu|dp|pcadd1|y[10]~17\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[11]~19\ = CARRY((!\mips_cpu|dp|pcadd1|y[10]~17\) # (!\mips_cpu|dp|pcreg|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(11),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[10]~17\,
	combout => \mips_cpu|dp|pcadd1|y[11]~18_combout\,
	cout => \mips_cpu|dp|pcadd1|y[11]~19\);

-- Location: LCCOMB_X24_Y17_N22
\mips_cpu|dp|pcadd1|y[12]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[12]~20_combout\ = (\mips_cpu|dp|pcreg|q\(12) & (\mips_cpu|dp|pcadd1|y[11]~19\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(12) & (!\mips_cpu|dp|pcadd1|y[11]~19\ & VCC))
-- \mips_cpu|dp|pcadd1|y[12]~21\ = CARRY((\mips_cpu|dp|pcreg|q\(12) & !\mips_cpu|dp|pcadd1|y[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(12),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[11]~19\,
	combout => \mips_cpu|dp|pcadd1|y[12]~20_combout\,
	cout => \mips_cpu|dp|pcadd1|y[12]~21\);

-- Location: FF_X24_Y17_N23
\mips_cpu|dp|IF_ID_pcplus4|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[12]~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(12));

-- Location: LCCOMB_X22_Y19_N24
\mips_cpu|dp|ID_EX|q[59]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[59]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[59]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[59]~31_combout\,
	combout => \mips_cpu|dp|ID_EX|q[59]~feeder_combout\);

-- Location: FF_X28_Y15_N3
\mips_cpu|dp|MEM_WB|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(4),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(4));

-- Location: FF_X24_Y15_N25
\mips_cpu|dp|MEM_WB|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(39),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(7));

-- Location: LCCOMB_X29_Y17_N4
\mips_cpu|c|md|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~0_combout\ = (\mips_cpu|dp|IF_ID|q\(29) & (!\mips_cpu|dp|IF_ID|q\(30) & (!\mips_cpu|dp|IF_ID|q\(31) & \mips_cpu|dp|IF_ID|q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(29),
	datab => \mips_cpu|dp|IF_ID|q\(30),
	datac => \mips_cpu|dp|IF_ID|q\(31),
	datad => \mips_cpu|dp|IF_ID|q\(28),
	combout => \mips_cpu|c|md|Decoder0~0_combout\);

-- Location: LCCOMB_X27_Y18_N10
\mips_cpu|dp|sl16|y[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[4]~11_combout\ = (\mips_cpu|dp|IF_ID|q\(4) & (((!\mips_cpu|dp|IF_ID|q\(26)) # (!\mips_cpu|dp|IF_ID|q\(27))) # (!\mips_cpu|c|md|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~0_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|dp|IF_ID|q\(4),
	combout => \mips_cpu|dp|sl16|y[4]~11_combout\);

-- Location: FF_X27_Y18_N11
\mips_cpu|dp|ID_EX|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[4]~11_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(19));

-- Location: LCCOMB_X29_Y21_N20
\mips_cpu|dp|srcbmux|y[4]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[4]~31_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(19)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[4]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[4]~25_combout\,
	datac => \mips_cpu|dp|ID_EX|q\(19),
	datad => \mips_cpu|c|ID_EX|q\(10),
	combout => \mips_cpu|dp|srcbmux|y[4]~31_combout\);

-- Location: FF_X22_Y19_N17
\mips_cpu|dp|EX_MEM|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[12]~73_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(17));

-- Location: LCCOMB_X29_Y17_N10
\mips_cpu|c|hazard|y[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|hazard|y[1]~0_combout\ = (!\mips_cpu|hz|stall~6_combout\ & ((\mips_cpu|dp|IF_ID|q\(29) & ((\mips_cpu|dp|IF_ID|q\(28)))) # (!\mips_cpu|dp|IF_ID|q\(29) & (!\mips_cpu|dp|comb~1_combout\ & !\mips_cpu|dp|IF_ID|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(29),
	datab => \mips_cpu|dp|comb~1_combout\,
	datac => \mips_cpu|hz|stall~6_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(28),
	combout => \mips_cpu|c|hazard|y[1]~0_combout\);

-- Location: LCCOMB_X30_Y18_N24
\mips_cpu|c|hazard|y[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|hazard|y[1]~1_combout\ = (!\mips_cpu|dp|IF_ID|q\(27) & (\mips_cpu|c|hazard|y[1]~0_combout\ & !\mips_cpu|dp|IF_ID|q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|c|hazard|y[1]~0_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(31),
	combout => \mips_cpu|c|hazard|y[1]~1_combout\);

-- Location: FF_X30_Y18_N25
\mips_cpu|c|ID_EX|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|hazard|y[1]~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(7));

-- Location: LCCOMB_X29_Y17_N12
\mips_cpu|c|md|Selector8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Selector8~0_combout\ = (!\mips_cpu|dp|IF_ID|q\(28) & ((\mips_cpu|dp|IF_ID|q\(27)) # (\mips_cpu|dp|comb~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(27),
	datab => \mips_cpu|dp|comb~1_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(28),
	combout => \mips_cpu|c|md|Selector8~0_combout\);

-- Location: LCCOMB_X30_Y18_N18
\mips_cpu|c|hazard|y[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|hazard|y[0]~2_combout\ = (!\mips_cpu|c|md|Selector8~0_combout\ & (!\mips_cpu|hz|stall~6_combout\ & (!\mips_cpu|dp|IF_ID|q\(29) & !\mips_cpu|dp|IF_ID|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~0_combout\,
	datab => \mips_cpu|hz|stall~6_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(29),
	datad => \mips_cpu|dp|IF_ID|q\(31),
	combout => \mips_cpu|c|hazard|y[0]~2_combout\);

-- Location: FF_X30_Y18_N19
\mips_cpu|c|ID_EX|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|hazard|y[0]~2_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(6));

-- Location: LCCOMB_X30_Y18_N10
\mips_cpu|c|ad|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux0~1_combout\ = (\mips_cpu|c|ID_EX|q\(6) & ((!\mips_cpu|c|ad|Mux0~0_combout\) # (!\mips_cpu|c|ID_EX|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ID_EX|q\(7),
	datac => \mips_cpu|c|ad|Mux0~0_combout\,
	datad => \mips_cpu|c|ID_EX|q\(6),
	combout => \mips_cpu|c|ad|Mux0~1_combout\);

-- Location: FF_X24_Y15_N19
\mips_cpu|dp|MEM_WB|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(40),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(8));

-- Location: FF_X24_Y20_N15
\mips_cpu|dp|MEM_WB|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(53),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(21));

-- Location: FF_X24_Y18_N23
\mips_cpu|dp|EX_MEM|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[16]~65_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(21));

-- Location: LCCOMB_X26_Y18_N30
\Timer|CompareR~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~18_combout\ = (\mips_cpu|dp|EX_MEM|q\(21)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|EX_MEM|q\(21),
	datad => \reset_ff~q\,
	combout => \Timer|CompareR~18_combout\);

-- Location: LCCOMB_X28_Y24_N4
\Decoder|Equal1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~6_combout\ = (\Decoder|Equal1~5_combout\ & !\mips_cpu|dp|EX_MEM|q\(50))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~5_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(50),
	combout => \Decoder|Equal1~6_combout\);

-- Location: FF_X24_Y21_N5
\mips_cpu|dp|MEM_WB|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(46),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(14));

-- Location: LCCOMB_X26_Y24_N10
\Timer|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal2~0_combout\ = (!\mips_cpu|dp|EX_MEM|q\(39) & (!\mips_cpu|dp|EX_MEM|q\(41) & !\mips_cpu|dp|EX_MEM|q\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(39),
	datac => \mips_cpu|dp|EX_MEM|q\(41),
	datad => \mips_cpu|dp|EX_MEM|q\(40),
	combout => \Timer|Equal2~0_combout\);

-- Location: IOIBUF_X0_Y26_N8
\SW[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LCCOMB_X11_Y23_N20
\uGPIO|sw7|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~36_combout\ = (\reset_ff~q\ & \SW[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \SW[7]~input_o\,
	combout => \uGPIO|sw7|c_state~36_combout\);

-- Location: FF_X11_Y23_N21
\uGPIO|sw7|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S0~q\);

-- Location: LCCOMB_X11_Y23_N10
\uGPIO|sw7|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~35_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & !\uGPIO|sw7|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw7|c_state.S0~q\,
	combout => \uGPIO|sw7|c_state~35_combout\);

-- Location: FF_X11_Y23_N11
\uGPIO|sw7|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S1~q\);

-- Location: LCCOMB_X11_Y23_N0
\uGPIO|sw7|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~34_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \uGPIO|sw7|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw7|c_state.S1~q\,
	combout => \uGPIO|sw7|c_state~34_combout\);

-- Location: FF_X11_Y23_N1
\uGPIO|sw7|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S2~q\);

-- Location: LCCOMB_X11_Y23_N14
\uGPIO|sw7|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~33_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \uGPIO|sw7|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw7|c_state.S2~q\,
	combout => \uGPIO|sw7|c_state~33_combout\);

-- Location: FF_X11_Y23_N15
\uGPIO|sw7|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S3~q\);

-- Location: LCCOMB_X11_Y23_N12
\uGPIO|sw7|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~32_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \uGPIO|sw7|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw7|c_state.S3~q\,
	combout => \uGPIO|sw7|c_state~32_combout\);

-- Location: FF_X11_Y23_N13
\uGPIO|sw7|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S4~q\);

-- Location: LCCOMB_X11_Y23_N26
\uGPIO|sw7|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~31_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \uGPIO|sw7|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw7|c_state.S4~q\,
	combout => \uGPIO|sw7|c_state~31_combout\);

-- Location: FF_X11_Y23_N27
\uGPIO|sw7|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S5~q\);

-- Location: LCCOMB_X11_Y23_N24
\uGPIO|sw7|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~30_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \uGPIO|sw7|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw7|c_state.S5~q\,
	combout => \uGPIO|sw7|c_state~30_combout\);

-- Location: FF_X11_Y23_N25
\uGPIO|sw7|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S6~q\);

-- Location: LCCOMB_X11_Y23_N6
\uGPIO|sw7|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~29_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \uGPIO|sw7|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw7|c_state.S6~q\,
	combout => \uGPIO|sw7|c_state~29_combout\);

-- Location: FF_X11_Y23_N7
\uGPIO|sw7|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S7~q\);

-- Location: LCCOMB_X11_Y23_N28
\uGPIO|sw7|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~28_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \uGPIO|sw7|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw7|c_state.S7~q\,
	combout => \uGPIO|sw7|c_state~28_combout\);

-- Location: FF_X11_Y23_N29
\uGPIO|sw7|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S8~q\);

-- Location: LCCOMB_X11_Y23_N18
\uGPIO|sw7|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~27_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \uGPIO|sw7|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw7|c_state.S8~q\,
	combout => \uGPIO|sw7|c_state~27_combout\);

-- Location: FF_X11_Y23_N19
\uGPIO|sw7|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S9~q\);

-- Location: LCCOMB_X11_Y23_N8
\uGPIO|sw7|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~26_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \uGPIO|sw7|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw7|c_state.S9~q\,
	combout => \uGPIO|sw7|c_state~26_combout\);

-- Location: FF_X11_Y23_N9
\uGPIO|sw7|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S10~q\);

-- Location: LCCOMB_X11_Y23_N22
\uGPIO|sw7|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~25_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \uGPIO|sw7|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw7|c_state.S10~q\,
	combout => \uGPIO|sw7|c_state~25_combout\);

-- Location: FF_X11_Y23_N23
\uGPIO|sw7|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S11~q\);

-- Location: LCCOMB_X11_Y23_N4
\uGPIO|sw7|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~24_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \uGPIO|sw7|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw7|c_state.S11~q\,
	combout => \uGPIO|sw7|c_state~24_combout\);

-- Location: FF_X11_Y23_N5
\uGPIO|sw7|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S12~q\);

-- Location: LCCOMB_X11_Y23_N2
\uGPIO|sw7|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~23_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \uGPIO|sw7|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw7|c_state.S12~q\,
	combout => \uGPIO|sw7|c_state~23_combout\);

-- Location: FF_X11_Y23_N3
\uGPIO|sw7|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S13~q\);

-- Location: LCCOMB_X11_Y23_N16
\uGPIO|sw7|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~22_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \uGPIO|sw7|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw7|c_state.S13~q\,
	combout => \uGPIO|sw7|c_state~22_combout\);

-- Location: FF_X11_Y23_N17
\uGPIO|sw7|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S14~q\);

-- Location: LCCOMB_X29_Y25_N20
\uGPIO|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal1~0_combout\ = (!\mips_cpu|dp|EX_MEM|q\(41) & (\uGPIO|HEX3_R[4]~1_combout\ & (!\mips_cpu|dp|EX_MEM|q\(40) & \mips_cpu|dp|EX_MEM|q\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(41),
	datab => \uGPIO|HEX3_R[4]~1_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(40),
	datad => \mips_cpu|dp|EX_MEM|q\(39),
	combout => \uGPIO|Equal1~0_combout\);

-- Location: LCCOMB_X28_Y24_N8
\uGPIO|DataOut[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|DataOut[0]~3_combout\ = (\mips_cpu|dp|EX_MEM|q\(50) & (\Decoder|Equal1~5_combout\ & (!\mips_cpu|c|EX_MEM|q\(3) & \uGPIO|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(50),
	datab => \Decoder|Equal1~5_combout\,
	datac => \mips_cpu|c|EX_MEM|q\(3),
	datad => \uGPIO|Equal1~0_combout\,
	combout => \uGPIO|DataOut[0]~3_combout\);

-- Location: LCCOMB_X26_Y23_N18
\uGPIO|SW_StatusR~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~6_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|sw7|c_state.S14~q\) # (\uGPIO|SW_StatusR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw7|c_state.S14~q\,
	datac => \uGPIO|SW_StatusR\(7),
	datad => \uGPIO|DataOut[0]~3_combout\,
	combout => \uGPIO|SW_StatusR~6_combout\);

-- Location: FF_X26_Y23_N19
\uGPIO|SW_StatusR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~6_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(7));

-- Location: LCCOMB_X27_Y23_N0
\Timer|CounterR[0]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[0]~32_combout\ = \Timer|CounterR\(0) $ (VCC)
-- \Timer|CounterR[0]~33\ = CARRY(\Timer|CounterR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(0),
	datad => VCC,
	combout => \Timer|CounterR[0]~32_combout\,
	cout => \Timer|CounterR[0]~33\);

-- Location: LCCOMB_X27_Y18_N0
\mips_cpu|dp|sl16|y[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[5]~10_combout\ = (\mips_cpu|dp|IF_ID|q\(5) & (((!\mips_cpu|dp|IF_ID|q\(26)) # (!\mips_cpu|dp|IF_ID|q\(27))) # (!\mips_cpu|c|md|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~0_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|dp|IF_ID|q\(5),
	combout => \mips_cpu|dp|sl16|y[5]~10_combout\);

-- Location: FF_X27_Y18_N1
\mips_cpu|dp|ID_EX|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[5]~10_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(20));

-- Location: FF_X23_Y22_N9
\mips_cpu|dp|MEM_WB|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(43),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(11));

-- Location: IOIBUF_X0_Y25_N15
\SW[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: LCCOMB_X23_Y25_N12
\uGPIO|sw6|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~36_combout\ = (\SW[6]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw6|c_state~36_combout\);

-- Location: FF_X23_Y25_N13
\uGPIO|sw6|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S0~q\);

-- Location: LCCOMB_X23_Y25_N18
\uGPIO|sw6|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~35_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & !\uGPIO|sw6|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw6|c_state.S0~q\,
	combout => \uGPIO|sw6|c_state~35_combout\);

-- Location: FF_X23_Y25_N19
\uGPIO|sw6|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S1~q\);

-- Location: LCCOMB_X23_Y25_N24
\uGPIO|sw6|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~34_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & \uGPIO|sw6|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw6|c_state.S1~q\,
	combout => \uGPIO|sw6|c_state~34_combout\);

-- Location: FF_X23_Y25_N25
\uGPIO|sw6|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S2~q\);

-- Location: LCCOMB_X23_Y25_N22
\uGPIO|sw6|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~33_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & \uGPIO|sw6|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw6|c_state.S2~q\,
	combout => \uGPIO|sw6|c_state~33_combout\);

-- Location: FF_X23_Y25_N23
\uGPIO|sw6|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S3~q\);

-- Location: LCCOMB_X23_Y25_N4
\uGPIO|sw6|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~32_combout\ = (\uGPIO|sw6|c_state.S3~q\ & (\reset_ff~q\ & \SW[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw6|c_state.S3~q\,
	datac => \reset_ff~q\,
	datad => \SW[6]~input_o\,
	combout => \uGPIO|sw6|c_state~32_combout\);

-- Location: FF_X23_Y25_N5
\uGPIO|sw6|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S4~q\);

-- Location: LCCOMB_X23_Y25_N10
\uGPIO|sw6|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~31_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & \uGPIO|sw6|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw6|c_state.S4~q\,
	combout => \uGPIO|sw6|c_state~31_combout\);

-- Location: FF_X23_Y25_N11
\uGPIO|sw6|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S5~q\);

-- Location: LCCOMB_X23_Y25_N0
\uGPIO|sw6|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~30_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & \uGPIO|sw6|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw6|c_state.S5~q\,
	combout => \uGPIO|sw6|c_state~30_combout\);

-- Location: FF_X23_Y25_N1
\uGPIO|sw6|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S6~q\);

-- Location: LCCOMB_X23_Y25_N30
\uGPIO|sw6|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~29_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & \uGPIO|sw6|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw6|c_state.S6~q\,
	combout => \uGPIO|sw6|c_state~29_combout\);

-- Location: FF_X23_Y25_N31
\uGPIO|sw6|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S7~q\);

-- Location: LCCOMB_X23_Y25_N28
\uGPIO|sw6|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~28_combout\ = (\uGPIO|sw6|c_state.S7~q\ & (\reset_ff~q\ & \SW[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw6|c_state.S7~q\,
	datac => \reset_ff~q\,
	datad => \SW[6]~input_o\,
	combout => \uGPIO|sw6|c_state~28_combout\);

-- Location: FF_X23_Y25_N29
\uGPIO|sw6|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S8~q\);

-- Location: LCCOMB_X23_Y25_N26
\uGPIO|sw6|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~27_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & \uGPIO|sw6|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw6|c_state.S8~q\,
	combout => \uGPIO|sw6|c_state~27_combout\);

-- Location: FF_X23_Y25_N27
\uGPIO|sw6|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S9~q\);

-- Location: LCCOMB_X23_Y25_N8
\uGPIO|sw6|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~26_combout\ = (\uGPIO|sw6|c_state.S9~q\ & (\reset_ff~q\ & \SW[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw6|c_state.S9~q\,
	datac => \reset_ff~q\,
	datad => \SW[6]~input_o\,
	combout => \uGPIO|sw6|c_state~26_combout\);

-- Location: FF_X23_Y25_N9
\uGPIO|sw6|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S10~q\);

-- Location: LCCOMB_X23_Y25_N6
\uGPIO|sw6|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~25_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & \uGPIO|sw6|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw6|c_state.S10~q\,
	combout => \uGPIO|sw6|c_state~25_combout\);

-- Location: FF_X23_Y25_N7
\uGPIO|sw6|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S11~q\);

-- Location: LCCOMB_X23_Y25_N20
\uGPIO|sw6|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~24_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & \uGPIO|sw6|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw6|c_state.S11~q\,
	combout => \uGPIO|sw6|c_state~24_combout\);

-- Location: FF_X23_Y25_N21
\uGPIO|sw6|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S12~q\);

-- Location: LCCOMB_X23_Y25_N2
\uGPIO|sw6|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~23_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & \uGPIO|sw6|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw6|c_state.S12~q\,
	combout => \uGPIO|sw6|c_state~23_combout\);

-- Location: FF_X23_Y25_N3
\uGPIO|sw6|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S13~q\);

-- Location: LCCOMB_X23_Y25_N16
\uGPIO|sw6|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~22_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & \uGPIO|sw6|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw6|c_state.S13~q\,
	combout => \uGPIO|sw6|c_state~22_combout\);

-- Location: FF_X23_Y25_N17
\uGPIO|sw6|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S14~q\);

-- Location: LCCOMB_X27_Y24_N8
\uGPIO|SW_StatusR~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~7_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|sw6|c_state.S14~q\) # (\uGPIO|SW_StatusR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw6|c_state.S14~q\,
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(6),
	combout => \uGPIO|SW_StatusR~7_combout\);

-- Location: FF_X27_Y24_N9
\uGPIO|SW_StatusR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~7_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(6));

-- Location: LCCOMB_X26_Y23_N4
\read_data[6]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[6]~20_combout\ = (\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & (((\Decoder|Equal1~6_combout\)))) # (!\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & ((\Decoder|Equal1~6_combout\ & (\Timer|CounterR\(6))) # (!\Decoder|Equal1~6_combout\ & 
-- ((\uGPIO|SW_StatusR\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q[41]~53_combout\,
	datab => \Timer|CounterR\(6),
	datac => \uGPIO|SW_StatusR\(6),
	datad => \Decoder|Equal1~6_combout\,
	combout => \read_data[6]~20_combout\);

-- Location: FF_X24_Y21_N19
\mips_cpu|dp|MEM_WB|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(47),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(15));

-- Location: LCCOMB_X22_Y21_N8
\mips_cpu|dp|ID_EX|q[57]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[57]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[57]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[57]~2_combout\,
	combout => \mips_cpu|dp|ID_EX|q[57]~feeder_combout\);

-- Location: FF_X24_Y17_N19
\mips_cpu|dp|IF_ID_pcplus4|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[10]~16_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(10));

-- Location: LCCOMB_X24_Y21_N0
\mips_cpu|dp|wd_mux|y[10]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[10]~5_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(10)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|ID_EX|q[57]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ID_EX|q[57]~2_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(10),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|wd_mux|y[10]~5_combout\);

-- Location: LCCOMB_X22_Y16_N30
\mips_cpu|dp|rf|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~0_combout\ = (\mips_cpu|c|md|Selector8~1_combout\) # ((\mips_cpu|dp|MEM_WB|q\(3) & \mips_cpu|dp|MEM_WB|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(3),
	datac => \mips_cpu|dp|MEM_WB|q\(2),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~0_combout\);

-- Location: FF_X28_Y17_N19
\mips_cpu|dp|MEM_WB|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(1),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(1));

-- Location: LCCOMB_X28_Y17_N18
\mips_cpu|fwd|ForwardD[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardD[1]~0_combout\ = (\mips_cpu|dp|MEM_WB|q\(0) & (\mips_cpu|dp|ID_EX|q\(5) & (\mips_cpu|dp|ID_EX|q\(6) $ (!\mips_cpu|dp|MEM_WB|q\(1))))) # (!\mips_cpu|dp|MEM_WB|q\(0) & (!\mips_cpu|dp|ID_EX|q\(5) & (\mips_cpu|dp|ID_EX|q\(6) $ 
-- (!\mips_cpu|dp|MEM_WB|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(0),
	datab => \mips_cpu|dp|ID_EX|q\(6),
	datac => \mips_cpu|dp|MEM_WB|q\(1),
	datad => \mips_cpu|dp|ID_EX|q\(5),
	combout => \mips_cpu|fwd|ForwardD[1]~0_combout\);

-- Location: LCCOMB_X28_Y19_N2
\mips_cpu|dp|fwd_after_writedata|y[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ = (\mips_cpu|fwd|ForwardD[1]~2_combout\ & (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & \mips_cpu|fwd|ForwardD[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[1]~2_combout\,
	datab => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datac => \mips_cpu|fwd|ForwardD[1]~0_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\);

-- Location: FF_X23_Y23_N9
\mips_cpu|dp|MEM_WB|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(45),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(13));

-- Location: IOIBUF_X0_Y26_N1
\SW[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: LCCOMB_X11_Y24_N28
\uGPIO|sw8|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~36_combout\ = (\SW[8]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[8]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw8|c_state~36_combout\);

-- Location: FF_X11_Y24_N29
\uGPIO|sw8|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S0~q\);

-- Location: LCCOMB_X11_Y24_N18
\uGPIO|sw8|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~35_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & !\uGPIO|sw8|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \uGPIO|sw8|c_state.S0~q\,
	combout => \uGPIO|sw8|c_state~35_combout\);

-- Location: FF_X11_Y24_N19
\uGPIO|sw8|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S1~q\);

-- Location: LCCOMB_X11_Y24_N16
\uGPIO|sw8|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~34_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \uGPIO|sw8|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \uGPIO|sw8|c_state.S1~q\,
	combout => \uGPIO|sw8|c_state~34_combout\);

-- Location: FF_X11_Y24_N17
\uGPIO|sw8|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S2~q\);

-- Location: LCCOMB_X11_Y24_N6
\uGPIO|sw8|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~33_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \uGPIO|sw8|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \uGPIO|sw8|c_state.S2~q\,
	combout => \uGPIO|sw8|c_state~33_combout\);

-- Location: FF_X11_Y24_N7
\uGPIO|sw8|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S3~q\);

-- Location: LCCOMB_X11_Y24_N12
\uGPIO|sw8|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~32_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \uGPIO|sw8|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \uGPIO|sw8|c_state.S3~q\,
	combout => \uGPIO|sw8|c_state~32_combout\);

-- Location: FF_X11_Y24_N13
\uGPIO|sw8|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S4~q\);

-- Location: LCCOMB_X11_Y24_N2
\uGPIO|sw8|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~31_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \uGPIO|sw8|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \uGPIO|sw8|c_state.S4~q\,
	combout => \uGPIO|sw8|c_state~31_combout\);

-- Location: FF_X11_Y24_N3
\uGPIO|sw8|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S5~q\);

-- Location: LCCOMB_X11_Y24_N0
\uGPIO|sw8|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~30_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \uGPIO|sw8|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \uGPIO|sw8|c_state.S5~q\,
	combout => \uGPIO|sw8|c_state~30_combout\);

-- Location: FF_X11_Y24_N1
\uGPIO|sw8|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S6~q\);

-- Location: LCCOMB_X11_Y24_N14
\uGPIO|sw8|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~29_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \uGPIO|sw8|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \uGPIO|sw8|c_state.S6~q\,
	combout => \uGPIO|sw8|c_state~29_combout\);

-- Location: FF_X11_Y24_N15
\uGPIO|sw8|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S7~q\);

-- Location: LCCOMB_X11_Y24_N4
\uGPIO|sw8|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~28_combout\ = (\uGPIO|sw8|c_state.S7~q\ & (\SW[8]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw8|c_state.S7~q\,
	datac => \SW[8]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw8|c_state~28_combout\);

-- Location: FF_X11_Y24_N5
\uGPIO|sw8|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S8~q\);

-- Location: LCCOMB_X11_Y24_N10
\uGPIO|sw8|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~27_combout\ = (\uGPIO|sw8|c_state.S8~q\ & (\SW[8]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw8|c_state.S8~q\,
	datac => \SW[8]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw8|c_state~27_combout\);

-- Location: FF_X11_Y24_N11
\uGPIO|sw8|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S9~q\);

-- Location: LCCOMB_X11_Y24_N8
\uGPIO|sw8|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~26_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \uGPIO|sw8|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \uGPIO|sw8|c_state.S9~q\,
	combout => \uGPIO|sw8|c_state~26_combout\);

-- Location: FF_X11_Y24_N9
\uGPIO|sw8|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S10~q\);

-- Location: LCCOMB_X11_Y24_N22
\uGPIO|sw8|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~25_combout\ = (\uGPIO|sw8|c_state.S10~q\ & (\SW[8]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw8|c_state.S10~q\,
	datac => \SW[8]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw8|c_state~25_combout\);

-- Location: FF_X11_Y24_N23
\uGPIO|sw8|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S11~q\);

-- Location: LCCOMB_X11_Y24_N20
\uGPIO|sw8|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~24_combout\ = (\SW[8]~input_o\ & (\uGPIO|sw8|c_state.S11~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datac => \uGPIO|sw8|c_state.S11~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw8|c_state~24_combout\);

-- Location: FF_X11_Y24_N21
\uGPIO|sw8|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S12~q\);

-- Location: LCCOMB_X11_Y24_N26
\uGPIO|sw8|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~23_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \uGPIO|sw8|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \uGPIO|sw8|c_state.S12~q\,
	combout => \uGPIO|sw8|c_state~23_combout\);

-- Location: FF_X11_Y24_N27
\uGPIO|sw8|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S13~q\);

-- Location: LCCOMB_X11_Y24_N24
\uGPIO|sw8|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~22_combout\ = (\SW[8]~input_o\ & (\uGPIO|sw8|c_state.S13~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datac => \uGPIO|sw8|c_state.S13~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw8|c_state~22_combout\);

-- Location: FF_X11_Y24_N25
\uGPIO|sw8|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S14~q\);

-- Location: LCCOMB_X27_Y24_N30
\uGPIO|SW_StatusR~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~5_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|sw8|c_state.S14~q\) # (\uGPIO|SW_StatusR\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw8|c_state.S14~q\,
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(8),
	combout => \uGPIO|SW_StatusR~5_combout\);

-- Location: FF_X27_Y24_N31
\uGPIO|SW_StatusR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~5_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(8));

-- Location: LCCOMB_X27_Y23_N14
\Timer|CounterR[7]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[7]~46_combout\ = (\Timer|CounterR\(7) & (!\Timer|CounterR[6]~45\)) # (!\Timer|CounterR\(7) & ((\Timer|CounterR[6]~45\) # (GND)))
-- \Timer|CounterR[7]~47\ = CARRY((!\Timer|CounterR[6]~45\) # (!\Timer|CounterR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(7),
	datad => VCC,
	cin => \Timer|CounterR[6]~45\,
	combout => \Timer|CounterR[7]~46_combout\,
	cout => \Timer|CounterR[7]~47\);

-- Location: LCCOMB_X27_Y23_N16
\Timer|CounterR[8]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[8]~48_combout\ = (\Timer|CounterR\(8) & (\Timer|CounterR[7]~47\ $ (GND))) # (!\Timer|CounterR\(8) & (!\Timer|CounterR[7]~47\ & VCC))
-- \Timer|CounterR[8]~49\ = CARRY((\Timer|CounterR\(8) & !\Timer|CounterR[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(8),
	datad => VCC,
	cin => \Timer|CounterR[7]~47\,
	combout => \Timer|CounterR[8]~48_combout\,
	cout => \Timer|CounterR[8]~49\);

-- Location: FF_X27_Y23_N17
\Timer|CounterR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[8]~48_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(8));

-- Location: LCCOMB_X23_Y23_N22
\read_data[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[8]~14_combout\ = (\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & (((\Decoder|Equal1~6_combout\)))) # (!\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & ((\Decoder|Equal1~6_combout\ & ((\Timer|CounterR\(8)))) # (!\Decoder|Equal1~6_combout\ & 
-- (\uGPIO|SW_StatusR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|SW_StatusR\(8),
	datab => \Timer|CounterR\(8),
	datac => \mips_cpu|dp|MEM_WB|q[41]~53_combout\,
	datad => \Decoder|Equal1~6_combout\,
	combout => \read_data[8]~14_combout\);

-- Location: LCCOMB_X26_Y18_N26
\Timer|CompareR~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~14_combout\ = (\mips_cpu|dp|EX_MEM|q\(25)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|EX_MEM|q\(25),
	combout => \Timer|CompareR~14_combout\);

-- Location: FF_X26_Y18_N27
\Timer|CompareR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~14_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(20));

-- Location: LCCOMB_X27_Y23_N18
\Timer|CounterR[9]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[9]~50_combout\ = (\Timer|CounterR\(9) & (!\Timer|CounterR[8]~49\)) # (!\Timer|CounterR\(9) & ((\Timer|CounterR[8]~49\) # (GND)))
-- \Timer|CounterR[9]~51\ = CARRY((!\Timer|CounterR[8]~49\) # (!\Timer|CounterR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(9),
	datad => VCC,
	cin => \Timer|CounterR[8]~49\,
	combout => \Timer|CounterR[9]~50_combout\,
	cout => \Timer|CounterR[9]~51\);

-- Location: FF_X27_Y23_N19
\Timer|CounterR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[9]~50_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(9));

-- Location: LCCOMB_X27_Y23_N20
\Timer|CounterR[10]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[10]~52_combout\ = (\Timer|CounterR\(10) & (\Timer|CounterR[9]~51\ $ (GND))) # (!\Timer|CounterR\(10) & (!\Timer|CounterR[9]~51\ & VCC))
-- \Timer|CounterR[10]~53\ = CARRY((\Timer|CounterR\(10) & !\Timer|CounterR[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(10),
	datad => VCC,
	cin => \Timer|CounterR[9]~51\,
	combout => \Timer|CounterR[10]~52_combout\,
	cout => \Timer|CounterR[10]~53\);

-- Location: FF_X27_Y23_N21
\Timer|CounterR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[10]~52_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(10));

-- Location: LCCOMB_X27_Y23_N22
\Timer|CounterR[11]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[11]~54_combout\ = (\Timer|CounterR\(11) & (!\Timer|CounterR[10]~53\)) # (!\Timer|CounterR\(11) & ((\Timer|CounterR[10]~53\) # (GND)))
-- \Timer|CounterR[11]~55\ = CARRY((!\Timer|CounterR[10]~53\) # (!\Timer|CounterR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(11),
	datad => VCC,
	cin => \Timer|CounterR[10]~53\,
	combout => \Timer|CounterR[11]~54_combout\,
	cout => \Timer|CounterR[11]~55\);

-- Location: FF_X27_Y23_N23
\Timer|CounterR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[11]~54_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(11));

-- Location: LCCOMB_X27_Y23_N24
\Timer|CounterR[12]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[12]~56_combout\ = (\Timer|CounterR\(12) & (\Timer|CounterR[11]~55\ $ (GND))) # (!\Timer|CounterR\(12) & (!\Timer|CounterR[11]~55\ & VCC))
-- \Timer|CounterR[12]~57\ = CARRY((\Timer|CounterR\(12) & !\Timer|CounterR[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(12),
	datad => VCC,
	cin => \Timer|CounterR[11]~55\,
	combout => \Timer|CounterR[12]~56_combout\,
	cout => \Timer|CounterR[12]~57\);

-- Location: FF_X27_Y23_N25
\Timer|CounterR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[12]~56_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(12));

-- Location: LCCOMB_X27_Y23_N26
\Timer|CounterR[13]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[13]~58_combout\ = (\Timer|CounterR\(13) & (!\Timer|CounterR[12]~57\)) # (!\Timer|CounterR\(13) & ((\Timer|CounterR[12]~57\) # (GND)))
-- \Timer|CounterR[13]~59\ = CARRY((!\Timer|CounterR[12]~57\) # (!\Timer|CounterR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(13),
	datad => VCC,
	cin => \Timer|CounterR[12]~57\,
	combout => \Timer|CounterR[13]~58_combout\,
	cout => \Timer|CounterR[13]~59\);

-- Location: FF_X27_Y23_N27
\Timer|CounterR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[13]~58_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(13));

-- Location: LCCOMB_X27_Y23_N28
\Timer|CounterR[14]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[14]~60_combout\ = (\Timer|CounterR\(14) & (\Timer|CounterR[13]~59\ $ (GND))) # (!\Timer|CounterR\(14) & (!\Timer|CounterR[13]~59\ & VCC))
-- \Timer|CounterR[14]~61\ = CARRY((\Timer|CounterR\(14) & !\Timer|CounterR[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(14),
	datad => VCC,
	cin => \Timer|CounterR[13]~59\,
	combout => \Timer|CounterR[14]~60_combout\,
	cout => \Timer|CounterR[14]~61\);

-- Location: FF_X27_Y23_N29
\Timer|CounterR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[14]~60_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(14));

-- Location: LCCOMB_X27_Y23_N30
\Timer|CounterR[15]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[15]~62_combout\ = (\Timer|CounterR\(15) & (!\Timer|CounterR[14]~61\)) # (!\Timer|CounterR\(15) & ((\Timer|CounterR[14]~61\) # (GND)))
-- \Timer|CounterR[15]~63\ = CARRY((!\Timer|CounterR[14]~61\) # (!\Timer|CounterR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(15),
	datad => VCC,
	cin => \Timer|CounterR[14]~61\,
	combout => \Timer|CounterR[15]~62_combout\,
	cout => \Timer|CounterR[15]~63\);

-- Location: FF_X27_Y23_N31
\Timer|CounterR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[15]~62_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(15));

-- Location: LCCOMB_X27_Y22_N0
\Timer|CounterR[16]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[16]~64_combout\ = (\Timer|CounterR\(16) & (\Timer|CounterR[15]~63\ $ (GND))) # (!\Timer|CounterR\(16) & (!\Timer|CounterR[15]~63\ & VCC))
-- \Timer|CounterR[16]~65\ = CARRY((\Timer|CounterR\(16) & !\Timer|CounterR[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(16),
	datad => VCC,
	cin => \Timer|CounterR[15]~63\,
	combout => \Timer|CounterR[16]~64_combout\,
	cout => \Timer|CounterR[16]~65\);

-- Location: FF_X27_Y22_N1
\Timer|CounterR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[16]~64_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(16));

-- Location: LCCOMB_X27_Y22_N2
\Timer|CounterR[17]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[17]~66_combout\ = (\Timer|CounterR\(17) & (!\Timer|CounterR[16]~65\)) # (!\Timer|CounterR\(17) & ((\Timer|CounterR[16]~65\) # (GND)))
-- \Timer|CounterR[17]~67\ = CARRY((!\Timer|CounterR[16]~65\) # (!\Timer|CounterR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(17),
	datad => VCC,
	cin => \Timer|CounterR[16]~65\,
	combout => \Timer|CounterR[17]~66_combout\,
	cout => \Timer|CounterR[17]~67\);

-- Location: FF_X27_Y22_N3
\Timer|CounterR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[17]~66_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(17));

-- Location: LCCOMB_X27_Y22_N4
\Timer|CounterR[18]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[18]~68_combout\ = (\Timer|CounterR\(18) & (\Timer|CounterR[17]~67\ $ (GND))) # (!\Timer|CounterR\(18) & (!\Timer|CounterR[17]~67\ & VCC))
-- \Timer|CounterR[18]~69\ = CARRY((\Timer|CounterR\(18) & !\Timer|CounterR[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(18),
	datad => VCC,
	cin => \Timer|CounterR[17]~67\,
	combout => \Timer|CounterR[18]~68_combout\,
	cout => \Timer|CounterR[18]~69\);

-- Location: FF_X27_Y22_N5
\Timer|CounterR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[18]~68_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(18));

-- Location: LCCOMB_X27_Y22_N6
\Timer|CounterR[19]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[19]~70_combout\ = (\Timer|CounterR\(19) & (!\Timer|CounterR[18]~69\)) # (!\Timer|CounterR\(19) & ((\Timer|CounterR[18]~69\) # (GND)))
-- \Timer|CounterR[19]~71\ = CARRY((!\Timer|CounterR[18]~69\) # (!\Timer|CounterR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(19),
	datad => VCC,
	cin => \Timer|CounterR[18]~69\,
	combout => \Timer|CounterR[19]~70_combout\,
	cout => \Timer|CounterR[19]~71\);

-- Location: FF_X27_Y22_N7
\Timer|CounterR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[19]~70_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(19));

-- Location: LCCOMB_X27_Y22_N8
\Timer|CounterR[20]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[20]~72_combout\ = (\Timer|CounterR\(20) & (\Timer|CounterR[19]~71\ $ (GND))) # (!\Timer|CounterR\(20) & (!\Timer|CounterR[19]~71\ & VCC))
-- \Timer|CounterR[20]~73\ = CARRY((\Timer|CounterR\(20) & !\Timer|CounterR[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(20),
	datad => VCC,
	cin => \Timer|CounterR[19]~71\,
	combout => \Timer|CounterR[20]~72_combout\,
	cout => \Timer|CounterR[20]~73\);

-- Location: FF_X27_Y22_N9
\Timer|CounterR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[20]~72_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(20));

-- Location: LCCOMB_X26_Y18_N14
\mips_cpu|dp|MEM_WB|q[57]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[57]~14_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(20))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(20),
	datab => \Timer|CounterR\(20),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[57]~14_combout\);

-- Location: LCCOMB_X29_Y17_N20
\mips_cpu|c|md|WideOr1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr1~0_combout\ = (\mips_cpu|dp|IF_ID|q\(28) & (((!\mips_cpu|dp|IF_ID|q\(29))) # (!\mips_cpu|dp|IF_ID|q\(26)))) # (!\mips_cpu|dp|IF_ID|q\(28) & ((\mips_cpu|dp|IF_ID|q\(29)) # ((\mips_cpu|dp|IF_ID|q\(26) & !\mips_cpu|dp|IF_ID|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(26),
	datab => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(28),
	datad => \mips_cpu|dp|IF_ID|q\(29),
	combout => \mips_cpu|c|md|WideOr1~0_combout\);

-- Location: FF_X24_Y20_N1
\mips_cpu|dp|MEM_WB|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(50),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(18));

-- Location: LCCOMB_X27_Y21_N0
\Timer|CompareR~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~21_combout\ = (\mips_cpu|dp|EX_MEM|q\(18)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \mips_cpu|dp|EX_MEM|q\(18),
	combout => \Timer|CompareR~21_combout\);

-- Location: FF_X27_Y21_N1
\Timer|CompareR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~21_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(13));

-- Location: LCCOMB_X27_Y21_N12
\mips_cpu|dp|MEM_WB|q[50]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[50]~21_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(13)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(13),
	datab => \Timer|CompareR\(13),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[50]~21_combout\);

-- Location: LCCOMB_X22_Y17_N24
\mips_cpu|fwd|ForwardA~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardA~2_combout\ = (\mips_cpu|c|MEM_WB|q\(1) & (\mips_cpu|dp|IF_ID|q\(25) $ (!\mips_cpu|dp|MEM_WB|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|MEM_WB|q\(1),
	datac => \mips_cpu|dp|IF_ID|q\(25),
	datad => \mips_cpu|dp|MEM_WB|q\(4),
	combout => \mips_cpu|fwd|ForwardA~2_combout\);

-- Location: LCCOMB_X27_Y18_N22
\mips_cpu|c|md|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~3_combout\ = (\mips_cpu|dp|IF_ID|q\(27) & (\mips_cpu|dp|IF_ID|q\(26) & \mips_cpu|c|md|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|c|md|Decoder0~0_combout\,
	combout => \mips_cpu|c|md|Decoder0~3_combout\);

-- Location: LCCOMB_X24_Y22_N12
\mips_cpu|dp|fwd_after_writedata|y[9]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[9]~60_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & ((\mips_cpu|dp|ID_EX|q[56]~3_combout\) # ((\mips_cpu|fwd|ForwardD[0]~6_combout\ & \mips_cpu|dp|EX_MEM|q\(46))))) # 
-- (!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & (((\mips_cpu|fwd|ForwardD[0]~6_combout\ & \mips_cpu|dp|EX_MEM|q\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datab => \mips_cpu|dp|ID_EX|q[56]~3_combout\,
	datac => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(46),
	combout => \mips_cpu|dp|fwd_after_writedata|y[9]~60_combout\);

-- Location: LCCOMB_X24_Y22_N2
\mips_cpu|dp|fwd_after_writedata|y[9]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[9]~61_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[9]~60_combout\) # ((\mips_cpu|dp|ID_EX|q\(56) & \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[9]~60_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(56),
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[9]~61_combout\);

-- Location: FF_X24_Y22_N3
\mips_cpu|dp|EX_MEM|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[9]~61_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(14));

-- Location: LCCOMB_X29_Y21_N8
\mips_cpu|dp|ID_EX|q[58]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[58]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[58]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[58]~1_combout\,
	combout => \mips_cpu|dp|ID_EX|q[58]~feeder_combout\);

-- Location: FF_X29_Y21_N9
\mips_cpu|dp|ID_EX|q[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[58]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux20~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(58));

-- Location: LCCOMB_X29_Y21_N28
\mips_cpu|dp|fwd_after_writedata|y[11]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[11]~13_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|EX_MEM|q\(48)) # ((\mips_cpu|dp|ID_EX|q\(58) & \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\)))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & 
-- (\mips_cpu|dp|ID_EX|q\(58) & ((\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(58),
	datac => \mips_cpu|dp|EX_MEM|q\(48),
	datad => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[11]~13_combout\);

-- Location: LCCOMB_X29_Y21_N22
\mips_cpu|dp|fwd_after_writedata|y[11]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[11]~14_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[11]~13_combout\) # ((\mips_cpu|dp|ID_EX|q[58]~1_combout\ & \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[58]~1_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[11]~13_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[11]~14_combout\);

-- Location: FF_X29_Y21_N23
\mips_cpu|dp|EX_MEM|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[11]~14_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(16));

-- Location: M9K_X25_Y21_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F080F00F000F00F0F00000F000400400F888",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|EX_MEM|q\(3),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: FF_X24_Y17_N1
\mips_cpu|dp|IF_ID|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(9));

-- Location: LCCOMB_X29_Y19_N28
\mips_cpu|dp|sl16|y[25]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[25]~18_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & ((\mips_cpu|dp|IF_ID|q\(9)))) # (!\mips_cpu|c|md|Decoder0~3_combout\ & (\mips_cpu|dp|sze|y[31]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~3_combout\,
	datac => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(9),
	combout => \mips_cpu|dp|sl16|y[25]~18_combout\);

-- Location: FF_X29_Y19_N29
\mips_cpu|dp|ID_EX|q[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[25]~18_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(40));

-- Location: LCCOMB_X29_Y19_N22
\mips_cpu|dp|alu|b2[25]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[25]~24_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(40)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[25]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[25]~42_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|ID_EX|q\(40),
	combout => \mips_cpu|dp|alu|b2[25]~24_combout\);

-- Location: LCCOMB_X16_Y19_N24
\mips_cpu|dp|ID_EX|q[101]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[101]~32_combout\ = (!\mips_cpu|dp|IF_ID|q\(25) & \mips_cpu|dp|IF_ID|q\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID|q\(25),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|ID_EX|q[101]~32_combout\);

-- Location: LCCOMB_X23_Y20_N20
\mips_cpu|dp|sl16|y[22]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[22]~21_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & (\mips_cpu|dp|IF_ID|q\(6))) # (!\mips_cpu|c|md|Decoder0~3_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID|q\(6),
	datac => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => \mips_cpu|c|md|Decoder0~3_combout\,
	combout => \mips_cpu|dp|sl16|y[22]~21_combout\);

-- Location: FF_X23_Y20_N21
\mips_cpu|dp|ID_EX|q[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[22]~21_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(37));

-- Location: LCCOMB_X23_Y20_N22
\mips_cpu|dp|alu|b2[22]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[22]~27_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(37))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[22]~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|ID_EX|q\(37),
	datac => \mips_cpu|c|ad|Mux0~1_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[22]~48_combout\,
	combout => \mips_cpu|dp|alu|b2[22]~27_combout\);

-- Location: LCCOMB_X23_Y16_N24
\mips_cpu|dp|ID_EX|q[101]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[101]~33_combout\ = (\mips_cpu|dp|IF_ID|q\(25)) # ((\mips_cpu|dp|IF_ID|q\(23) & \mips_cpu|dp|IF_ID|q\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|IF_ID|q\(25),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|ID_EX|q[101]~33_combout\);

-- Location: FF_X27_Y16_N11
\mips_cpu|dp|ID_EX_pcplus4|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(22),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(22));

-- Location: LCCOMB_X24_Y20_N22
\mips_cpu|dp|wd_mux|y[21]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[21]~22_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(21)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|ID_EX|q[68]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[68]~22_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(21),
	combout => \mips_cpu|dp|wd_mux|y[21]~22_combout\);

-- Location: LCCOMB_X28_Y17_N4
\mips_cpu|dp|rf|Decoder0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~5_combout\ = (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|c|MEM_WB|q\(1) & (!\mips_cpu|dp|MEM_WB|q\(0) & !\mips_cpu|dp|MEM_WB|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|c|MEM_WB|q\(1),
	datac => \mips_cpu|dp|MEM_WB|q\(0),
	datad => \mips_cpu|dp|MEM_WB|q\(1),
	combout => \mips_cpu|dp|rf|Decoder0~5_combout\);

-- Location: LCCOMB_X19_Y15_N14
\mips_cpu|dp|rf|Decoder0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~6_combout\ = (!\mips_cpu|dp|MEM_WB|q\(4) & (\mips_cpu|dp|rf|Decoder0~0_combout\ & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|rf|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|dp|rf|Decoder0~0_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~5_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~6_combout\);

-- Location: FF_X19_Y23_N17
\mips_cpu|dp|rf|R12[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(21));

-- Location: FF_X16_Y23_N21
\mips_cpu|dp|rf|R13[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(21));

-- Location: LCCOMB_X19_Y23_N16
\mips_cpu|dp|rf|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R13\(21)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R12\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(21),
	datad => \mips_cpu|dp|rf|R13\(21),
	combout => \mips_cpu|dp|rf|Mux10~0_combout\);

-- Location: LCCOMB_X28_Y17_N16
\mips_cpu|dp|rf|Decoder0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~7_combout\ = (\mips_cpu|c|MEM_WB|q\(1) & ((\mips_cpu|c|md|Selector8~1_combout\) # ((\mips_cpu|dp|MEM_WB|q\(0) & \mips_cpu|dp|MEM_WB|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|c|MEM_WB|q\(1),
	datac => \mips_cpu|dp|MEM_WB|q\(0),
	datad => \mips_cpu|dp|MEM_WB|q\(1),
	combout => \mips_cpu|dp|rf|Decoder0~7_combout\);

-- Location: LCCOMB_X21_Y17_N30
\mips_cpu|dp|rf|Decoder0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~8_combout\ = (\mips_cpu|dp|rf|Decoder0~7_combout\ & (!\mips_cpu|dp|MEM_WB|q\(4) & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|rf|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~7_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(4),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~0_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~8_combout\);

-- Location: FF_X24_Y20_N23
\mips_cpu|dp|rf|R15[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(21));

-- Location: LCCOMB_X28_Y17_N2
\mips_cpu|dp|rf|Decoder0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~1_combout\ = (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|c|MEM_WB|q\(1) & (!\mips_cpu|dp|MEM_WB|q\(0) & \mips_cpu|dp|MEM_WB|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|c|MEM_WB|q\(1),
	datac => \mips_cpu|dp|MEM_WB|q\(0),
	datad => \mips_cpu|dp|MEM_WB|q\(1),
	combout => \mips_cpu|dp|rf|Decoder0~1_combout\);

-- Location: LCCOMB_X21_Y17_N12
\mips_cpu|dp|rf|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~2_combout\ = (\mips_cpu|dp|rf|Decoder0~1_combout\ & (!\mips_cpu|dp|MEM_WB|q\(4) & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|rf|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~1_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(4),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~0_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~2_combout\);

-- Location: FF_X16_Y23_N23
\mips_cpu|dp|rf|R14[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(21));

-- Location: LCCOMB_X17_Y19_N20
\mips_cpu|dp|rf|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~1_combout\ = (\mips_cpu|dp|rf|Mux10~0_combout\ & (((\mips_cpu|dp|rf|R15\(21))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux10~0_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R14\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R15\(21),
	datad => \mips_cpu|dp|rf|R14\(21),
	combout => \mips_cpu|dp|rf|Mux10~1_combout\);

-- Location: LCCOMB_X22_Y16_N4
\mips_cpu|dp|rf|Decoder0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~18_combout\ = (\mips_cpu|dp|MEM_WB|q\(3) & (!\mips_cpu|dp|MEM_WB|q\(2) & !\mips_cpu|c|md|Selector8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(3),
	datac => \mips_cpu|dp|MEM_WB|q\(2),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~18_combout\);

-- Location: LCCOMB_X22_Y17_N14
\mips_cpu|dp|rf|Decoder0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~20_combout\ = (\mips_cpu|dp|rf|Decoder0~1_combout\ & (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|rf|Decoder0~18_combout\ & !\mips_cpu|dp|MEM_WB|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~1_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~18_combout\,
	datad => \mips_cpu|dp|MEM_WB|q\(4),
	combout => \mips_cpu|dp|rf|Decoder0~20_combout\);

-- Location: FF_X15_Y25_N25
\mips_cpu|dp|rf|R10[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(21));

-- Location: LCCOMB_X19_Y15_N24
\mips_cpu|dp|rf|Decoder0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~21_combout\ = (!\mips_cpu|dp|MEM_WB|q\(4) & (\mips_cpu|dp|rf|Decoder0~5_combout\ & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|rf|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|dp|rf|Decoder0~5_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~18_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~21_combout\);

-- Location: FF_X14_Y23_N21
\mips_cpu|dp|rf|R8[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(21));

-- Location: LCCOMB_X14_Y23_N20
\mips_cpu|dp|rf|Mux10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R10\(21)) # ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|R8\(21) & 
-- !\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R10\(21),
	datac => \mips_cpu|dp|rf|R8\(21),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux10~6_combout\);

-- Location: LCCOMB_X22_Y17_N8
\mips_cpu|dp|rf|Decoder0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~22_combout\ = (\mips_cpu|dp|rf|Decoder0~7_combout\ & (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|rf|Decoder0~18_combout\ & !\mips_cpu|dp|MEM_WB|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~7_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~18_combout\,
	datad => \mips_cpu|dp|MEM_WB|q\(4),
	combout => \mips_cpu|dp|rf|Decoder0~22_combout\);

-- Location: FF_X20_Y25_N15
\mips_cpu|dp|rf|R11[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(21));

-- Location: LCCOMB_X19_Y15_N6
\mips_cpu|dp|rf|Decoder0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~19_combout\ = (!\mips_cpu|dp|MEM_WB|q\(4) & (\mips_cpu|dp|rf|Decoder0~3_combout\ & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|rf|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|dp|rf|Decoder0~3_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~18_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~19_combout\);

-- Location: FF_X20_Y25_N29
\mips_cpu|dp|rf|R9[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(21));

-- Location: LCCOMB_X20_Y25_N14
\mips_cpu|dp|rf|Mux10~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~7_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux10~6_combout\ & (\mips_cpu|dp|rf|R11\(21))) # (!\mips_cpu|dp|rf|Mux10~6_combout\ & ((\mips_cpu|dp|rf|R9\(21)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux10~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux10~6_combout\,
	datac => \mips_cpu|dp|rf|R11\(21),
	datad => \mips_cpu|dp|rf|R9\(21),
	combout => \mips_cpu|dp|rf|Mux10~7_combout\);

-- Location: LCCOMB_X22_Y16_N24
\mips_cpu|dp|rf|Decoder0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~9_combout\ = (!\mips_cpu|dp|MEM_WB|q\(3) & (!\mips_cpu|dp|MEM_WB|q\(2) & !\mips_cpu|c|md|Selector8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(3),
	datac => \mips_cpu|dp|MEM_WB|q\(2),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~9_combout\);

-- Location: LCCOMB_X21_Y17_N18
\mips_cpu|dp|rf|Decoder0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~11_combout\ = (\mips_cpu|dp|rf|Decoder0~9_combout\ & (!\mips_cpu|dp|MEM_WB|q\(4) & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|rf|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~9_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(4),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~7_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~11_combout\);

-- Location: FF_X17_Y21_N1
\mips_cpu|dp|rf|R3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(21));

-- Location: LCCOMB_X23_Y15_N8
\mips_cpu|dp|rf|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~1_combout\ = (\mips_cpu|dp|comb~3_combout\) # ((\mips_cpu|dp|IF_ID|q\(18)) # (!\mips_cpu|dp|IF_ID|q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|comb~3_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(17),
	datad => \mips_cpu|dp|IF_ID|q\(18),
	combout => \mips_cpu|dp|rf|Mux7~1_combout\);

-- Location: LCCOMB_X21_Y17_N16
\mips_cpu|dp|rf|Decoder0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~10_combout\ = (\mips_cpu|dp|rf|Decoder0~9_combout\ & (!\mips_cpu|dp|MEM_WB|q\(4) & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|rf|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~9_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(4),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~10_combout\);

-- Location: FF_X20_Y21_N15
\mips_cpu|dp|rf|R2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(21));

-- Location: LCCOMB_X23_Y15_N20
\mips_cpu|dp|rf|Mux7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~3_combout\ = (\mips_cpu|dp|IF_ID|q\(18)) # ((\mips_cpu|dp|comb~3_combout\) # ((\mips_cpu|dp|IF_ID|q\(16) & \mips_cpu|dp|IF_ID|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(16),
	datab => \mips_cpu|dp|IF_ID|q\(18),
	datac => \mips_cpu|dp|IF_ID|q\(17),
	datad => \mips_cpu|dp|comb~3_combout\,
	combout => \mips_cpu|dp|rf|Mux7~3_combout\);

-- Location: LCCOMB_X22_Y16_N18
\mips_cpu|dp|rf|Decoder0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~13_combout\ = (!\mips_cpu|dp|MEM_WB|q\(3) & (\mips_cpu|dp|MEM_WB|q\(2) & !\mips_cpu|c|md|Selector8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(3),
	datac => \mips_cpu|dp|MEM_WB|q\(2),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~13_combout\);

-- Location: LCCOMB_X19_Y15_N4
\mips_cpu|dp|rf|Decoder0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~16_combout\ = (!\mips_cpu|dp|MEM_WB|q\(4) & (\mips_cpu|dp|rf|Decoder0~13_combout\ & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|rf|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|dp|rf|Decoder0~13_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~5_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~16_combout\);

-- Location: FF_X15_Y21_N15
\mips_cpu|dp|rf|R4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(21));

-- Location: LCCOMB_X19_Y15_N10
\mips_cpu|dp|rf|Decoder0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~15_combout\ = (!\mips_cpu|dp|MEM_WB|q\(4) & (\mips_cpu|dp|rf|Decoder0~13_combout\ & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|rf|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|dp|rf|Decoder0~13_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~3_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~15_combout\);

-- Location: FF_X15_Y21_N29
\mips_cpu|dp|rf|R5[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(21));

-- Location: LCCOMB_X15_Y21_N14
\mips_cpu|dp|rf|Mux10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~2_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\) # ((\mips_cpu|dp|rf|R5\(21))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (\mips_cpu|dp|rf|R4\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R4\(21),
	datad => \mips_cpu|dp|rf|R5\(21),
	combout => \mips_cpu|dp|rf|Mux10~2_combout\);

-- Location: LCCOMB_X21_Y17_N14
\mips_cpu|dp|rf|Decoder0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~17_combout\ = (\mips_cpu|dp|rf|Decoder0~13_combout\ & (!\mips_cpu|dp|MEM_WB|q\(4) & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|rf|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~13_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(4),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~7_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~17_combout\);

-- Location: FF_X21_Y18_N17
\mips_cpu|dp|rf|R7[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(21));

-- Location: LCCOMB_X21_Y17_N4
\mips_cpu|dp|rf|Decoder0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~14_combout\ = (\mips_cpu|dp|rf|Decoder0~13_combout\ & (!\mips_cpu|dp|MEM_WB|q\(4) & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|rf|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~13_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(4),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~14_combout\);

-- Location: FF_X16_Y21_N17
\mips_cpu|dp|rf|R6[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(21));

-- Location: LCCOMB_X21_Y18_N16
\mips_cpu|dp|rf|Mux10~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~3_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux10~2_combout\ & (\mips_cpu|dp|rf|R7\(21))) # (!\mips_cpu|dp|rf|Mux10~2_combout\ & ((\mips_cpu|dp|rf|R6\(21)))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux10~2_combout\,
	datac => \mips_cpu|dp|rf|R7\(21),
	datad => \mips_cpu|dp|rf|R6\(21),
	combout => \mips_cpu|dp|rf|Mux10~3_combout\);

-- Location: LCCOMB_X19_Y15_N16
\mips_cpu|dp|rf|Decoder0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~12_combout\ = (!\mips_cpu|dp|MEM_WB|q\(4) & (\mips_cpu|dp|rf|Decoder0~9_combout\ & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|rf|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|dp|rf|Decoder0~9_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~3_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~12_combout\);

-- Location: FF_X20_Y21_N9
\mips_cpu|dp|rf|R1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(21));

-- Location: LCCOMB_X23_Y15_N26
\mips_cpu|dp|rf|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~2_combout\ = (\mips_cpu|dp|IF_ID|q\(18)) # ((\mips_cpu|dp|comb~3_combout\) # ((\mips_cpu|dp|IF_ID|q\(16) & !\mips_cpu|dp|IF_ID|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(16),
	datab => \mips_cpu|dp|IF_ID|q\(18),
	datac => \mips_cpu|dp|IF_ID|q\(17),
	datad => \mips_cpu|dp|comb~3_combout\,
	combout => \mips_cpu|dp|rf|Mux7~2_combout\);

-- Location: LCCOMB_X20_Y21_N8
\mips_cpu|dp|rf|Mux10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~4_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux10~3_combout\) # ((!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|R1\(21) & \mips_cpu|dp|rf|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~3_combout\,
	datab => \mips_cpu|dp|rf|Mux10~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(21),
	datad => \mips_cpu|dp|rf|Mux7~2_combout\,
	combout => \mips_cpu|dp|rf|Mux10~4_combout\);

-- Location: LCCOMB_X20_Y21_N14
\mips_cpu|dp|rf|Mux10~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~5_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (((\mips_cpu|dp|rf|Mux10~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux10~4_combout\ & (\mips_cpu|dp|rf|R3\(21))) # (!\mips_cpu|dp|rf|Mux10~4_combout\ & 
-- ((\mips_cpu|dp|rf|R2\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(21),
	datab => \mips_cpu|dp|rf|Mux7~1_combout\,
	datac => \mips_cpu|dp|rf|R2\(21),
	datad => \mips_cpu|dp|rf|Mux10~4_combout\,
	combout => \mips_cpu|dp|rf|Mux10~5_combout\);

-- Location: LCCOMB_X17_Y19_N22
\mips_cpu|dp|rf|Mux10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & (((\mips_cpu|dp|rf|Mux7~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux10~5_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux7~4_combout\ & (\mips_cpu|dp|rf|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~7_combout\,
	datab => \mips_cpu|dp|rf|Mux10~5_combout\,
	datac => \mips_cpu|dp|rf|Mux7~0_combout\,
	datad => \mips_cpu|dp|rf|Mux7~4_combout\,
	combout => \mips_cpu|dp|rf|Mux10~8_combout\);

-- Location: LCCOMB_X22_Y17_N20
\mips_cpu|dp|rf|Decoder0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~36_combout\ = (\mips_cpu|dp|rf|Decoder0~7_combout\ & (\mips_cpu|dp|rf|Decoder0~18_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\) # (\mips_cpu|dp|MEM_WB|q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~7_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~18_combout\,
	datad => \mips_cpu|dp|MEM_WB|q\(4),
	combout => \mips_cpu|dp|rf|Decoder0~36_combout\);

-- Location: FF_X11_Y21_N1
\mips_cpu|dp|rf|R27[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(21));

-- Location: LCCOMB_X21_Y17_N26
\mips_cpu|dp|rf|Decoder0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~37_combout\ = (\mips_cpu|dp|rf|Decoder0~9_combout\ & (\mips_cpu|dp|rf|Decoder0~7_combout\ & ((\mips_cpu|dp|MEM_WB|q\(4)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~9_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(4),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~7_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~37_combout\);

-- Location: FF_X11_Y21_N19
\mips_cpu|dp|rf|R19[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(21));

-- Location: LCCOMB_X11_Y21_N0
\mips_cpu|dp|rf|Mux10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~16_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R27\(21))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R19\(21)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R27\(21),
	datad => \mips_cpu|dp|rf|R19\(21),
	combout => \mips_cpu|dp|rf|Mux10~16_combout\);

-- Location: LCCOMB_X21_Y17_N0
\mips_cpu|dp|rf|Decoder0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~35_combout\ = (\mips_cpu|dp|rf|Decoder0~13_combout\ & (\mips_cpu|dp|rf|Decoder0~7_combout\ & ((\mips_cpu|dp|MEM_WB|q\(4)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~13_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(4),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~7_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~35_combout\);

-- Location: FF_X11_Y22_N17
\mips_cpu|dp|rf|R23[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(21));

-- Location: LCCOMB_X21_Y17_N28
\mips_cpu|dp|rf|Decoder0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~38_combout\ = (\mips_cpu|dp|rf|Decoder0~7_combout\ & (\mips_cpu|dp|rf|Decoder0~0_combout\ & ((\mips_cpu|dp|MEM_WB|q\(4)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~7_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(4),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~0_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~38_combout\);

-- Location: FF_X11_Y22_N3
\mips_cpu|dp|rf|R31[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(21));

-- Location: LCCOMB_X11_Y22_N16
\mips_cpu|dp|rf|Mux10~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~17_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|Mux10~16_combout\)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux10~16_combout\ & ((\mips_cpu|dp|rf|R31\(21)))) # 
-- (!\mips_cpu|dp|rf|Mux10~16_combout\ & (\mips_cpu|dp|rf|R23\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux10~16_combout\,
	datac => \mips_cpu|dp|rf|R23\(21),
	datad => \mips_cpu|dp|rf|R31\(21),
	combout => \mips_cpu|dp|rf|Mux10~17_combout\);

-- Location: LCCOMB_X21_Y17_N20
\mips_cpu|dp|rf|Decoder0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~26_combout\ = (\mips_cpu|dp|rf|Decoder0~1_combout\ & (\mips_cpu|dp|rf|Decoder0~0_combout\ & ((\mips_cpu|dp|MEM_WB|q\(4)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~1_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(4),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~0_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~26_combout\);

-- Location: FF_X11_Y16_N23
\mips_cpu|dp|rf|R30[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(21));

-- Location: LCCOMB_X22_Y17_N26
\mips_cpu|dp|rf|Decoder0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~23_combout\ = (\mips_cpu|dp|rf|Decoder0~1_combout\ & (\mips_cpu|dp|rf|Decoder0~18_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\) # (\mips_cpu|dp|MEM_WB|q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~1_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~18_combout\,
	datad => \mips_cpu|dp|MEM_WB|q\(4),
	combout => \mips_cpu|dp|rf|Decoder0~23_combout\);

-- Location: FF_X11_Y16_N13
\mips_cpu|dp|rf|R26[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(21));

-- Location: LCCOMB_X21_Y17_N2
\mips_cpu|dp|rf|Decoder0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~25_combout\ = (\mips_cpu|dp|rf|Decoder0~9_combout\ & (\mips_cpu|dp|rf|Decoder0~1_combout\ & ((\mips_cpu|dp|MEM_WB|q\(4)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~9_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(4),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~25_combout\);

-- Location: FF_X11_Y17_N19
\mips_cpu|dp|rf|R18[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(21));

-- Location: LCCOMB_X21_Y17_N24
\mips_cpu|dp|rf|Decoder0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~24_combout\ = (\mips_cpu|dp|rf|Decoder0~13_combout\ & (\mips_cpu|dp|rf|Decoder0~1_combout\ & ((\mips_cpu|dp|MEM_WB|q\(4)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~13_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(4),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~24_combout\);

-- Location: FF_X11_Y17_N9
\mips_cpu|dp|rf|R22[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(21));

-- Location: LCCOMB_X11_Y17_N8
\mips_cpu|dp|rf|Mux10~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R18\(21) & ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R22\(21)) # 
-- (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R18\(21),
	datac => \mips_cpu|dp|rf|R22\(21),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux10~9_combout\);

-- Location: LCCOMB_X11_Y16_N12
\mips_cpu|dp|rf|Mux10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~10_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux10~9_combout\ & (\mips_cpu|dp|rf|R30\(21))) # (!\mips_cpu|dp|rf|Mux10~9_combout\ & ((\mips_cpu|dp|rf|R26\(21)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux10~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(21),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(21),
	datad => \mips_cpu|dp|rf|Mux10~9_combout\,
	combout => \mips_cpu|dp|rf|Mux10~10_combout\);

-- Location: LCCOMB_X19_Y15_N26
\mips_cpu|dp|rf|Decoder0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~27_combout\ = (\mips_cpu|dp|rf|Decoder0~13_combout\ & (\mips_cpu|dp|rf|Decoder0~3_combout\ & ((\mips_cpu|dp|MEM_WB|q\(4)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|dp|rf|Decoder0~13_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~3_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~27_combout\);

-- Location: FF_X15_Y16_N1
\mips_cpu|dp|rf|R21[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(21));

-- Location: LCCOMB_X19_Y15_N30
\mips_cpu|dp|rf|Decoder0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~30_combout\ = (\mips_cpu|dp|rf|Decoder0~0_combout\ & (\mips_cpu|dp|rf|Decoder0~3_combout\ & ((\mips_cpu|dp|MEM_WB|q\(4)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|dp|rf|Decoder0~0_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~3_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~30_combout\);

-- Location: FF_X15_Y16_N3
\mips_cpu|dp|rf|R29[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(21));

-- Location: LCCOMB_X19_Y15_N28
\mips_cpu|dp|rf|Decoder0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~28_combout\ = (\mips_cpu|dp|rf|Decoder0~3_combout\ & (\mips_cpu|dp|rf|Decoder0~18_combout\ & ((\mips_cpu|dp|MEM_WB|q\(4)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|dp|rf|Decoder0~3_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~18_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~28_combout\);

-- Location: FF_X14_Y16_N9
\mips_cpu|dp|rf|R25[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(21));

-- Location: LCCOMB_X21_Y17_N6
\mips_cpu|dp|rf|Decoder0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~29_combout\ = (\mips_cpu|dp|rf|Decoder0~3_combout\ & (\mips_cpu|dp|rf|Decoder0~9_combout\ & ((\mips_cpu|dp|MEM_WB|q\(4)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~3_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(4),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~9_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~29_combout\);

-- Location: FF_X14_Y16_N11
\mips_cpu|dp|rf|R17[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(21));

-- Location: LCCOMB_X14_Y16_N10
\mips_cpu|dp|rf|Mux10~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R25\(21))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R17\(21)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R25\(21),
	datac => \mips_cpu|dp|rf|R17\(21),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux10~11_combout\);

-- Location: LCCOMB_X15_Y16_N2
\mips_cpu|dp|rf|Mux10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~12_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux10~11_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux10~11_combout\ & ((\mips_cpu|dp|rf|R29\(21)))) # 
-- (!\mips_cpu|dp|rf|Mux10~11_combout\ & (\mips_cpu|dp|rf|R21\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R21\(21),
	datac => \mips_cpu|dp|rf|R29\(21),
	datad => \mips_cpu|dp|rf|Mux10~11_combout\,
	combout => \mips_cpu|dp|rf|Mux10~12_combout\);

-- Location: LCCOMB_X19_Y15_N20
\mips_cpu|dp|rf|Decoder0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~33_combout\ = (\mips_cpu|dp|rf|Decoder0~9_combout\ & (\mips_cpu|dp|rf|Decoder0~5_combout\ & ((\mips_cpu|dp|MEM_WB|q\(4)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|dp|rf|Decoder0~9_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~5_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~33_combout\);

-- Location: FF_X16_Y17_N31
\mips_cpu|dp|rf|R16[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(21));

-- Location: LCCOMB_X19_Y15_N2
\mips_cpu|dp|rf|Decoder0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~32_combout\ = (\mips_cpu|dp|rf|Decoder0~13_combout\ & (\mips_cpu|dp|rf|Decoder0~5_combout\ & ((\mips_cpu|dp|MEM_WB|q\(4)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|dp|rf|Decoder0~13_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~5_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~32_combout\);

-- Location: FF_X16_Y17_N21
\mips_cpu|dp|rf|R20[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(21));

-- Location: LCCOMB_X16_Y17_N20
\mips_cpu|dp|rf|Mux10~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~13_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(21) & ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R20\(21)) # 
-- (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(21),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R20\(21),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux10~13_combout\);

-- Location: LCCOMB_X19_Y15_N22
\mips_cpu|dp|rf|Decoder0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~34_combout\ = (\mips_cpu|dp|rf|Decoder0~0_combout\ & (\mips_cpu|dp|rf|Decoder0~5_combout\ & ((\mips_cpu|dp|MEM_WB|q\(4)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|dp|rf|Decoder0~0_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~5_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~34_combout\);

-- Location: FF_X15_Y17_N15
\mips_cpu|dp|rf|R28[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(21));

-- Location: LCCOMB_X19_Y15_N0
\mips_cpu|dp|rf|Decoder0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~31_combout\ = (\mips_cpu|dp|rf|Decoder0~5_combout\ & (\mips_cpu|dp|rf|Decoder0~18_combout\ & ((\mips_cpu|dp|MEM_WB|q\(4)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|dp|rf|Decoder0~5_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~18_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~31_combout\);

-- Location: FF_X15_Y17_N21
\mips_cpu|dp|rf|R24[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[21]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(21));

-- Location: LCCOMB_X15_Y17_N20
\mips_cpu|dp|rf|Mux10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~14_combout\ = (\mips_cpu|dp|rf|Mux10~13_combout\ & ((\mips_cpu|dp|rf|R28\(21)) # ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux10~13_combout\ & (((\mips_cpu|dp|rf|R24\(21) & 
-- \mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~13_combout\,
	datab => \mips_cpu|dp|rf|R28\(21),
	datac => \mips_cpu|dp|rf|R24\(21),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux10~14_combout\);

-- Location: LCCOMB_X17_Y19_N0
\mips_cpu|dp|rf|Mux10~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|Mux10~12_combout\)) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux10~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|Mux10~12_combout\,
	datad => \mips_cpu|dp|rf|Mux10~14_combout\,
	combout => \mips_cpu|dp|rf|Mux10~15_combout\);

-- Location: LCCOMB_X17_Y19_N10
\mips_cpu|dp|rf|Mux10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~18_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux10~15_combout\ & (\mips_cpu|dp|rf|Mux10~17_combout\)) # (!\mips_cpu|dp|rf|Mux10~15_combout\ & ((\mips_cpu|dp|rf|Mux10~10_combout\))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~17_combout\,
	datab => \mips_cpu|dp|rf|Mux10~10_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux10~15_combout\,
	combout => \mips_cpu|dp|rf|Mux10~18_combout\);

-- Location: LCCOMB_X17_Y19_N12
\mips_cpu|dp|rf|Mux10~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~19_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux10~8_combout\ & ((\mips_cpu|dp|rf|Mux10~18_combout\))) # (!\mips_cpu|dp|rf|Mux10~8_combout\ & (\mips_cpu|dp|rf|Mux10~1_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux7~0_combout\ & (((\mips_cpu|dp|rf|Mux10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux10~1_combout\,
	datac => \mips_cpu|dp|rf|Mux10~8_combout\,
	datad => \mips_cpu|dp|rf|Mux10~18_combout\,
	combout => \mips_cpu|dp|rf|Mux10~19_combout\);

-- Location: LCCOMB_X23_Y15_N18
\mips_cpu|dp|pcmux|y[21]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[21]~44_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|rf|Mux10~19_combout\) # ((!\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\ & 
-- \mips_cpu|dp|IF_ID|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~19_combout\,
	datab => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(19),
	combout => \mips_cpu|dp|pcmux|y[21]~44_combout\);

-- Location: LCCOMB_X26_Y20_N0
\mips_cpu|dp|wd_mux|y[20]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[20]~23_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(20))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[67]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(20),
	datad => \mips_cpu|dp|ID_EX|q[67]~23_combout\,
	combout => \mips_cpu|dp|wd_mux|y[20]~23_combout\);

-- Location: FF_X16_Y24_N11
\mips_cpu|dp|rf|R3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(20));

-- Location: FF_X15_Y24_N19
\mips_cpu|dp|rf|R2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(20));

-- Location: FF_X16_Y24_N9
\mips_cpu|dp|rf|R1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(20));

-- Location: FF_X10_Y20_N25
\mips_cpu|dp|rf|R4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(20));

-- Location: FF_X17_Y20_N9
\mips_cpu|dp|rf|R6[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(20));

-- Location: LCCOMB_X10_Y20_N24
\mips_cpu|dp|rf|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~0_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R6\(20)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R4\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R4\(20),
	datad => \mips_cpu|dp|rf|R6\(20),
	combout => \mips_cpu|dp|rf|Mux11~0_combout\);

-- Location: FF_X16_Y20_N25
\mips_cpu|dp|rf|R7[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(20));

-- Location: FF_X16_Y20_N15
\mips_cpu|dp|rf|R5[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(20));

-- Location: LCCOMB_X16_Y20_N24
\mips_cpu|dp|rf|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~1_combout\ = (\mips_cpu|dp|rf|Mux11~0_combout\ & (((\mips_cpu|dp|rf|R7\(20))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\))) # (!\mips_cpu|dp|rf|Mux11~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R5\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R7\(20),
	datad => \mips_cpu|dp|rf|R5\(20),
	combout => \mips_cpu|dp|rf|Mux11~1_combout\);

-- Location: LCCOMB_X15_Y24_N20
\mips_cpu|dp|rf|Mux11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~2_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|Mux11~1_combout\)) # (!\mips_cpu|dp|rf|Mux7~2_combout\))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|Mux7~2_combout\ & (\mips_cpu|dp|rf|R1\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~3_combout\,
	datab => \mips_cpu|dp|rf|Mux7~2_combout\,
	datac => \mips_cpu|dp|rf|R1\(20),
	datad => \mips_cpu|dp|rf|Mux11~1_combout\,
	combout => \mips_cpu|dp|rf|Mux11~2_combout\);

-- Location: LCCOMB_X15_Y24_N18
\mips_cpu|dp|rf|Mux11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~3_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (((\mips_cpu|dp|rf|Mux11~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux11~2_combout\ & (\mips_cpu|dp|rf|R3\(20))) # (!\mips_cpu|dp|rf|Mux11~2_combout\ & 
-- ((\mips_cpu|dp|rf|R2\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(20),
	datab => \mips_cpu|dp|rf|Mux7~1_combout\,
	datac => \mips_cpu|dp|rf|R2\(20),
	datad => \mips_cpu|dp|rf|Mux11~2_combout\,
	combout => \mips_cpu|dp|rf|Mux11~3_combout\);

-- Location: FF_X11_Y17_N21
\mips_cpu|dp|rf|R22[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(20));

-- Location: FF_X11_Y17_N31
\mips_cpu|dp|rf|R18[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(20));

-- Location: LCCOMB_X11_Y17_N30
\mips_cpu|dp|rf|Mux11~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R18\(20) & !\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R22\(20)) # 
-- ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R22\(20),
	datac => \mips_cpu|dp|rf|R18\(20),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux11~11_combout\);

-- Location: FF_X11_Y16_N3
\mips_cpu|dp|rf|R30[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(20));

-- Location: FF_X11_Y16_N25
\mips_cpu|dp|rf|R26[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(20));

-- Location: LCCOMB_X11_Y16_N2
\mips_cpu|dp|rf|Mux11~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~12_combout\ = (\mips_cpu|dp|rf|Mux11~11_combout\ & (((\mips_cpu|dp|rf|R30\(20))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\))) # (!\mips_cpu|dp|rf|Mux11~11_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- ((\mips_cpu|dp|rf|R26\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~11_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R30\(20),
	datad => \mips_cpu|dp|rf|R26\(20),
	combout => \mips_cpu|dp|rf|Mux11~12_combout\);

-- Location: FF_X12_Y20_N17
\mips_cpu|dp|rf|R20[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(20));

-- Location: FF_X12_Y20_N27
\mips_cpu|dp|rf|R16[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(20));

-- Location: LCCOMB_X12_Y20_N26
\mips_cpu|dp|rf|Mux11~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R16\(20)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R20\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R20\(20),
	datac => \mips_cpu|dp|rf|R16\(20),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux11~13_combout\);

-- Location: FF_X11_Y20_N7
\mips_cpu|dp|rf|R28[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(20));

-- Location: FF_X11_Y20_N13
\mips_cpu|dp|rf|R24[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(20));

-- Location: LCCOMB_X11_Y20_N6
\mips_cpu|dp|rf|Mux11~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux11~13_combout\ & (\mips_cpu|dp|rf|R28\(20))) # (!\mips_cpu|dp|rf|Mux11~13_combout\ & ((\mips_cpu|dp|rf|R24\(20)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ 
-- & (\mips_cpu|dp|rf|Mux11~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux11~13_combout\,
	datac => \mips_cpu|dp|rf|R28\(20),
	datad => \mips_cpu|dp|rf|R24\(20),
	combout => \mips_cpu|dp|rf|Mux11~14_combout\);

-- Location: LCCOMB_X11_Y20_N0
\mips_cpu|dp|rf|Mux11~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux11~12_combout\) # ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- \mips_cpu|dp|rf|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~12_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux11~14_combout\,
	combout => \mips_cpu|dp|rf|Mux11~15_combout\);

-- Location: FF_X12_Y21_N19
\mips_cpu|dp|rf|R23[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(20));

-- Location: FF_X12_Y21_N29
\mips_cpu|dp|rf|R31[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(20));

-- Location: FF_X11_Y21_N31
\mips_cpu|dp|rf|R19[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(20));

-- Location: FF_X11_Y21_N21
\mips_cpu|dp|rf|R27[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(20));

-- Location: LCCOMB_X11_Y21_N30
\mips_cpu|dp|rf|Mux11~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~16_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R27\(20)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R19\(20))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R19\(20),
	datad => \mips_cpu|dp|rf|R27\(20),
	combout => \mips_cpu|dp|rf|Mux11~16_combout\);

-- Location: LCCOMB_X12_Y21_N28
\mips_cpu|dp|rf|Mux11~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~17_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux11~16_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux11~16_combout\ & ((\mips_cpu|dp|rf|R31\(20)))) # 
-- (!\mips_cpu|dp|rf|Mux11~16_combout\ & (\mips_cpu|dp|rf|R23\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R23\(20),
	datac => \mips_cpu|dp|rf|R31\(20),
	datad => \mips_cpu|dp|rf|Mux11~16_combout\,
	combout => \mips_cpu|dp|rf|Mux11~17_combout\);

-- Location: FF_X19_Y16_N11
\mips_cpu|dp|rf|R29[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(20));

-- Location: FF_X19_Y16_N9
\mips_cpu|dp|rf|R21[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(20));

-- Location: FF_X14_Y16_N23
\mips_cpu|dp|rf|R17[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(20));

-- Location: FF_X14_Y16_N29
\mips_cpu|dp|rf|R25[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(20));

-- Location: LCCOMB_X14_Y16_N28
\mips_cpu|dp|rf|Mux11~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R25\(20)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R17\(20))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R17\(20),
	datac => \mips_cpu|dp|rf|R25\(20),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux11~9_combout\);

-- Location: LCCOMB_X19_Y16_N8
\mips_cpu|dp|rf|Mux11~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~10_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux11~9_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux11~9_combout\ & (\mips_cpu|dp|rf|R29\(20))) # 
-- (!\mips_cpu|dp|rf|Mux11~9_combout\ & ((\mips_cpu|dp|rf|R21\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(20),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R21\(20),
	datad => \mips_cpu|dp|rf|Mux11~9_combout\,
	combout => \mips_cpu|dp|rf|Mux11~10_combout\);

-- Location: LCCOMB_X12_Y21_N30
\mips_cpu|dp|rf|Mux11~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~18_combout\ = (\mips_cpu|dp|rf|Mux11~15_combout\ & ((\mips_cpu|dp|rf|Mux11~17_combout\) # ((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux11~15_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- \mips_cpu|dp|rf|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~15_combout\,
	datab => \mips_cpu|dp|rf|Mux11~17_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux11~10_combout\,
	combout => \mips_cpu|dp|rf|Mux11~18_combout\);

-- Location: FF_X26_Y20_N1
\mips_cpu|dp|rf|R15[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(20));

-- Location: FF_X20_Y20_N11
\mips_cpu|dp|rf|R13[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(20));

-- Location: FF_X17_Y20_N27
\mips_cpu|dp|rf|R12[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(20));

-- Location: FF_X20_Y20_N25
\mips_cpu|dp|rf|R14[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(20));

-- Location: LCCOMB_X17_Y20_N26
\mips_cpu|dp|rf|Mux11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R14\(20))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R12\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(20),
	datad => \mips_cpu|dp|rf|R14\(20),
	combout => \mips_cpu|dp|rf|Mux11~4_combout\);

-- Location: LCCOMB_X20_Y20_N10
\mips_cpu|dp|rf|Mux11~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~5_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux11~4_combout\ & (\mips_cpu|dp|rf|R15\(20))) # (!\mips_cpu|dp|rf|Mux11~4_combout\ & ((\mips_cpu|dp|rf|R13\(20)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R15\(20),
	datac => \mips_cpu|dp|rf|R13\(20),
	datad => \mips_cpu|dp|rf|Mux11~4_combout\,
	combout => \mips_cpu|dp|rf|Mux11~5_combout\);

-- Location: FF_X15_Y23_N13
\mips_cpu|dp|rf|R10[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(20));

-- Location: FF_X15_Y23_N23
\mips_cpu|dp|rf|R11[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(20));

-- Location: FF_X22_Y24_N17
\mips_cpu|dp|rf|R9[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(20));

-- Location: FF_X21_Y23_N25
\mips_cpu|dp|rf|R8[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[20]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(20));

-- Location: LCCOMB_X21_Y23_N24
\mips_cpu|dp|rf|Mux11~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~6_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R9\(20)) # ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|R8\(20) & 
-- !\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(20),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(20),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux11~6_combout\);

-- Location: LCCOMB_X15_Y23_N22
\mips_cpu|dp|rf|Mux11~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~7_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux11~6_combout\ & ((\mips_cpu|dp|rf|R11\(20)))) # (!\mips_cpu|dp|rf|Mux11~6_combout\ & (\mips_cpu|dp|rf|R10\(20))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(20),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R11\(20),
	datad => \mips_cpu|dp|rf|Mux11~6_combout\,
	combout => \mips_cpu|dp|rf|Mux11~7_combout\);

-- Location: LCCOMB_X23_Y15_N10
\mips_cpu|dp|rf|Mux11~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~8_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux7~0_combout\)))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux11~5_combout\)) # (!\mips_cpu|dp|rf|Mux7~0_combout\ 
-- & ((\mips_cpu|dp|rf|Mux11~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~4_combout\,
	datab => \mips_cpu|dp|rf|Mux11~5_combout\,
	datac => \mips_cpu|dp|rf|Mux7~0_combout\,
	datad => \mips_cpu|dp|rf|Mux11~7_combout\,
	combout => \mips_cpu|dp|rf|Mux11~8_combout\);

-- Location: LCCOMB_X23_Y15_N4
\mips_cpu|dp|rf|Mux11~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~19_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux11~8_combout\ & ((\mips_cpu|dp|rf|Mux11~18_combout\))) # (!\mips_cpu|dp|rf|Mux11~8_combout\ & (\mips_cpu|dp|rf|Mux11~3_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~4_combout\,
	datab => \mips_cpu|dp|rf|Mux11~3_combout\,
	datac => \mips_cpu|dp|rf|Mux11~18_combout\,
	datad => \mips_cpu|dp|rf|Mux11~8_combout\,
	combout => \mips_cpu|dp|rf|Mux11~19_combout\);

-- Location: LCCOMB_X23_Y15_N28
\mips_cpu|dp|pcmux|y[20]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[20]~46_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|rf|Mux11~19_combout\) # ((!\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\ & 
-- \mips_cpu|dp|IF_ID|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~19_combout\,
	datab => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(18),
	combout => \mips_cpu|dp|pcmux|y[20]~46_combout\);

-- Location: FF_X15_Y24_N23
\mips_cpu|dp|rf|R2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(19));

-- Location: LCCOMB_X26_Y18_N12
\Timer|CompareR~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~11_combout\ = (\mips_cpu|dp|EX_MEM|q\(28)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|EX_MEM|q\(28),
	combout => \Timer|CompareR~11_combout\);

-- Location: FF_X26_Y18_N13
\Timer|CompareR[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~11_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(23));

-- Location: LCCOMB_X27_Y22_N10
\Timer|CounterR[21]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[21]~74_combout\ = (\Timer|CounterR\(21) & (!\Timer|CounterR[20]~73\)) # (!\Timer|CounterR\(21) & ((\Timer|CounterR[20]~73\) # (GND)))
-- \Timer|CounterR[21]~75\ = CARRY((!\Timer|CounterR[20]~73\) # (!\Timer|CounterR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(21),
	datad => VCC,
	cin => \Timer|CounterR[20]~73\,
	combout => \Timer|CounterR[21]~74_combout\,
	cout => \Timer|CounterR[21]~75\);

-- Location: FF_X27_Y22_N11
\Timer|CounterR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[21]~74_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(21));

-- Location: LCCOMB_X27_Y22_N12
\Timer|CounterR[22]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[22]~76_combout\ = (\Timer|CounterR\(22) & (\Timer|CounterR[21]~75\ $ (GND))) # (!\Timer|CounterR\(22) & (!\Timer|CounterR[21]~75\ & VCC))
-- \Timer|CounterR[22]~77\ = CARRY((\Timer|CounterR\(22) & !\Timer|CounterR[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(22),
	datad => VCC,
	cin => \Timer|CounterR[21]~75\,
	combout => \Timer|CounterR[22]~76_combout\,
	cout => \Timer|CounterR[22]~77\);

-- Location: FF_X27_Y22_N13
\Timer|CounterR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[22]~76_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(22));

-- Location: LCCOMB_X27_Y22_N14
\Timer|CounterR[23]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[23]~78_combout\ = (\Timer|CounterR\(23) & (!\Timer|CounterR[22]~77\)) # (!\Timer|CounterR\(23) & ((\Timer|CounterR[22]~77\) # (GND)))
-- \Timer|CounterR[23]~79\ = CARRY((!\Timer|CounterR[22]~77\) # (!\Timer|CounterR\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(23),
	datad => VCC,
	cin => \Timer|CounterR[22]~77\,
	combout => \Timer|CounterR[23]~78_combout\,
	cout => \Timer|CounterR[23]~79\);

-- Location: FF_X27_Y22_N15
\Timer|CounterR[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[23]~78_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(23));

-- Location: LCCOMB_X26_Y18_N0
\mips_cpu|dp|MEM_WB|q[60]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[60]~11_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(23))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(23),
	datab => \Timer|CounterR\(23),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[60]~11_combout\);

-- Location: M9K_X25_Y16_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000666A2660266266A2662626A66A26A220AB160660",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|EX_MEM|q\(3),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y24_N14
\mips_cpu|dp|MEM_WB|q[54]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[54]~47_combout\ = (\Decoder|Equal1~6_combout\ & ((\mips_cpu|c|EX_MEM|q\(3)) # ((!\Timer|Equal2~1_combout\ & !\uGPIO|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal2~1_combout\,
	datab => \Decoder|Equal1~6_combout\,
	datac => \uGPIO|Equal0~2_combout\,
	datad => \mips_cpu|c|EX_MEM|q\(3),
	combout => \mips_cpu|dp|MEM_WB|q[54]~47_combout\);

-- Location: LCCOMB_X28_Y24_N18
\Decoder|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal3~0_combout\ = (!\mips_cpu|dp|EX_MEM|q\(50)) # (!\Decoder|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~5_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(50),
	combout => \Decoder|Equal3~0_combout\);

-- Location: LCCOMB_X26_Y24_N8
\mips_cpu|dp|MEM_WB|q[54]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[54]~48_combout\ = (!\Decoder|Equal0~5_combout\ & ((\mips_cpu|dp|MEM_WB|q[54]~47_combout\) # ((!\Decoder|Equal1~6_combout\ & !\Decoder|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal0~5_combout\,
	datab => \mips_cpu|dp|MEM_WB|q[54]~47_combout\,
	datac => \Decoder|Equal1~6_combout\,
	datad => \Decoder|Equal3~0_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[54]~48_combout\);

-- Location: FF_X26_Y18_N1
\mips_cpu|dp|MEM_WB|q[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[60]~11_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(23),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(60));

-- Location: FF_X22_Y22_N29
\mips_cpu|dp|MEM_WB|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(60),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(28));

-- Location: LCCOMB_X22_Y22_N28
\mips_cpu|dp|ID_EX|q[70]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[70]~20_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(60))) # (!\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(60),
	datac => \mips_cpu|dp|MEM_WB|q\(28),
	datad => \mips_cpu|c|MEM_WB|q\(0),
	combout => \mips_cpu|dp|ID_EX|q[70]~20_combout\);

-- Location: FF_X27_Y16_N13
\mips_cpu|dp|ID_EX_pcplus4|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(23),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(23));

-- Location: LCCOMB_X27_Y16_N10
\mips_cpu|dp|pcadd2|y[22]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[22]~40_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(22) $ (\mips_cpu|dp|sze|y[31]~0_combout\ $ (!\mips_cpu|dp|pcadd2|y[21]~39\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[22]~41\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(22) & ((\mips_cpu|dp|sze|y[31]~0_combout\) # (!\mips_cpu|dp|pcadd2|y[21]~39\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(22) & (\mips_cpu|dp|sze|y[31]~0_combout\ & 
-- !\mips_cpu|dp|pcadd2|y[21]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(22),
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[21]~39\,
	combout => \mips_cpu|dp|pcadd2|y[22]~40_combout\,
	cout => \mips_cpu|dp|pcadd2|y[22]~41\);

-- Location: LCCOMB_X27_Y16_N12
\mips_cpu|dp|pcadd2|y[23]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[23]~42_combout\ = (\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(23) & (\mips_cpu|dp|pcadd2|y[22]~41\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(23) & (!\mips_cpu|dp|pcadd2|y[22]~41\)))) # 
-- (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(23) & (!\mips_cpu|dp|pcadd2|y[22]~41\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(23) & ((\mips_cpu|dp|pcadd2|y[22]~41\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[23]~43\ = CARRY((\mips_cpu|dp|sze|y[31]~0_combout\ & (!\mips_cpu|dp|ID_EX_pcplus4|q\(23) & !\mips_cpu|dp|pcadd2|y[22]~41\)) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((!\mips_cpu|dp|pcadd2|y[22]~41\) # 
-- (!\mips_cpu|dp|ID_EX_pcplus4|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|sze|y[31]~0_combout\,
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(23),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[22]~41\,
	combout => \mips_cpu|dp|pcadd2|y[23]~42_combout\,
	cout => \mips_cpu|dp|pcadd2|y[23]~43\);

-- Location: FF_X16_Y23_N15
\mips_cpu|dp|rf|R14[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(23));

-- Location: FF_X22_Y22_N21
\mips_cpu|dp|rf|R15[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(23));

-- Location: FF_X16_Y23_N5
\mips_cpu|dp|rf|R13[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(23));

-- Location: FF_X17_Y20_N19
\mips_cpu|dp|rf|R12[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(23));

-- Location: LCCOMB_X17_Y20_N18
\mips_cpu|dp|rf|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~0_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R13\(23)) # ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|R12\(23) & 
-- !\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(23),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(23),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux8~0_combout\);

-- Location: LCCOMB_X19_Y20_N14
\mips_cpu|dp|rf|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~1_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux8~0_combout\ & ((\mips_cpu|dp|rf|R15\(23)))) # (!\mips_cpu|dp|rf|Mux8~0_combout\ & (\mips_cpu|dp|rf|R14\(23))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(23),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R15\(23),
	datad => \mips_cpu|dp|rf|Mux8~0_combout\,
	combout => \mips_cpu|dp|rf|Mux8~1_combout\);

-- Location: FF_X10_Y21_N11
\mips_cpu|dp|rf|R31[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(23));

-- Location: FF_X11_Y21_N13
\mips_cpu|dp|rf|R27[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(23));

-- Location: FF_X11_Y21_N7
\mips_cpu|dp|rf|R19[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(23));

-- Location: LCCOMB_X11_Y21_N12
\mips_cpu|dp|rf|Mux8~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~16_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R27\(23))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R19\(23)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R27\(23),
	datad => \mips_cpu|dp|rf|R19\(23),
	combout => \mips_cpu|dp|rf|Mux8~16_combout\);

-- Location: FF_X10_Y21_N9
\mips_cpu|dp|rf|R23[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(23));

-- Location: LCCOMB_X10_Y21_N8
\mips_cpu|dp|rf|Mux8~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~17_combout\ = (\mips_cpu|dp|rf|Mux8~16_combout\ & ((\mips_cpu|dp|rf|R31\(23)) # ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux8~16_combout\ & (((\mips_cpu|dp|rf|R23\(23) & !\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(23),
	datab => \mips_cpu|dp|rf|Mux8~16_combout\,
	datac => \mips_cpu|dp|rf|R23\(23),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux8~17_combout\);

-- Location: FF_X15_Y16_N17
\mips_cpu|dp|rf|R21[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(23));

-- Location: FF_X15_Y16_N19
\mips_cpu|dp|rf|R29[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(23));

-- Location: FF_X14_Y16_N3
\mips_cpu|dp|rf|R17[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(23));

-- Location: FF_X14_Y16_N1
\mips_cpu|dp|rf|R25[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(23));

-- Location: LCCOMB_X14_Y16_N2
\mips_cpu|dp|rf|Mux8~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R25\(23)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R17\(23))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R17\(23),
	datad => \mips_cpu|dp|rf|R25\(23),
	combout => \mips_cpu|dp|rf|Mux8~11_combout\);

-- Location: LCCOMB_X15_Y16_N18
\mips_cpu|dp|rf|Mux8~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~12_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux8~11_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux8~11_combout\ & ((\mips_cpu|dp|rf|R29\(23)))) # 
-- (!\mips_cpu|dp|rf|Mux8~11_combout\ & (\mips_cpu|dp|rf|R21\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R21\(23),
	datac => \mips_cpu|dp|rf|R29\(23),
	datad => \mips_cpu|dp|rf|Mux8~11_combout\,
	combout => \mips_cpu|dp|rf|Mux8~12_combout\);

-- Location: FF_X15_Y17_N11
\mips_cpu|dp|rf|R28[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(23));

-- Location: FF_X16_Y17_N27
\mips_cpu|dp|rf|R16[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(23));

-- Location: FF_X16_Y17_N1
\mips_cpu|dp|rf|R20[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(23));

-- Location: LCCOMB_X16_Y17_N0
\mips_cpu|dp|rf|Mux8~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~13_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(23) & ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R20\(23)) # 
-- (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(23),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R20\(23),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux8~13_combout\);

-- Location: FF_X15_Y17_N25
\mips_cpu|dp|rf|R24[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(23));

-- Location: LCCOMB_X15_Y17_N24
\mips_cpu|dp|rf|Mux8~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~14_combout\ = (\mips_cpu|dp|rf|Mux8~13_combout\ & ((\mips_cpu|dp|rf|R28\(23)) # ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux8~13_combout\ & (((\mips_cpu|dp|rf|R24\(23) & \mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(23),
	datab => \mips_cpu|dp|rf|Mux8~13_combout\,
	datac => \mips_cpu|dp|rf|R24\(23),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux8~14_combout\);

-- Location: LCCOMB_X19_Y20_N18
\mips_cpu|dp|rf|Mux8~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|Mux8~12_combout\)) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux8~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux8~12_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux8~14_combout\,
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux8~15_combout\);

-- Location: FF_X15_Y18_N9
\mips_cpu|dp|rf|R30[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(23));

-- Location: FF_X15_Y18_N23
\mips_cpu|dp|rf|R26[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(23));

-- Location: FF_X12_Y18_N23
\mips_cpu|dp|rf|R18[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(23));

-- Location: FF_X12_Y18_N29
\mips_cpu|dp|rf|R22[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(23));

-- Location: LCCOMB_X12_Y18_N28
\mips_cpu|dp|rf|Mux8~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~9_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R18\(23))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R22\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(23),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R22\(23),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux8~9_combout\);

-- Location: LCCOMB_X15_Y18_N22
\mips_cpu|dp|rf|Mux8~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~10_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux8~9_combout\ & (\mips_cpu|dp|rf|R30\(23))) # (!\mips_cpu|dp|rf|Mux8~9_combout\ & ((\mips_cpu|dp|rf|R26\(23)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(23),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(23),
	datad => \mips_cpu|dp|rf|Mux8~9_combout\,
	combout => \mips_cpu|dp|rf|Mux8~10_combout\);

-- Location: LCCOMB_X19_Y20_N4
\mips_cpu|dp|rf|Mux8~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~18_combout\ = (\mips_cpu|dp|rf|Mux8~15_combout\ & ((\mips_cpu|dp|rf|Mux8~17_combout\) # ((!\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux8~15_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- \mips_cpu|dp|rf|Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux8~17_combout\,
	datab => \mips_cpu|dp|rf|Mux8~15_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux8~10_combout\,
	combout => \mips_cpu|dp|rf|Mux8~18_combout\);

-- Location: FF_X20_Y24_N17
\mips_cpu|dp|rf|R3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(23));

-- Location: FF_X19_Y20_N27
\mips_cpu|dp|rf|R2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(23));

-- Location: FF_X19_Y20_N13
\mips_cpu|dp|rf|R1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(23));

-- Location: FF_X14_Y18_N9
\mips_cpu|dp|rf|R5[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(23));

-- Location: FF_X14_Y18_N3
\mips_cpu|dp|rf|R4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(23));

-- Location: LCCOMB_X14_Y18_N2
\mips_cpu|dp|rf|Mux8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~2_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R5\(23))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R4\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R5\(23),
	datac => \mips_cpu|dp|rf|R4\(23),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux8~2_combout\);

-- Location: FF_X21_Y18_N15
\mips_cpu|dp|rf|R7[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(23));

-- Location: LCCOMB_X17_Y20_N24
\mips_cpu|dp|rf|R6[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|R6[23]~feeder_combout\ = \mips_cpu|dp|wd_mux|y[23]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	combout => \mips_cpu|dp|rf|R6[23]~feeder_combout\);

-- Location: FF_X17_Y20_N25
\mips_cpu|dp|rf|R6[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|R6[23]~feeder_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(23));

-- Location: LCCOMB_X21_Y18_N14
\mips_cpu|dp|rf|Mux8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~3_combout\ = (\mips_cpu|dp|rf|Mux8~2_combout\ & (((\mips_cpu|dp|rf|R7\(23))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux8~2_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R6\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux8~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R7\(23),
	datad => \mips_cpu|dp|rf|R6\(23),
	combout => \mips_cpu|dp|rf|Mux8~3_combout\);

-- Location: LCCOMB_X19_Y20_N12
\mips_cpu|dp|rf|Mux8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~4_combout\ = (\mips_cpu|dp|rf|Mux7~2_combout\ & ((\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux8~3_combout\))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|R1\(23))))) # (!\mips_cpu|dp|rf|Mux7~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~2_combout\,
	datab => \mips_cpu|dp|rf|Mux7~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(23),
	datad => \mips_cpu|dp|rf|Mux8~3_combout\,
	combout => \mips_cpu|dp|rf|Mux8~4_combout\);

-- Location: LCCOMB_X19_Y20_N26
\mips_cpu|dp|rf|Mux8~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~5_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (((\mips_cpu|dp|rf|Mux8~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux8~4_combout\ & (\mips_cpu|dp|rf|R3\(23))) # (!\mips_cpu|dp|rf|Mux8~4_combout\ & 
-- ((\mips_cpu|dp|rf|R2\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~1_combout\,
	datab => \mips_cpu|dp|rf|R3\(23),
	datac => \mips_cpu|dp|rf|R2\(23),
	datad => \mips_cpu|dp|rf|Mux8~4_combout\,
	combout => \mips_cpu|dp|rf|Mux8~5_combout\);

-- Location: FF_X21_Y24_N1
\mips_cpu|dp|rf|R8[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(23));

-- Location: FF_X21_Y24_N7
\mips_cpu|dp|rf|R10[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(23));

-- Location: LCCOMB_X21_Y24_N0
\mips_cpu|dp|rf|Mux8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R10\(23))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R8\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(23),
	datad => \mips_cpu|dp|rf|R10\(23),
	combout => \mips_cpu|dp|rf|Mux8~6_combout\);

-- Location: FF_X20_Y25_N17
\mips_cpu|dp|rf|R9[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(23));

-- Location: LCCOMB_X20_Y25_N18
\mips_cpu|dp|rf|Mux8~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~7_combout\ = (\mips_cpu|dp|rf|Mux8~6_combout\ & (((\mips_cpu|dp|rf|R11\(23)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux8~6_combout\ & (\mips_cpu|dp|rf|R9\(23) & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux8~6_combout\,
	datab => \mips_cpu|dp|rf|R9\(23),
	datac => \mips_cpu|dp|rf|R11\(23),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux8~7_combout\);

-- Location: LCCOMB_X19_Y20_N16
\mips_cpu|dp|rf|Mux8~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~8_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux8~5_combout\) # ((\mips_cpu|dp|rf|Mux7~0_combout\)))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux8~7_combout\ & !\mips_cpu|dp|rf|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux8~5_combout\,
	datab => \mips_cpu|dp|rf|Mux7~4_combout\,
	datac => \mips_cpu|dp|rf|Mux8~7_combout\,
	datad => \mips_cpu|dp|rf|Mux7~0_combout\,
	combout => \mips_cpu|dp|rf|Mux8~8_combout\);

-- Location: LCCOMB_X19_Y20_N30
\mips_cpu|dp|rf|Mux8~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~19_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux8~8_combout\ & ((\mips_cpu|dp|rf|Mux8~18_combout\))) # (!\mips_cpu|dp|rf|Mux8~8_combout\ & (\mips_cpu|dp|rf|Mux8~1_combout\)))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ 
-- & (((\mips_cpu|dp|rf|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux8~1_combout\,
	datac => \mips_cpu|dp|rf|Mux8~18_combout\,
	datad => \mips_cpu|dp|rf|Mux8~8_combout\,
	combout => \mips_cpu|dp|rf|Mux8~19_combout\);

-- Location: LCCOMB_X28_Y16_N26
\mips_cpu|dp|pcmux|y[23]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[23]~40_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|rf|Mux8~19_combout\) # ((!\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|IF_ID|q\(21) & 
-- \mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux8~19_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[23]~40_combout\);

-- Location: LCCOMB_X28_Y16_N24
\mips_cpu|dp|pcmux|y[23]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[23]~41_combout\ = (\mips_cpu|dp|pcmux|y[23]~40_combout\ & ((\mips_cpu|dp|pcadd2|y[23]~42_combout\) # ((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcmux|y[23]~40_combout\ & (((\mips_cpu|dp|pcadd1|y[23]~42_combout\ & 
-- !\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[23]~42_combout\,
	datab => \mips_cpu|dp|pcadd1|y[23]~42_combout\,
	datac => \mips_cpu|dp|pcmux|y[23]~40_combout\,
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[23]~41_combout\);

-- Location: FF_X28_Y16_N25
\mips_cpu|dp|pcreg|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[23]~41_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(23));

-- Location: FF_X24_Y19_N19
\mips_cpu|dp|rf|R15[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(15));

-- Location: FF_X20_Y20_N9
\mips_cpu|dp|rf|R14[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(15));

-- Location: FF_X22_Y23_N13
\mips_cpu|dp|rf|R12[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(15));

-- Location: LCCOMB_X22_Y23_N12
\mips_cpu|dp|fwd_before_srca|y[15]~606\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~606_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R14\(15)) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R12\(15) & !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(15),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R12\(15),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~606_combout\);

-- Location: FF_X20_Y20_N23
\mips_cpu|dp|rf|R13[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(15));

-- Location: LCCOMB_X24_Y19_N12
\mips_cpu|dp|fwd_before_srca|y[15]~607\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~607_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[15]~606_combout\ & (\mips_cpu|dp|rf|R15\(15))) # (!\mips_cpu|dp|fwd_before_srca|y[15]~606_combout\ & ((\mips_cpu|dp|rf|R13\(15)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[15]~606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R15\(15),
	datac => \mips_cpu|dp|fwd_before_srca|y[15]~606_combout\,
	datad => \mips_cpu|dp|rf|R13\(15),
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~607_combout\);

-- Location: FF_X20_Y25_N27
\mips_cpu|dp|rf|R11[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(15));

-- Location: FF_X21_Y25_N25
\mips_cpu|dp|rf|R10[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(15));

-- Location: FF_X21_Y25_N19
\mips_cpu|dp|rf|R8[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(15));

-- Location: FF_X20_Y25_N1
\mips_cpu|dp|rf|R9[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(15));

-- Location: LCCOMB_X20_Y25_N0
\mips_cpu|dp|fwd_before_srca|y[15]~589\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~589_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R9\(15)))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|rf|R8\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R8\(15),
	datac => \mips_cpu|dp|rf|R9\(15),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~589_combout\);

-- Location: LCCOMB_X21_Y25_N24
\mips_cpu|dp|fwd_before_srca|y[15]~590\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~590_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[15]~589_combout\ & (\mips_cpu|dp|rf|R11\(15))) # (!\mips_cpu|dp|fwd_before_srca|y[15]~589_combout\ & ((\mips_cpu|dp|rf|R10\(15)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[15]~589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(15),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R10\(15),
	datad => \mips_cpu|dp|fwd_before_srca|y[15]~589_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~590_combout\);

-- Location: LCCOMB_X20_Y19_N10
\mips_cpu|dp|ID_EX|q[101]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[101]~35_combout\ = (\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|IF_ID|q\(22) & \mips_cpu|dp|IF_ID|q\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|IF_ID|q\(23),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|ID_EX|q[101]~35_combout\);

-- Location: FF_X16_Y24_N15
\mips_cpu|dp|rf|R1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(15));

-- Location: FF_X15_Y21_N3
\mips_cpu|dp|rf|R4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(15));

-- Location: FF_X16_Y21_N25
\mips_cpu|dp|rf|R6[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(15));

-- Location: LCCOMB_X15_Y21_N2
\mips_cpu|dp|fwd_before_srca|y[15]~601\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~601_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21)) # ((\mips_cpu|dp|rf|R6\(15))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R4\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R4\(15),
	datad => \mips_cpu|dp|rf|R6\(15),
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~601_combout\);

-- Location: FF_X16_Y21_N19
\mips_cpu|dp|rf|R7[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(15));

-- Location: FF_X15_Y21_N25
\mips_cpu|dp|rf|R5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(15));

-- Location: LCCOMB_X16_Y21_N18
\mips_cpu|dp|fwd_before_srca|y[15]~602\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~602_combout\ = (\mips_cpu|dp|fwd_before_srca|y[15]~601_combout\ & (((\mips_cpu|dp|rf|R7\(15))) # (!\mips_cpu|dp|IF_ID|q\(21)))) # (!\mips_cpu|dp|fwd_before_srca|y[15]~601_combout\ & (\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|rf|R5\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[15]~601_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R7\(15),
	datad => \mips_cpu|dp|rf|R5\(15),
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~602_combout\);

-- Location: LCCOMB_X16_Y24_N14
\mips_cpu|dp|fwd_before_srca|y[15]~603\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~603_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~34_combout\) # ((\mips_cpu|dp|fwd_before_srca|y[15]~602_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (\mips_cpu|dp|rf|R1\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R1\(15),
	datad => \mips_cpu|dp|fwd_before_srca|y[15]~602_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~603_combout\);

-- Location: FF_X17_Y24_N31
\mips_cpu|dp|rf|R3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(15));

-- Location: FF_X17_Y24_N29
\mips_cpu|dp|rf|R2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(15));

-- Location: LCCOMB_X17_Y24_N30
\mips_cpu|dp|fwd_before_srca|y[15]~604\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~604_combout\ = (\mips_cpu|dp|fwd_before_srca|y[15]~603_combout\ & (((\mips_cpu|dp|rf|R3\(15))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[15]~603_combout\ & 
-- (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|rf|R2\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[15]~603_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R3\(15),
	datad => \mips_cpu|dp|rf|R2\(15),
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~604_combout\);

-- Location: FF_X16_Y17_N11
\mips_cpu|dp|rf|R16[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(15));

-- Location: FF_X17_Y17_N25
\mips_cpu|dp|rf|R24[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(15));

-- Location: LCCOMB_X16_Y17_N10
\mips_cpu|dp|fwd_before_srca|y[15]~595\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~595_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R24\(15)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R16\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R16\(15),
	datad => \mips_cpu|dp|rf|R24\(15),
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~595_combout\);

-- Location: FF_X17_Y17_N19
\mips_cpu|dp|rf|R28[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(15));

-- Location: FF_X16_Y17_N9
\mips_cpu|dp|rf|R20[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(15));

-- Location: LCCOMB_X17_Y17_N18
\mips_cpu|dp|fwd_before_srca|y[15]~596\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~596_combout\ = (\mips_cpu|dp|fwd_before_srca|y[15]~595_combout\ & (((\mips_cpu|dp|rf|R28\(15))) # (!\mips_cpu|dp|IF_ID|q\(23)))) # (!\mips_cpu|dp|fwd_before_srca|y[15]~595_combout\ & (\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R20\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[15]~595_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R28\(15),
	datad => \mips_cpu|dp|rf|R20\(15),
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~596_combout\);

-- Location: FF_X11_Y17_N1
\mips_cpu|dp|rf|R22[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(15));

-- Location: LCCOMB_X11_Y17_N2
\mips_cpu|dp|fwd_before_srca|y[15]~593\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~593_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(15)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R18\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R18\(15),
	datad => \mips_cpu|dp|rf|R22\(15),
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~593_combout\);

-- Location: FF_X12_Y17_N15
\mips_cpu|dp|rf|R30[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(15));

-- Location: FF_X12_Y17_N21
\mips_cpu|dp|rf|R26[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(15));

-- Location: LCCOMB_X12_Y17_N14
\mips_cpu|dp|fwd_before_srca|y[15]~594\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~594_combout\ = (\mips_cpu|dp|fwd_before_srca|y[15]~593_combout\ & (((\mips_cpu|dp|rf|R30\(15))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[15]~593_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R26\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[15]~593_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R30\(15),
	datad => \mips_cpu|dp|rf|R26\(15),
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~594_combout\);

-- Location: LCCOMB_X17_Y17_N28
\mips_cpu|dp|fwd_before_srca|y[15]~597\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~597_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21)) # ((\mips_cpu|dp|fwd_before_srca|y[15]~594_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|fwd_before_srca|y[15]~596_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|fwd_before_srca|y[15]~596_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[15]~594_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~597_combout\);

-- Location: FF_X16_Y16_N9
\mips_cpu|dp|rf|R25[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(15));

-- Location: FF_X16_Y16_N3
\mips_cpu|dp|rf|R17[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(15));

-- Location: LCCOMB_X16_Y16_N8
\mips_cpu|dp|fwd_before_srca|y[15]~591\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~591_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R25\(15))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R17\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R25\(15),
	datad => \mips_cpu|dp|rf|R17\(15),
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~591_combout\);

-- Location: FF_X17_Y16_N15
\mips_cpu|dp|rf|R29[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(15));

-- Location: FF_X17_Y16_N29
\mips_cpu|dp|rf|R21[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(15));

-- Location: LCCOMB_X17_Y16_N28
\mips_cpu|dp|fwd_before_srca|y[15]~592\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~592_combout\ = (\mips_cpu|dp|fwd_before_srca|y[15]~591_combout\ & ((\mips_cpu|dp|rf|R29\(15)) # ((!\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|fwd_before_srca|y[15]~591_combout\ & (((\mips_cpu|dp|rf|R21\(15) & 
-- \mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[15]~591_combout\,
	datab => \mips_cpu|dp|rf|R29\(15),
	datac => \mips_cpu|dp|rf|R21\(15),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~592_combout\);

-- Location: FF_X11_Y19_N1
\mips_cpu|dp|rf|R27[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(15));

-- Location: FF_X11_Y19_N3
\mips_cpu|dp|rf|R19[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(15));

-- Location: FF_X11_Y22_N21
\mips_cpu|dp|rf|R23[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(15));

-- Location: LCCOMB_X11_Y19_N2
\mips_cpu|dp|fwd_before_srca|y[15]~598\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~598_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(15)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R19\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R19\(15),
	datad => \mips_cpu|dp|rf|R23\(15),
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~598_combout\);

-- Location: FF_X11_Y22_N7
\mips_cpu|dp|rf|R31[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(15));

-- Location: LCCOMB_X11_Y22_N6
\mips_cpu|dp|fwd_before_srca|y[15]~599\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~599_combout\ = (\mips_cpu|dp|fwd_before_srca|y[15]~598_combout\ & (((\mips_cpu|dp|rf|R31\(15)) # (!\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|fwd_before_srca|y[15]~598_combout\ & (\mips_cpu|dp|rf|R27\(15) & 
-- ((\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(15),
	datab => \mips_cpu|dp|fwd_before_srca|y[15]~598_combout\,
	datac => \mips_cpu|dp|rf|R31\(15),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~599_combout\);

-- Location: LCCOMB_X24_Y19_N30
\mips_cpu|dp|fwd_before_srca|y[15]~600\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~600_combout\ = (\mips_cpu|dp|fwd_before_srca|y[15]~597_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[15]~599_combout\) # (!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[15]~597_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[15]~592_combout\ & ((\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[15]~597_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[15]~592_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[15]~599_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~600_combout\);

-- Location: LCCOMB_X24_Y19_N24
\mips_cpu|dp|fwd_before_srca|y[15]~605\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~605_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[15]~600_combout\) # (\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[15]~604_combout\ & ((!\mips_cpu|dp|ID_EX|q[101]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[15]~604_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[15]~600_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~605_combout\);

-- Location: LCCOMB_X24_Y19_N14
\mips_cpu|dp|fwd_before_srca|y[15]~608\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~608_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[15]~605_combout\ & (\mips_cpu|dp|fwd_before_srca|y[15]~607_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[15]~605_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[15]~590_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[15]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[15]~607_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[15]~590_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[15]~605_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~608_combout\);

-- Location: LCCOMB_X24_Y19_N26
\mips_cpu|dp|fwd_before_srca|y[15]~609\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[15]~609_combout\ = (\mips_cpu|fwd|ForwardA~3_combout\ & ((\mips_cpu|dp|ID_EX|q[62]~28_combout\) # ((!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & \mips_cpu|dp|fwd_before_srca|y[15]~608_combout\)))) # 
-- (!\mips_cpu|fwd|ForwardA~3_combout\ & (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & (\mips_cpu|dp|fwd_before_srca|y[15]~608_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardA~3_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[15]~608_combout\,
	datad => \mips_cpu|dp|ID_EX|q[62]~28_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[15]~609_combout\);

-- Location: FF_X24_Y19_N27
\mips_cpu|dp|ID_EX|q[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[15]~609_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(94));

-- Location: LCCOMB_X24_Y19_N4
\mips_cpu|dp|fwd_after_srca|y[15]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[15]~58_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[62]~28_combout\))) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(94)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(94),
	datab => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datad => \mips_cpu|dp|ID_EX|q[62]~28_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[15]~58_combout\);

-- Location: LCCOMB_X24_Y19_N6
\mips_cpu|dp|fwd_after_srca|y[15]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[15]~59_combout\ = (\mips_cpu|dp|fwd_after_srca|y[15]~58_combout\) # ((\mips_cpu|dp|EX_MEM|q\(52) & \mips_cpu|fwd|ForwardC[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(52),
	datab => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|dp|fwd_after_srca|y[15]~58_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[15]~59_combout\);

-- Location: LCCOMB_X24_Y19_N16
\mips_cpu|dp|ID_EX|q[62]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[62]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[62]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[62]~28_combout\,
	combout => \mips_cpu|dp|ID_EX|q[62]~feeder_combout\);

-- Location: FF_X24_Y19_N17
\mips_cpu|dp|ID_EX|q[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[62]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux16~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(62));

-- Location: LCCOMB_X24_Y19_N0
\mips_cpu|dp|fwd_after_writedata|y[15]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[15]~55_combout\ = (\mips_cpu|dp|EX_MEM|q\(52) & ((\mips_cpu|fwd|ForwardD[0]~6_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & \mips_cpu|dp|ID_EX|q\(62))))) # (!\mips_cpu|dp|EX_MEM|q\(52) & 
-- (((\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & \mips_cpu|dp|ID_EX|q\(62)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(52),
	datab => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(62),
	combout => \mips_cpu|dp|fwd_after_writedata|y[15]~55_combout\);

-- Location: LCCOMB_X24_Y19_N8
\mips_cpu|dp|fwd_after_writedata|y[15]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[15]~66_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[15]~55_combout\) # ((\mips_cpu|dp|ID_EX|q[62]~28_combout\ & \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ID_EX|q[62]~28_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[15]~55_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[15]~66_combout\);

-- Location: LCCOMB_X24_Y19_N2
\mips_cpu|dp|sl16|y[15]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[15]~28_combout\ = (\mips_cpu|dp|IF_ID|q\(15) & (((!\mips_cpu|dp|IF_ID|q\(26)) # (!\mips_cpu|dp|IF_ID|q\(27))) # (!\mips_cpu|c|md|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~0_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|dp|IF_ID|q\(15),
	combout => \mips_cpu|dp|sl16|y[15]~28_combout\);

-- Location: FF_X24_Y19_N3
\mips_cpu|dp|ID_EX|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[15]~28_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(30));

-- Location: LCCOMB_X24_Y19_N10
\mips_cpu|dp|srcbmux|y[15]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[15]~16_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(30)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[15]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|fwd_after_writedata|y[15]~66_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(30),
	combout => \mips_cpu|dp|srcbmux|y[15]~16_combout\);

-- Location: LCCOMB_X24_Y19_N28
\mips_cpu|dp|alu|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux16~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[15]~59_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|srcbmux|y[15]~16_combout\))) # (!\mips_cpu|dp|fwd_after_srca|y[15]~59_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|srcbmux|y[15]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[15]~59_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|srcbmux|y[15]~16_combout\,
	combout => \mips_cpu|dp|alu|Mux16~0_combout\);

-- Location: LCCOMB_X24_Y19_N20
\mips_cpu|dp|alu|b2[15]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[15]~40_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q\(30))))) # (!\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\)) # (!\mips_cpu|dp|ID_EX|q[62]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|ID_EX|q[62]~28_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(30),
	combout => \mips_cpu|dp|alu|b2[15]~40_combout\);

-- Location: LCCOMB_X24_Y19_N22
\mips_cpu|dp|alu|b2[15]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[15]~41_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ ((((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|fwd_after_writedata|y[15]~55_combout\)) # (!\mips_cpu|dp|alu|b2[15]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|alu|b2[15]~40_combout\,
	datac => \mips_cpu|c|ad|Mux0~1_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[15]~55_combout\,
	combout => \mips_cpu|dp|alu|b2[15]~41_combout\);

-- Location: LCCOMB_X22_Y18_N18
\mips_cpu|dp|sl16|y[14]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[14]~29_combout\ = (\mips_cpu|dp|IF_ID|q\(14) & (((!\mips_cpu|dp|IF_ID|q\(26)) # (!\mips_cpu|dp|IF_ID|q\(27))) # (!\mips_cpu|c|md|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~0_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(14),
	datad => \mips_cpu|dp|IF_ID|q\(26),
	combout => \mips_cpu|dp|sl16|y[14]~29_combout\);

-- Location: FF_X22_Y18_N19
\mips_cpu|dp|ID_EX|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[14]~29_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(29));

-- Location: LCCOMB_X22_Y18_N28
\mips_cpu|dp|alu|b2[14]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[14]~42_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q\(29))))) # (!\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q[61]~29_combout\)) # (!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(29),
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|ID_EX|q[61]~29_combout\,
	combout => \mips_cpu|dp|alu|b2[14]~42_combout\);

-- Location: LCCOMB_X22_Y18_N22
\mips_cpu|dp|alu|b2[14]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[14]~43_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ ((((\mips_cpu|dp|fwd_after_writedata|y[14]~56_combout\ & !\mips_cpu|c|ID_EX|q\(10))) # (!\mips_cpu|dp|alu|b2[14]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[14]~56_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|alu|b2[14]~42_combout\,
	combout => \mips_cpu|dp|alu|b2[14]~43_combout\);

-- Location: FF_X24_Y19_N9
\mips_cpu|dp|EX_MEM|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[15]~66_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(20));

-- Location: M9K_X25_Y17_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F010F00F000F00F0F00000F000000001F110",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|EX_MEM|q\(3),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: FF_X28_Y16_N29
\mips_cpu|dp|IF_ID|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(13),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(13));

-- Location: LCCOMB_X27_Y18_N18
\mips_cpu|dp|sl16|y[13]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[13]~30_combout\ = (\mips_cpu|dp|IF_ID|q\(13) & (((!\mips_cpu|dp|IF_ID|q\(26)) # (!\mips_cpu|dp|IF_ID|q\(27))) # (!\mips_cpu|c|md|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~0_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|dp|IF_ID|q\(13),
	combout => \mips_cpu|dp|sl16|y[13]~30_combout\);

-- Location: FF_X27_Y18_N19
\mips_cpu|dp|ID_EX|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[13]~30_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(28));

-- Location: LCCOMB_X28_Y21_N14
\mips_cpu|dp|alu|b2[13]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[13]~44_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (!\mips_cpu|dp|ID_EX|q\(28))) # (!\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q[60]~30_combout\) # (!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(28),
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datad => \mips_cpu|dp|ID_EX|q[60]~30_combout\,
	combout => \mips_cpu|dp|alu|b2[13]~44_combout\);

-- Location: LCCOMB_X28_Y21_N24
\mips_cpu|dp|ID_EX|q[60]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[60]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[60]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[60]~30_combout\,
	combout => \mips_cpu|dp|ID_EX|q[60]~feeder_combout\);

-- Location: FF_X24_Y20_N5
\mips_cpu|dp|ID_EX_pcplus4|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(13),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(13));

-- Location: FF_X23_Y17_N31
\mips_cpu|dp|ID_EX_pcplus4|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(12),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(12));

-- Location: FF_X26_Y17_N31
\mips_cpu|dp|IF_ID|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(10),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(10));

-- Location: FF_X24_Y17_N21
\mips_cpu|dp|IF_ID_pcplus4|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[11]~18_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(11));

-- Location: LCCOMB_X24_Y21_N14
\mips_cpu|dp|ID_EX_pcplus4|q[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[11]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(11),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[11]~feeder_combout\);

-- Location: FF_X24_Y21_N15
\mips_cpu|dp|ID_EX_pcplus4|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[11]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(11));

-- Location: FF_X24_Y21_N21
\mips_cpu|dp|ID_EX_pcplus4|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(10),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(10));

-- Location: FF_X28_Y19_N19
\mips_cpu|dp|EX_MEM|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[5]~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(10));

-- Location: LCCOMB_X23_Y21_N18
\mips_cpu|dp|fwd_after_writedata|y[6]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[6]~28_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[6]~19_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & \mips_cpu|dp|ID_EX|q[53]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[6]~19_combout\,
	datad => \mips_cpu|dp|ID_EX|q[53]~6_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[6]~28_combout\);

-- Location: FF_X23_Y21_N19
\mips_cpu|dp|EX_MEM|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[6]~28_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(11));

-- Location: LCCOMB_X26_Y16_N8
\mips_cpu|dp|ID_EX|q[54]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[54]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[54]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[54]~5_combout\,
	combout => \mips_cpu|dp|ID_EX|q[54]~feeder_combout\);

-- Location: FF_X26_Y16_N9
\mips_cpu|dp|ID_EX|q[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[54]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux24~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(54));

-- Location: LCCOMB_X23_Y18_N28
\mips_cpu|dp|fwd_after_writedata|y[7]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[7]~18_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|EX_MEM|q\(44)) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & \mips_cpu|dp|ID_EX|q\(54))))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & 
-- (\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & (\mips_cpu|dp|ID_EX|q\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datac => \mips_cpu|dp|ID_EX|q\(54),
	datad => \mips_cpu|dp|EX_MEM|q\(44),
	combout => \mips_cpu|dp|fwd_after_writedata|y[7]~18_combout\);

-- Location: LCCOMB_X23_Y18_N10
\mips_cpu|dp|fwd_after_writedata|y[7]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[7]~27_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[7]~18_combout\) # ((\mips_cpu|dp|ID_EX|q[54]~5_combout\ & \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ID_EX|q[54]~5_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[7]~18_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[7]~27_combout\);

-- Location: FF_X23_Y18_N11
\mips_cpu|dp|EX_MEM|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[7]~27_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(12));

-- Location: M9K_X25_Y23_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000701132740000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020100E020E00E000F00F0F10010F000200202F220",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|EX_MEM|q\(3),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: FF_X26_Y17_N27
\mips_cpu|dp|IF_ID|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(7));

-- Location: LCCOMB_X23_Y17_N12
\mips_cpu|dp|ID_EX_pcplus4|q[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[9]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(9),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[9]~feeder_combout\);

-- Location: FF_X23_Y17_N13
\mips_cpu|dp|ID_EX_pcplus4|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[9]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(9));

-- Location: FF_X24_Y17_N15
\mips_cpu|dp|IF_ID_pcplus4|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[8]~12_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(8));

-- Location: LCCOMB_X24_Y15_N0
\mips_cpu|dp|ID_EX_pcplus4|q[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[8]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(8),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[8]~feeder_combout\);

-- Location: FF_X24_Y15_N1
\mips_cpu|dp|ID_EX_pcplus4|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[8]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(8));

-- Location: FF_X24_Y17_N13
\mips_cpu|dp|IF_ID_pcplus4|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[7]~10_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(7));

-- Location: FF_X23_Y17_N3
\mips_cpu|dp|ID_EX_pcplus4|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(7),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(7));

-- Location: FF_X24_Y17_N11
\mips_cpu|dp|IF_ID_pcplus4|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[6]~8_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(6));

-- Location: FF_X23_Y17_N25
\mips_cpu|dp|ID_EX_pcplus4|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(6),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(6));

-- Location: FF_X24_Y17_N9
\mips_cpu|dp|IF_ID_pcplus4|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[5]~6_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(5));

-- Location: LCCOMB_X23_Y17_N6
\mips_cpu|dp|ID_EX_pcplus4|q[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[5]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(5),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[5]~feeder_combout\);

-- Location: FF_X23_Y17_N7
\mips_cpu|dp|ID_EX_pcplus4|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[5]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(5));

-- Location: LCCOMB_X26_Y24_N6
\uGPIO|LEDG_R~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~2_combout\ = (\mips_cpu|dp|EX_MEM|q\(6)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \mips_cpu|dp|EX_MEM|q\(6),
	combout => \uGPIO|LEDG_R~2_combout\);

-- Location: FF_X26_Y24_N7
\Timer|CompareR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~2_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(1));

-- Location: LCCOMB_X26_Y24_N12
\read_data[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~4_combout\ = (\Timer|CounterR\(1) & (\Decoder|Equal1~6_combout\ & (\Timer|Equal2~1_combout\ & !\mips_cpu|c|EX_MEM|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(1),
	datab => \Decoder|Equal1~6_combout\,
	datac => \Timer|Equal2~1_combout\,
	datad => \mips_cpu|c|EX_MEM|q\(3),
	combout => \read_data[1]~4_combout\);

-- Location: LCCOMB_X28_Y19_N0
\mips_cpu|dp|ID_EX|q[49]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[49]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[49]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[49]~10_combout\,
	combout => \mips_cpu|dp|ID_EX|q[49]~feeder_combout\);

-- Location: FF_X24_Y17_N3
\mips_cpu|dp|IF_ID_pcplus4|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[2]~0_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(2));

-- Location: LCCOMB_X24_Y15_N28
\mips_cpu|dp|wd_mux|y[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[2]~1_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(2))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[49]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(2),
	datad => \mips_cpu|dp|ID_EX|q[49]~10_combout\,
	combout => \mips_cpu|dp|wd_mux|y[2]~1_combout\);

-- Location: FF_X14_Y17_N21
\mips_cpu|dp|rf|R21[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(2));

-- Location: FF_X14_Y17_N15
\mips_cpu|dp|rf|R29[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(2));

-- Location: FF_X10_Y17_N7
\mips_cpu|dp|rf|R17[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(2));

-- Location: FF_X10_Y17_N21
\mips_cpu|dp|rf|R25[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(2));

-- Location: LCCOMB_X10_Y17_N6
\mips_cpu|dp|rf|Mux29~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R25\(2)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R17\(2))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R17\(2),
	datad => \mips_cpu|dp|rf|R25\(2),
	combout => \mips_cpu|dp|rf|Mux29~11_combout\);

-- Location: LCCOMB_X14_Y17_N14
\mips_cpu|dp|rf|Mux29~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~12_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux29~11_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux29~11_combout\ & ((\mips_cpu|dp|rf|R29\(2)))) # 
-- (!\mips_cpu|dp|rf|Mux29~11_combout\ & (\mips_cpu|dp|rf|R21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R21\(2),
	datac => \mips_cpu|dp|rf|R29\(2),
	datad => \mips_cpu|dp|rf|Mux29~11_combout\,
	combout => \mips_cpu|dp|rf|Mux29~12_combout\);

-- Location: FF_X20_Y17_N15
\mips_cpu|dp|rf|R28[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(2));

-- Location: FF_X20_Y17_N13
\mips_cpu|dp|rf|R24[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(2));

-- Location: FF_X17_Y15_N11
\mips_cpu|dp|rf|R16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(2));

-- Location: FF_X17_Y15_N17
\mips_cpu|dp|rf|R20[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(2));

-- Location: LCCOMB_X17_Y15_N16
\mips_cpu|dp|rf|Mux29~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~13_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(2) & ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R20\(2)) # 
-- (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(2),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R20\(2),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux29~13_combout\);

-- Location: LCCOMB_X20_Y17_N12
\mips_cpu|dp|rf|Mux29~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux29~13_combout\ & (\mips_cpu|dp|rf|R28\(2))) # (!\mips_cpu|dp|rf|Mux29~13_combout\ & ((\mips_cpu|dp|rf|R24\(2)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux29~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R28\(2),
	datac => \mips_cpu|dp|rf|R24\(2),
	datad => \mips_cpu|dp|rf|Mux29~13_combout\,
	combout => \mips_cpu|dp|rf|Mux29~14_combout\);

-- Location: LCCOMB_X19_Y25_N26
\mips_cpu|dp|rf|Mux29~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|Mux29~12_combout\)) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux29~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~12_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux29~14_combout\,
	combout => \mips_cpu|dp|rf|Mux29~15_combout\);

-- Location: FF_X11_Y22_N27
\mips_cpu|dp|rf|R31[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(2));

-- Location: FF_X10_Y22_N11
\mips_cpu|dp|rf|R19[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(2));

-- Location: FF_X10_Y22_N17
\mips_cpu|dp|rf|R27[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(2));

-- Location: LCCOMB_X10_Y22_N16
\mips_cpu|dp|rf|Mux29~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R27\(2)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R19\(2) & 
-- ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(2),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R27\(2),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux29~16_combout\);

-- Location: FF_X11_Y22_N1
\mips_cpu|dp|rf|R23[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(2));

-- Location: LCCOMB_X11_Y22_N0
\mips_cpu|dp|rf|Mux29~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~17_combout\ = (\mips_cpu|dp|rf|Mux29~16_combout\ & ((\mips_cpu|dp|rf|R31\(2)) # ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux29~16_combout\ & (((\mips_cpu|dp|rf|R23\(2) & !\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(2),
	datab => \mips_cpu|dp|rf|Mux29~16_combout\,
	datac => \mips_cpu|dp|rf|R23\(2),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux29~17_combout\);

-- Location: FF_X19_Y18_N1
\mips_cpu|dp|rf|R22[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(2));

-- Location: FF_X19_Y18_N11
\mips_cpu|dp|rf|R18[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(2));

-- Location: LCCOMB_X19_Y18_N0
\mips_cpu|dp|rf|Mux29~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R18\(2))))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\) # 
-- ((\mips_cpu|dp|rf|R22\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R22\(2),
	datad => \mips_cpu|dp|rf|R18\(2),
	combout => \mips_cpu|dp|rf|Mux29~9_combout\);

-- Location: FF_X20_Y18_N29
\mips_cpu|dp|rf|R26[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(2));

-- Location: FF_X20_Y18_N7
\mips_cpu|dp|rf|R30[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(2));

-- Location: LCCOMB_X20_Y18_N28
\mips_cpu|dp|rf|Mux29~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~10_combout\ = (\mips_cpu|dp|rf|Mux29~9_combout\ & (((\mips_cpu|dp|rf|R30\(2))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\))) # (!\mips_cpu|dp|rf|Mux29~9_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R26\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~9_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(2),
	datad => \mips_cpu|dp|rf|R30\(2),
	combout => \mips_cpu|dp|rf|Mux29~10_combout\);

-- Location: LCCOMB_X19_Y25_N28
\mips_cpu|dp|rf|Mux29~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~18_combout\ = (\mips_cpu|dp|rf|Mux29~15_combout\ & (((\mips_cpu|dp|rf|Mux29~17_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux29~15_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- ((\mips_cpu|dp|rf|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~15_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux29~17_combout\,
	datad => \mips_cpu|dp|rf|Mux29~10_combout\,
	combout => \mips_cpu|dp|rf|Mux29~18_combout\);

-- Location: FF_X22_Y23_N5
\mips_cpu|dp|rf|R12[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(2));

-- Location: FF_X21_Y23_N27
\mips_cpu|dp|rf|R13[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(2));

-- Location: LCCOMB_X21_Y23_N26
\mips_cpu|dp|rf|Mux29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~0_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|R13\(2)) # (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R12\(2) & 
-- ((!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(2),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R13\(2),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux29~0_combout\);

-- Location: FF_X22_Y23_N3
\mips_cpu|dp|rf|R14[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(2));

-- Location: FF_X24_Y15_N29
\mips_cpu|dp|rf|R15[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(2));

-- Location: LCCOMB_X22_Y23_N2
\mips_cpu|dp|rf|Mux29~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~1_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux29~0_combout\ & ((\mips_cpu|dp|rf|R15\(2)))) # (!\mips_cpu|dp|rf|Mux29~0_combout\ & (\mips_cpu|dp|rf|R14\(2))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux29~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(2),
	datad => \mips_cpu|dp|rf|R15\(2),
	combout => \mips_cpu|dp|rf|Mux29~1_combout\);

-- Location: FF_X14_Y22_N15
\mips_cpu|dp|rf|R4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(2));

-- Location: FF_X14_Y22_N21
\mips_cpu|dp|rf|R5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(2));

-- Location: LCCOMB_X14_Y22_N20
\mips_cpu|dp|rf|Mux29~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~2_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|R5\(2)) # (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R4\(2) & 
-- ((!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R4\(2),
	datac => \mips_cpu|dp|rf|R5\(2),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux29~2_combout\);

-- Location: FF_X15_Y22_N29
\mips_cpu|dp|rf|R6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(2));

-- Location: FF_X15_Y22_N7
\mips_cpu|dp|rf|R7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(2));

-- Location: LCCOMB_X15_Y22_N28
\mips_cpu|dp|rf|Mux29~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~3_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux29~2_combout\ & ((\mips_cpu|dp|rf|R7\(2)))) # (!\mips_cpu|dp|rf|Mux29~2_combout\ & (\mips_cpu|dp|rf|R6\(2))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux29~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux29~2_combout\,
	datac => \mips_cpu|dp|rf|R6\(2),
	datad => \mips_cpu|dp|rf|R7\(2),
	combout => \mips_cpu|dp|rf|Mux29~3_combout\);

-- Location: FF_X15_Y24_N7
\mips_cpu|dp|rf|R1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(2));

-- Location: LCCOMB_X15_Y24_N0
\mips_cpu|dp|rf|Mux29~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~4_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|Mux29~3_combout\)) # (!\mips_cpu|dp|rf|Mux7~2_combout\))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|Mux7~2_combout\ & ((\mips_cpu|dp|rf|R1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~3_combout\,
	datab => \mips_cpu|dp|rf|Mux7~2_combout\,
	datac => \mips_cpu|dp|rf|Mux29~3_combout\,
	datad => \mips_cpu|dp|rf|R1\(2),
	combout => \mips_cpu|dp|rf|Mux29~4_combout\);

-- Location: FF_X17_Y24_N3
\mips_cpu|dp|rf|R2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(2));

-- Location: FF_X17_Y24_N21
\mips_cpu|dp|rf|R3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(2));

-- Location: LCCOMB_X17_Y24_N2
\mips_cpu|dp|rf|Mux29~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~5_combout\ = (\mips_cpu|dp|rf|Mux29~4_combout\ & ((\mips_cpu|dp|rf|Mux7~1_combout\) # ((\mips_cpu|dp|rf|R3\(2))))) # (!\mips_cpu|dp|rf|Mux29~4_combout\ & (!\mips_cpu|dp|rf|Mux7~1_combout\ & (\mips_cpu|dp|rf|R2\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~4_combout\,
	datab => \mips_cpu|dp|rf|Mux7~1_combout\,
	datac => \mips_cpu|dp|rf|R2\(2),
	datad => \mips_cpu|dp|rf|R3\(2),
	combout => \mips_cpu|dp|rf|Mux29~5_combout\);

-- Location: FF_X21_Y25_N15
\mips_cpu|dp|rf|R8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(2));

-- Location: FF_X21_Y25_N13
\mips_cpu|dp|rf|R10[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(2));

-- Location: LCCOMB_X21_Y25_N14
\mips_cpu|dp|rf|Mux29~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R10\(2))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R8\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(2),
	datad => \mips_cpu|dp|rf|R10\(2),
	combout => \mips_cpu|dp|rf|Mux29~6_combout\);

-- Location: FF_X22_Y25_N21
\mips_cpu|dp|rf|R9[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(2));

-- Location: FF_X22_Y25_N7
\mips_cpu|dp|rf|R11[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(2));

-- Location: LCCOMB_X22_Y25_N6
\mips_cpu|dp|rf|Mux29~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~7_combout\ = (\mips_cpu|dp|rf|Mux29~6_combout\ & (((\mips_cpu|dp|rf|R11\(2)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux29~6_combout\ & (\mips_cpu|dp|rf|R9\(2) & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~6_combout\,
	datab => \mips_cpu|dp|rf|R9\(2),
	datac => \mips_cpu|dp|rf|R11\(2),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux29~7_combout\);

-- Location: LCCOMB_X19_Y25_N24
\mips_cpu|dp|rf|Mux29~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux7~4_combout\)) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux7~4_combout\ & (\mips_cpu|dp|rf|Mux29~5_combout\)) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & 
-- ((\mips_cpu|dp|rf|Mux29~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux7~4_combout\,
	datac => \mips_cpu|dp|rf|Mux29~5_combout\,
	datad => \mips_cpu|dp|rf|Mux29~7_combout\,
	combout => \mips_cpu|dp|rf|Mux29~8_combout\);

-- Location: LCCOMB_X19_Y25_N30
\mips_cpu|dp|rf|Mux29~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~19_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux29~8_combout\ & (\mips_cpu|dp|rf|Mux29~18_combout\)) # (!\mips_cpu|dp|rf|Mux29~8_combout\ & ((\mips_cpu|dp|rf|Mux29~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux7~0_combout\ & (((\mips_cpu|dp|rf|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux29~18_combout\,
	datac => \mips_cpu|dp|rf|Mux29~1_combout\,
	datad => \mips_cpu|dp|rf|Mux29~8_combout\,
	combout => \mips_cpu|dp|rf|Mux29~19_combout\);

-- Location: FF_X28_Y19_N1
\mips_cpu|dp|ID_EX|q[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[49]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux29~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(49));

-- Location: LCCOMB_X28_Y19_N8
\mips_cpu|dp|fwd_after_writedata|y[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[2]~5_combout\ = (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|dp|ID_EX|q\(49) & ((!\mips_cpu|fwd|ForwardD[1]~0_combout\) # (!\mips_cpu|fwd|ForwardD[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[1]~2_combout\,
	datab => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datac => \mips_cpu|fwd|ForwardD[1]~0_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(49),
	combout => \mips_cpu|dp|fwd_after_writedata|y[2]~5_combout\);

-- Location: FF_X28_Y15_N25
\mips_cpu|dp|ID_EX|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(18),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(7));

-- Location: LCCOMB_X28_Y15_N24
\mips_cpu|fwd|ForwardD[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardD[0]~4_combout\ = (\mips_cpu|dp|EX_MEM|q\(3) & (\mips_cpu|dp|ID_EX|q\(8) & (\mips_cpu|dp|EX_MEM|q\(2) $ (!\mips_cpu|dp|ID_EX|q\(7))))) # (!\mips_cpu|dp|EX_MEM|q\(3) & (!\mips_cpu|dp|ID_EX|q\(8) & (\mips_cpu|dp|EX_MEM|q\(2) $ 
-- (!\mips_cpu|dp|ID_EX|q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(3),
	datab => \mips_cpu|dp|EX_MEM|q\(2),
	datac => \mips_cpu|dp|ID_EX|q\(7),
	datad => \mips_cpu|dp|ID_EX|q\(8),
	combout => \mips_cpu|fwd|ForwardD[0]~4_combout\);

-- Location: LCCOMB_X28_Y19_N6
\mips_cpu|dp|fwd_after_writedata|y[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[2]~4_combout\ = (\mips_cpu|fwd|ForwardD[0]~3_combout\ & (\mips_cpu|fwd|ForwardD[0]~4_combout\ & (\mips_cpu|dp|EX_MEM|q\(39) & \mips_cpu|fwd|ForwardD[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~3_combout\,
	datab => \mips_cpu|fwd|ForwardD[0]~4_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(39),
	datad => \mips_cpu|fwd|ForwardD[0]~5_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[2]~4_combout\);

-- Location: LCCOMB_X28_Y19_N30
\mips_cpu|dp|fwd_after_writedata|y[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[2]~7_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[2]~5_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[2]~4_combout\) # ((\mips_cpu|dp|ID_EX|q[49]~10_combout\ & \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[49]~10_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[2]~5_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[2]~4_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[2]~7_combout\);

-- Location: FF_X28_Y19_N31
\mips_cpu|dp|EX_MEM|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[2]~7_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(7));

-- Location: FF_X30_Y19_N17
\mips_cpu|dp|EX_MEM|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[3]~12_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(8));

-- Location: M9K_X25_Y20_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008229049000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800804004804C0C000440840000CC00000405F000",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|EX_MEM|q\(3),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y24_N28
\mips_cpu|dp|MEM_WB|q[39]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[39]~52_combout\ = (\Decoder|Equal1~5_combout\ & ((\uGPIO|Equal0~2_combout\) # (!\mips_cpu|dp|EX_MEM|q\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~5_combout\,
	datab => \uGPIO|Equal0~2_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(50),
	combout => \mips_cpu|dp|MEM_WB|q[39]~52_combout\);

-- Location: LCCOMB_X28_Y24_N10
\read_data[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~5_combout\ = (\Decoder|Equal3~0_combout\ & ((\mips_cpu|dp|MEM_WB|q[39]~52_combout\ & (\read_data[1]~4_combout\)) # (!\mips_cpu|dp|MEM_WB|q[39]~52_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(1)))))) # 
-- (!\Decoder|Equal3~0_combout\ & (((\mips_cpu|dp|MEM_WB|q[39]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal3~0_combout\,
	datab => \read_data[1]~4_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(1),
	datad => \mips_cpu|dp|MEM_WB|q[39]~52_combout\,
	combout => \read_data[1]~5_combout\);

-- Location: IOIBUF_X0_Y27_N1
\SW[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LCCOMB_X28_Y27_N28
\uGPIO|sw1|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~36_combout\ = (\SW[1]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~36_combout\);

-- Location: FF_X28_Y27_N29
\uGPIO|sw1|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S0~q\);

-- Location: LCCOMB_X28_Y27_N18
\uGPIO|sw1|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~35_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & !\uGPIO|sw1|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S0~q\,
	combout => \uGPIO|sw1|c_state~35_combout\);

-- Location: FF_X28_Y27_N19
\uGPIO|sw1|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S1~q\);

-- Location: LCCOMB_X28_Y27_N8
\uGPIO|sw1|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~34_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S1~q\,
	combout => \uGPIO|sw1|c_state~34_combout\);

-- Location: FF_X28_Y27_N9
\uGPIO|sw1|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S2~q\);

-- Location: LCCOMB_X28_Y27_N14
\uGPIO|sw1|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~33_combout\ = (\SW[1]~input_o\ & (\uGPIO|sw1|c_state.S2~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \uGPIO|sw1|c_state.S2~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~33_combout\);

-- Location: FF_X28_Y27_N15
\uGPIO|sw1|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S3~q\);

-- Location: LCCOMB_X28_Y27_N20
\uGPIO|sw1|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~32_combout\ = (\SW[1]~input_o\ & (\uGPIO|sw1|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \uGPIO|sw1|c_state.S3~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~32_combout\);

-- Location: FF_X28_Y27_N21
\uGPIO|sw1|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S4~q\);

-- Location: LCCOMB_X28_Y27_N10
\uGPIO|sw1|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~31_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S4~q\,
	combout => \uGPIO|sw1|c_state~31_combout\);

-- Location: FF_X28_Y27_N11
\uGPIO|sw1|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S5~q\);

-- Location: LCCOMB_X28_Y27_N0
\uGPIO|sw1|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~30_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S5~q\,
	combout => \uGPIO|sw1|c_state~30_combout\);

-- Location: FF_X28_Y27_N1
\uGPIO|sw1|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S6~q\);

-- Location: LCCOMB_X28_Y27_N22
\uGPIO|sw1|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~29_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S6~q\,
	combout => \uGPIO|sw1|c_state~29_combout\);

-- Location: FF_X28_Y27_N23
\uGPIO|sw1|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S7~q\);

-- Location: LCCOMB_X28_Y27_N4
\uGPIO|sw1|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~28_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw1|c_state.S7~q\,
	combout => \uGPIO|sw1|c_state~28_combout\);

-- Location: FF_X28_Y27_N5
\uGPIO|sw1|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S8~q\);

-- Location: LCCOMB_X28_Y27_N26
\uGPIO|sw1|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~27_combout\ = (\SW[1]~input_o\ & (\uGPIO|sw1|c_state.S8~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \uGPIO|sw1|c_state.S8~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~27_combout\);

-- Location: FF_X28_Y27_N27
\uGPIO|sw1|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S9~q\);

-- Location: LCCOMB_X28_Y27_N24
\uGPIO|sw1|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~26_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw1|c_state.S9~q\,
	combout => \uGPIO|sw1|c_state~26_combout\);

-- Location: FF_X28_Y27_N25
\uGPIO|sw1|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S10~q\);

-- Location: LCCOMB_X28_Y27_N6
\uGPIO|sw1|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~25_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S10~q\,
	combout => \uGPIO|sw1|c_state~25_combout\);

-- Location: FF_X28_Y27_N7
\uGPIO|sw1|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S11~q\);

-- Location: LCCOMB_X28_Y27_N12
\uGPIO|sw1|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~24_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S11~q\,
	combout => \uGPIO|sw1|c_state~24_combout\);

-- Location: FF_X28_Y27_N13
\uGPIO|sw1|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S12~q\);

-- Location: LCCOMB_X28_Y27_N2
\uGPIO|sw1|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~23_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S12~q\,
	combout => \uGPIO|sw1|c_state~23_combout\);

-- Location: FF_X28_Y27_N3
\uGPIO|sw1|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S13~q\);

-- Location: LCCOMB_X28_Y27_N16
\uGPIO|sw1|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~22_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S13~q\,
	combout => \uGPIO|sw1|c_state~22_combout\);

-- Location: FF_X28_Y27_N17
\uGPIO|sw1|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S14~q\);

-- Location: LCCOMB_X27_Y24_N24
\uGPIO|SW_StatusR~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~2_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|SW_StatusR\(1)) # (\uGPIO|sw1|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(1),
	datad => \uGPIO|sw1|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~2_combout\);

-- Location: FF_X27_Y24_N25
\uGPIO|SW_StatusR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~2_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(1));

-- Location: IOIBUF_X0_Y23_N15
\BUTTON[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(1),
	o => \BUTTON[1]~input_o\);

-- Location: LCCOMB_X26_Y25_N4
\uGPIO|button1|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~36_combout\ = (!\BUTTON[1]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button1|c_state~36_combout\);

-- Location: FF_X26_Y25_N5
\uGPIO|button1|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S0~q\);

-- Location: LCCOMB_X26_Y25_N18
\uGPIO|button1|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~35_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & !\uGPIO|button1|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|button1|c_state.S0~q\,
	combout => \uGPIO|button1|c_state~35_combout\);

-- Location: FF_X26_Y25_N19
\uGPIO|button1|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S1~q\);

-- Location: LCCOMB_X26_Y25_N0
\uGPIO|button1|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~34_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S1~q\,
	combout => \uGPIO|button1|c_state~34_combout\);

-- Location: FF_X26_Y25_N1
\uGPIO|button1|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S2~q\);

-- Location: LCCOMB_X26_Y25_N22
\uGPIO|button1|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~33_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S2~q\,
	combout => \uGPIO|button1|c_state~33_combout\);

-- Location: FF_X26_Y25_N23
\uGPIO|button1|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S3~q\);

-- Location: LCCOMB_X26_Y25_N12
\uGPIO|button1|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~32_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|button1|c_state.S3~q\,
	combout => \uGPIO|button1|c_state~32_combout\);

-- Location: FF_X26_Y25_N13
\uGPIO|button1|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S4~q\);

-- Location: LCCOMB_X26_Y25_N10
\uGPIO|button1|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~31_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S4~q\,
	combout => \uGPIO|button1|c_state~31_combout\);

-- Location: FF_X26_Y25_N11
\uGPIO|button1|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S5~q\);

-- Location: LCCOMB_X26_Y25_N24
\uGPIO|button1|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~30_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S5~q\,
	combout => \uGPIO|button1|c_state~30_combout\);

-- Location: FF_X26_Y25_N25
\uGPIO|button1|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S6~q\);

-- Location: LCCOMB_X26_Y25_N14
\uGPIO|button1|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~29_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S6~q\,
	combout => \uGPIO|button1|c_state~29_combout\);

-- Location: FF_X26_Y25_N15
\uGPIO|button1|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S7~q\);

-- Location: LCCOMB_X26_Y25_N28
\uGPIO|button1|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~28_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|button1|c_state.S7~q\,
	combout => \uGPIO|button1|c_state~28_combout\);

-- Location: FF_X26_Y25_N29
\uGPIO|button1|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S8~q\);

-- Location: LCCOMB_X26_Y25_N26
\uGPIO|button1|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~27_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S8~q\,
	combout => \uGPIO|button1|c_state~27_combout\);

-- Location: FF_X26_Y25_N27
\uGPIO|button1|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S9~q\);

-- Location: LCCOMB_X26_Y25_N16
\uGPIO|button1|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~26_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|button1|c_state.S9~q\,
	combout => \uGPIO|button1|c_state~26_combout\);

-- Location: FF_X26_Y25_N17
\uGPIO|button1|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S10~q\);

-- Location: LCCOMB_X26_Y25_N6
\uGPIO|button1|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~25_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S10~q\,
	combout => \uGPIO|button1|c_state~25_combout\);

-- Location: FF_X26_Y25_N7
\uGPIO|button1|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S11~q\);

-- Location: LCCOMB_X26_Y25_N20
\uGPIO|button1|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~24_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S11~q\,
	combout => \uGPIO|button1|c_state~24_combout\);

-- Location: FF_X26_Y25_N21
\uGPIO|button1|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S12~q\);

-- Location: LCCOMB_X26_Y25_N2
\uGPIO|button1|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~23_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S12~q\,
	combout => \uGPIO|button1|c_state~23_combout\);

-- Location: FF_X26_Y25_N3
\uGPIO|button1|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S13~q\);

-- Location: LCCOMB_X26_Y25_N8
\uGPIO|button1|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~22_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S13~q\,
	combout => \uGPIO|button1|c_state~22_combout\);

-- Location: FF_X26_Y25_N9
\uGPIO|button1|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S14~q\);

-- Location: LCCOMB_X28_Y24_N2
\uGPIO|always0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|always0~2_combout\ = (\mips_cpu|dp|EX_MEM|q\(50) & (!\mips_cpu|c|EX_MEM|q\(3) & (\Decoder|Equal1~5_combout\ & \uGPIO|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(50),
	datab => \mips_cpu|c|EX_MEM|q\(3),
	datac => \Decoder|Equal1~5_combout\,
	datad => \uGPIO|Equal0~2_combout\,
	combout => \uGPIO|always0~2_combout\);

-- Location: LCCOMB_X27_Y24_N2
\uGPIO|BUTTON_StatusR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|BUTTON_StatusR~1_combout\ = (!\uGPIO|always0~2_combout\ & ((\uGPIO|button1|c_state.S14~q\) # (\uGPIO|BUTTON_StatusR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|button1|c_state.S14~q\,
	datac => \uGPIO|BUTTON_StatusR\(1),
	datad => \uGPIO|always0~2_combout\,
	combout => \uGPIO|BUTTON_StatusR~1_combout\);

-- Location: FF_X27_Y24_N3
\uGPIO|BUTTON_StatusR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|BUTTON_StatusR~1_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|BUTTON_StatusR\(1));

-- Location: LCCOMB_X28_Y24_N0
\mips_cpu|dp|MEM_WB|q[39]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[39]~50_combout\ = (\mips_cpu|dp|EX_MEM|q\(50) & (\Decoder|Equal1~5_combout\ & ((\uGPIO|Equal0~2_combout\) # (\uGPIO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(50),
	datab => \uGPIO|Equal0~2_combout\,
	datac => \Decoder|Equal1~5_combout\,
	datad => \uGPIO|Equal1~0_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[39]~50_combout\);

-- Location: LCCOMB_X28_Y24_N20
\read_data[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~6_combout\ = (\read_data[1]~5_combout\ & (((\uGPIO|BUTTON_StatusR\(1)) # (!\mips_cpu|dp|MEM_WB|q[39]~50_combout\)))) # (!\read_data[1]~5_combout\ & (\uGPIO|SW_StatusR\(1) & ((\mips_cpu|dp|MEM_WB|q[39]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[1]~5_combout\,
	datab => \uGPIO|SW_StatusR\(1),
	datac => \uGPIO|BUTTON_StatusR\(1),
	datad => \mips_cpu|dp|MEM_WB|q[39]~50_combout\,
	combout => \read_data[1]~6_combout\);

-- Location: LCCOMB_X28_Y24_N12
\uGPIO|always3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|always3~0_combout\ = (\Decoder|Equal1~5_combout\ & (\mips_cpu|c|EX_MEM|q\(3) & \mips_cpu|dp|EX_MEM|q\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~5_combout\,
	datab => \mips_cpu|c|EX_MEM|q\(3),
	datad => \mips_cpu|dp|EX_MEM|q\(50),
	combout => \uGPIO|always3~0_combout\);

-- Location: LCCOMB_X28_Y24_N24
\read_data[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~7_combout\ = (\mips_cpu|dp|MEM_WB|q[39]~49_combout\ & (\Timer|CompareR\(1))) # (!\mips_cpu|dp|MEM_WB|q[39]~49_combout\ & (((\read_data[1]~6_combout\ & !\uGPIO|always3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(1),
	datab => \read_data[1]~6_combout\,
	datac => \uGPIO|always3~0_combout\,
	datad => \mips_cpu|dp|MEM_WB|q[39]~49_combout\,
	combout => \read_data[1]~7_combout\);

-- Location: FF_X28_Y24_N25
\mips_cpu|dp|MEM_WB|q[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[1]~7_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(38));

-- Location: LCCOMB_X30_Y19_N18
\mips_cpu|dp|sl16|y[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[1]~1_combout\ = (\mips_cpu|dp|IF_ID|q\(1) & (((!\mips_cpu|c|md|Decoder0~0_combout\) # (!\mips_cpu|dp|IF_ID|q\(26))) # (!\mips_cpu|dp|IF_ID|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(27),
	datab => \mips_cpu|dp|IF_ID|q\(26),
	datac => \mips_cpu|c|md|Decoder0~0_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(1),
	combout => \mips_cpu|dp|sl16|y[1]~1_combout\);

-- Location: FF_X30_Y19_N19
\mips_cpu|dp|ID_EX|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[1]~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(16));

-- Location: LCCOMB_X30_Y19_N20
\mips_cpu|dp|alu|b2[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[1]~1_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(16)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[1]~10_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(16),
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|c|ad|Mux0~1_combout\,
	combout => \mips_cpu|dp|alu|b2[1]~1_combout\);

-- Location: FF_X14_Y23_N25
\mips_cpu|dp|rf|R9[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(1));

-- Location: FF_X14_Y23_N3
\mips_cpu|dp|rf|R8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(1));

-- Location: LCCOMB_X14_Y23_N24
\mips_cpu|dp|rf|Mux30~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R9\(1))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R8\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R9\(1),
	datad => \mips_cpu|dp|rf|R8\(1),
	combout => \mips_cpu|dp|rf|Mux30~6_combout\);

-- Location: FF_X17_Y23_N25
\mips_cpu|dp|rf|R10[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(1));

-- Location: FF_X17_Y23_N11
\mips_cpu|dp|rf|R11[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(1));

-- Location: LCCOMB_X17_Y23_N24
\mips_cpu|dp|rf|Mux30~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~7_combout\ = (\mips_cpu|dp|rf|Mux30~6_combout\ & (((\mips_cpu|dp|rf|R11\(1))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux30~6_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R10\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~6_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R10\(1),
	datad => \mips_cpu|dp|rf|R11\(1),
	combout => \mips_cpu|dp|rf|Mux30~7_combout\);

-- Location: FF_X19_Y23_N1
\mips_cpu|dp|rf|R12[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(1));

-- Location: FF_X20_Y23_N25
\mips_cpu|dp|rf|R14[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(1));

-- Location: LCCOMB_X19_Y23_N0
\mips_cpu|dp|rf|Mux30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R14\(1))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R12\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(1),
	datad => \mips_cpu|dp|rf|R14\(1),
	combout => \mips_cpu|dp|rf|Mux30~4_combout\);

-- Location: FF_X20_Y23_N3
\mips_cpu|dp|rf|R13[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(1));

-- Location: FF_X24_Y15_N23
\mips_cpu|dp|rf|R15[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(1));

-- Location: LCCOMB_X19_Y21_N8
\mips_cpu|dp|rf|Mux30~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~5_combout\ = (\mips_cpu|dp|rf|Mux30~4_combout\ & (((\mips_cpu|dp|rf|R15\(1)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux30~4_combout\ & (\mips_cpu|dp|rf|R13\(1) & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~4_combout\,
	datab => \mips_cpu|dp|rf|R13\(1),
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|R15\(1),
	combout => \mips_cpu|dp|rf|Mux30~5_combout\);

-- Location: LCCOMB_X19_Y21_N26
\mips_cpu|dp|rf|Mux30~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~8_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux7~0_combout\)))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux30~5_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~7_combout\,
	datab => \mips_cpu|dp|rf|Mux7~4_combout\,
	datac => \mips_cpu|dp|rf|Mux30~5_combout\,
	datad => \mips_cpu|dp|rf|Mux7~0_combout\,
	combout => \mips_cpu|dp|rf|Mux30~8_combout\);

-- Location: FF_X15_Y24_N27
\mips_cpu|dp|rf|R1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(1));

-- Location: FF_X15_Y22_N27
\mips_cpu|dp|rf|R7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(1));

-- Location: FF_X15_Y21_N17
\mips_cpu|dp|rf|R5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(1));

-- Location: FF_X15_Y21_N27
\mips_cpu|dp|rf|R4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(1));

-- Location: FF_X15_Y22_N17
\mips_cpu|dp|rf|R6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(1));

-- Location: LCCOMB_X15_Y22_N16
\mips_cpu|dp|rf|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|R6\(1)) # (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R4\(1) & 
-- ((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R4\(1),
	datac => \mips_cpu|dp|rf|R6\(1),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux30~0_combout\);

-- Location: LCCOMB_X15_Y21_N16
\mips_cpu|dp|rf|Mux30~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~1_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux30~0_combout\ & (\mips_cpu|dp|rf|R7\(1))) # (!\mips_cpu|dp|rf|Mux30~0_combout\ & ((\mips_cpu|dp|rf|R5\(1)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(1),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R5\(1),
	datad => \mips_cpu|dp|rf|Mux30~0_combout\,
	combout => \mips_cpu|dp|rf|Mux30~1_combout\);

-- Location: LCCOMB_X15_Y24_N12
\mips_cpu|dp|rf|Mux30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~2_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|Mux30~1_combout\)) # (!\mips_cpu|dp|rf|Mux7~2_combout\))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|Mux7~2_combout\ & (\mips_cpu|dp|rf|R1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~3_combout\,
	datab => \mips_cpu|dp|rf|Mux7~2_combout\,
	datac => \mips_cpu|dp|rf|R1\(1),
	datad => \mips_cpu|dp|rf|Mux30~1_combout\,
	combout => \mips_cpu|dp|rf|Mux30~2_combout\);

-- Location: FF_X19_Y24_N27
\mips_cpu|dp|rf|R3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(1));

-- Location: LCCOMB_X19_Y24_N16
\mips_cpu|dp|rf|Mux30~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~3_combout\ = (\mips_cpu|dp|rf|Mux30~2_combout\ & ((\mips_cpu|dp|rf|R3\(1)) # ((\mips_cpu|dp|rf|Mux7~1_combout\)))) # (!\mips_cpu|dp|rf|Mux30~2_combout\ & (((\mips_cpu|dp|rf|R2\(1) & !\mips_cpu|dp|rf|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~2_combout\,
	datab => \mips_cpu|dp|rf|R3\(1),
	datac => \mips_cpu|dp|rf|R2\(1),
	datad => \mips_cpu|dp|rf|Mux7~1_combout\,
	combout => \mips_cpu|dp|rf|Mux30~3_combout\);

-- Location: FF_X11_Y22_N23
\mips_cpu|dp|rf|R31[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(1));

-- Location: FF_X10_Y22_N15
\mips_cpu|dp|rf|R19[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(1));

-- Location: FF_X10_Y22_N29
\mips_cpu|dp|rf|R27[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(1));

-- Location: LCCOMB_X10_Y22_N28
\mips_cpu|dp|rf|Mux30~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R27\(1)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R19\(1) & 
-- ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(1),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R27\(1),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux30~16_combout\);

-- Location: FF_X11_Y22_N13
\mips_cpu|dp|rf|R23[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(1));

-- Location: LCCOMB_X11_Y22_N12
\mips_cpu|dp|rf|Mux30~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~17_combout\ = (\mips_cpu|dp|rf|Mux30~16_combout\ & ((\mips_cpu|dp|rf|R31\(1)) # ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux30~16_combout\ & (((\mips_cpu|dp|rf|R23\(1) & !\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(1),
	datab => \mips_cpu|dp|rf|Mux30~16_combout\,
	datac => \mips_cpu|dp|rf|R23\(1),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux30~17_combout\);

-- Location: FF_X17_Y15_N15
\mips_cpu|dp|rf|R16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(1));

-- Location: FF_X17_Y15_N29
\mips_cpu|dp|rf|R20[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(1));

-- Location: LCCOMB_X17_Y15_N28
\mips_cpu|dp|rf|Mux30~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~13_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(1) & ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R20\(1)) # 
-- (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R16\(1),
	datac => \mips_cpu|dp|rf|R20\(1),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux30~13_combout\);

-- Location: FF_X20_Y17_N1
\mips_cpu|dp|rf|R24[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(1));

-- Location: FF_X20_Y17_N19
\mips_cpu|dp|rf|R28[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(1));

-- Location: LCCOMB_X20_Y17_N0
\mips_cpu|dp|rf|Mux30~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux30~13_combout\ & ((\mips_cpu|dp|rf|R28\(1)))) # (!\mips_cpu|dp|rf|Mux30~13_combout\ & (\mips_cpu|dp|rf|R24\(1))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux30~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux30~13_combout\,
	datac => \mips_cpu|dp|rf|R24\(1),
	datad => \mips_cpu|dp|rf|R28\(1),
	combout => \mips_cpu|dp|rf|Mux30~14_combout\);

-- Location: FF_X19_Y18_N7
\mips_cpu|dp|rf|R18[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(1));

-- Location: FF_X19_Y18_N13
\mips_cpu|dp|rf|R22[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(1));

-- Location: LCCOMB_X19_Y18_N6
\mips_cpu|dp|rf|Mux30~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R18\(1)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\) # 
-- ((\mips_cpu|dp|rf|R22\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R18\(1),
	datad => \mips_cpu|dp|rf|R22\(1),
	combout => \mips_cpu|dp|rf|Mux30~11_combout\);

-- Location: FF_X20_Y18_N27
\mips_cpu|dp|rf|R30[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(1));

-- Location: FF_X20_Y18_N17
\mips_cpu|dp|rf|R26[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(1));

-- Location: LCCOMB_X20_Y18_N26
\mips_cpu|dp|rf|Mux30~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~12_combout\ = (\mips_cpu|dp|rf|Mux30~11_combout\ & (((\mips_cpu|dp|rf|R30\(1))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\))) # (!\mips_cpu|dp|rf|Mux30~11_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R26\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~11_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R30\(1),
	datad => \mips_cpu|dp|rf|R26\(1),
	combout => \mips_cpu|dp|rf|Mux30~12_combout\);

-- Location: LCCOMB_X19_Y21_N20
\mips_cpu|dp|rf|Mux30~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~15_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux30~12_combout\))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~14_combout\,
	datab => \mips_cpu|dp|rf|Mux30~12_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux30~15_combout\);

-- Location: FF_X14_Y17_N27
\mips_cpu|dp|rf|R29[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(1));

-- Location: FF_X10_Y17_N25
\mips_cpu|dp|rf|R25[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(1));

-- Location: FF_X10_Y17_N27
\mips_cpu|dp|rf|R17[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(1));

-- Location: LCCOMB_X10_Y17_N24
\mips_cpu|dp|rf|Mux30~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R25\(1))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R17\(1)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R25\(1),
	datad => \mips_cpu|dp|rf|R17\(1),
	combout => \mips_cpu|dp|rf|Mux30~9_combout\);

-- Location: FF_X14_Y17_N9
\mips_cpu|dp|rf|R21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(1));

-- Location: LCCOMB_X14_Y17_N8
\mips_cpu|dp|rf|Mux30~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~10_combout\ = (\mips_cpu|dp|rf|Mux30~9_combout\ & ((\mips_cpu|dp|rf|R29\(1)) # ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux30~9_combout\ & (((\mips_cpu|dp|rf|R21\(1) & !\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(1),
	datab => \mips_cpu|dp|rf|Mux30~9_combout\,
	datac => \mips_cpu|dp|rf|R21\(1),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux30~10_combout\);

-- Location: LCCOMB_X19_Y21_N6
\mips_cpu|dp|rf|Mux30~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~18_combout\ = (\mips_cpu|dp|rf|Mux30~15_combout\ & ((\mips_cpu|dp|rf|Mux30~17_combout\) # ((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux30~15_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- \mips_cpu|dp|rf|Mux30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~17_combout\,
	datab => \mips_cpu|dp|rf|Mux30~15_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux30~10_combout\,
	combout => \mips_cpu|dp|rf|Mux30~18_combout\);

-- Location: LCCOMB_X19_Y21_N16
\mips_cpu|dp|rf|Mux30~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~19_combout\ = (\mips_cpu|dp|rf|Mux30~8_combout\ & (((\mips_cpu|dp|rf|Mux30~18_combout\) # (!\mips_cpu|dp|rf|Mux7~4_combout\)))) # (!\mips_cpu|dp|rf|Mux30~8_combout\ & (\mips_cpu|dp|rf|Mux30~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~8_combout\,
	datab => \mips_cpu|dp|rf|Mux30~3_combout\,
	datac => \mips_cpu|dp|rf|Mux7~4_combout\,
	datad => \mips_cpu|dp|rf|Mux30~18_combout\,
	combout => \mips_cpu|dp|rf|Mux30~19_combout\);

-- Location: LCCOMB_X24_Y15_N2
\mips_cpu|dp|ID_EX_pcplus4|q[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[1]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(1),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[1]~feeder_combout\);

-- Location: FF_X24_Y15_N3
\mips_cpu|dp|ID_EX_pcplus4|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[1]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(1));

-- Location: LCCOMB_X26_Y17_N18
\mips_cpu|dp|pcmux|y[1]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[1]~23_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|comb~3_combout\ & (\mips_cpu|dp|rf|Mux30~19_combout\))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|ID_EX_pcplus4|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~3_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|rf|Mux30~19_combout\,
	datad => \mips_cpu|dp|ID_EX_pcplus4|q\(1),
	combout => \mips_cpu|dp|pcmux|y[1]~23_combout\);

-- Location: LCCOMB_X29_Y16_N26
\mips_cpu|c|md|branch~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|branch~0_combout\ = (\mips_cpu|dp|IF_ID|q\(28) & \mips_cpu|dp|comb~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID|q\(28),
	datad => \mips_cpu|dp|comb~2_combout\,
	combout => \mips_cpu|c|md|branch~0_combout\);

-- Location: FF_X29_Y16_N27
\mips_cpu|c|ID_EX|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|branch~0_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|hz|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(11));

-- Location: FF_X30_Y19_N29
\mips_cpu|c|EX_MEM|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|c|ID_EX|q\(11),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|EX_MEM|q\(2));

-- Location: FF_X28_Y20_N19
\mips_cpu|dp|EX_MEM|q[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux3~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(65));

-- Location: FF_X24_Y21_N23
\mips_cpu|dp|MEM_WB|q[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(65),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(33));

-- Location: LCCOMB_X26_Y21_N2
\Timer|CompareR~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~6_combout\ = (\mips_cpu|dp|EX_MEM|q\(33)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \mips_cpu|dp|EX_MEM|q\(33),
	combout => \Timer|CompareR~6_combout\);

-- Location: FF_X26_Y21_N3
\Timer|CompareR[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~6_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(28));

-- Location: LCCOMB_X27_Y22_N16
\Timer|CounterR[24]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[24]~80_combout\ = (\Timer|CounterR\(24) & (\Timer|CounterR[23]~79\ $ (GND))) # (!\Timer|CounterR\(24) & (!\Timer|CounterR[23]~79\ & VCC))
-- \Timer|CounterR[24]~81\ = CARRY((\Timer|CounterR\(24) & !\Timer|CounterR[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(24),
	datad => VCC,
	cin => \Timer|CounterR[23]~79\,
	combout => \Timer|CounterR[24]~80_combout\,
	cout => \Timer|CounterR[24]~81\);

-- Location: FF_X27_Y22_N17
\Timer|CounterR[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[24]~80_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(24));

-- Location: LCCOMB_X27_Y22_N18
\Timer|CounterR[25]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[25]~82_combout\ = (\Timer|CounterR\(25) & (!\Timer|CounterR[24]~81\)) # (!\Timer|CounterR\(25) & ((\Timer|CounterR[24]~81\) # (GND)))
-- \Timer|CounterR[25]~83\ = CARRY((!\Timer|CounterR[24]~81\) # (!\Timer|CounterR\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(25),
	datad => VCC,
	cin => \Timer|CounterR[24]~81\,
	combout => \Timer|CounterR[25]~82_combout\,
	cout => \Timer|CounterR[25]~83\);

-- Location: FF_X27_Y22_N19
\Timer|CounterR[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[25]~82_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(25));

-- Location: LCCOMB_X27_Y22_N20
\Timer|CounterR[26]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[26]~84_combout\ = (\Timer|CounterR\(26) & (\Timer|CounterR[25]~83\ $ (GND))) # (!\Timer|CounterR\(26) & (!\Timer|CounterR[25]~83\ & VCC))
-- \Timer|CounterR[26]~85\ = CARRY((\Timer|CounterR\(26) & !\Timer|CounterR[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(26),
	datad => VCC,
	cin => \Timer|CounterR[25]~83\,
	combout => \Timer|CounterR[26]~84_combout\,
	cout => \Timer|CounterR[26]~85\);

-- Location: FF_X27_Y22_N21
\Timer|CounterR[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[26]~84_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(26));

-- Location: LCCOMB_X27_Y22_N22
\Timer|CounterR[27]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[27]~86_combout\ = (\Timer|CounterR\(27) & (!\Timer|CounterR[26]~85\)) # (!\Timer|CounterR\(27) & ((\Timer|CounterR[26]~85\) # (GND)))
-- \Timer|CounterR[27]~87\ = CARRY((!\Timer|CounterR[26]~85\) # (!\Timer|CounterR\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(27),
	datad => VCC,
	cin => \Timer|CounterR[26]~85\,
	combout => \Timer|CounterR[27]~86_combout\,
	cout => \Timer|CounterR[27]~87\);

-- Location: FF_X27_Y22_N23
\Timer|CounterR[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[27]~86_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(27));

-- Location: LCCOMB_X27_Y22_N24
\Timer|CounterR[28]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[28]~88_combout\ = (\Timer|CounterR\(28) & (\Timer|CounterR[27]~87\ $ (GND))) # (!\Timer|CounterR\(28) & (!\Timer|CounterR[27]~87\ & VCC))
-- \Timer|CounterR[28]~89\ = CARRY((\Timer|CounterR\(28) & !\Timer|CounterR[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(28),
	datad => VCC,
	cin => \Timer|CounterR[27]~87\,
	combout => \Timer|CounterR[28]~88_combout\,
	cout => \Timer|CounterR[28]~89\);

-- Location: FF_X27_Y22_N25
\Timer|CounterR[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[28]~88_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(28));

-- Location: LCCOMB_X26_Y21_N6
\mips_cpu|dp|MEM_WB|q[65]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[65]~6_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(28))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(28),
	datab => \Timer|CounterR\(28),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[65]~6_combout\);

-- Location: LCCOMB_X26_Y21_N8
\Timer|CompareR~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~5_combout\ = (\mips_cpu|dp|EX_MEM|q\(34)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \mips_cpu|dp|EX_MEM|q\(34),
	combout => \Timer|CompareR~5_combout\);

-- Location: FF_X26_Y21_N9
\Timer|CompareR[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~5_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(29));

-- Location: LCCOMB_X27_Y22_N26
\Timer|CounterR[29]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[29]~90_combout\ = (\Timer|CounterR\(29) & (!\Timer|CounterR[28]~89\)) # (!\Timer|CounterR\(29) & ((\Timer|CounterR[28]~89\) # (GND)))
-- \Timer|CounterR[29]~91\ = CARRY((!\Timer|CounterR[28]~89\) # (!\Timer|CounterR\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(29),
	datad => VCC,
	cin => \Timer|CounterR[28]~89\,
	combout => \Timer|CounterR[29]~90_combout\,
	cout => \Timer|CounterR[29]~91\);

-- Location: FF_X27_Y22_N27
\Timer|CounterR[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[29]~90_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(29));

-- Location: LCCOMB_X26_Y21_N28
\mips_cpu|dp|MEM_WB|q[66]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[66]~5_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(29))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~2_combout\,
	datab => \Timer|CompareR\(29),
	datad => \Timer|CounterR\(29),
	combout => \mips_cpu|dp|MEM_WB|q[66]~5_combout\);

-- Location: FF_X12_Y19_N21
\mips_cpu|dp|rf|R23[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(30));

-- Location: FF_X14_Y19_N31
\mips_cpu|dp|rf|R31[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(30));

-- Location: FF_X16_Y19_N23
\mips_cpu|dp|rf|R27[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(30));

-- Location: LCCOMB_X14_Y19_N28
\mips_cpu|dp|rf|Mux1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~16_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R27\(30)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R19\(30))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R19\(30),
	datad => \mips_cpu|dp|rf|R27\(30),
	combout => \mips_cpu|dp|rf|Mux1~16_combout\);

-- Location: LCCOMB_X14_Y19_N30
\mips_cpu|dp|rf|Mux1~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~17_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux1~16_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux1~16_combout\ & ((\mips_cpu|dp|rf|R31\(30)))) # 
-- (!\mips_cpu|dp|rf|Mux1~16_combout\ & (\mips_cpu|dp|rf|R23\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R23\(30),
	datac => \mips_cpu|dp|rf|R31\(30),
	datad => \mips_cpu|dp|rf|Mux1~16_combout\,
	combout => \mips_cpu|dp|rf|Mux1~17_combout\);

-- Location: FF_X19_Y16_N31
\mips_cpu|dp|rf|R29[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(30));

-- Location: FF_X19_Y16_N29
\mips_cpu|dp|rf|R21[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(30));

-- Location: FF_X20_Y16_N17
\mips_cpu|dp|rf|R25[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(30));

-- Location: FF_X20_Y16_N11
\mips_cpu|dp|rf|R17[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(30));

-- Location: LCCOMB_X20_Y16_N16
\mips_cpu|dp|rf|Mux1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R25\(30))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R17\(30)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R25\(30),
	datad => \mips_cpu|dp|rf|R17\(30),
	combout => \mips_cpu|dp|rf|Mux1~9_combout\);

-- Location: LCCOMB_X19_Y16_N28
\mips_cpu|dp|rf|Mux1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~10_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux1~9_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux1~9_combout\ & (\mips_cpu|dp|rf|R29\(30))) # 
-- (!\mips_cpu|dp|rf|Mux1~9_combout\ & ((\mips_cpu|dp|rf|R21\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(30),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R21\(30),
	datad => \mips_cpu|dp|rf|Mux1~9_combout\,
	combout => \mips_cpu|dp|rf|Mux1~10_combout\);

-- Location: FF_X16_Y15_N25
\mips_cpu|dp|rf|R24[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(30));

-- Location: FF_X16_Y15_N19
\mips_cpu|dp|rf|R28[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(30));

-- Location: FF_X15_Y15_N9
\mips_cpu|dp|rf|R20[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(30));

-- Location: FF_X15_Y15_N11
\mips_cpu|dp|rf|R16[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(30));

-- Location: LCCOMB_X15_Y15_N10
\mips_cpu|dp|rf|Mux1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R16\(30)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R20\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R20\(30),
	datac => \mips_cpu|dp|rf|R16\(30),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux1~13_combout\);

-- Location: LCCOMB_X16_Y15_N18
\mips_cpu|dp|rf|Mux1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux1~13_combout\ & ((\mips_cpu|dp|rf|R28\(30)))) # (!\mips_cpu|dp|rf|Mux1~13_combout\ & (\mips_cpu|dp|rf|R24\(30))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R24\(30),
	datac => \mips_cpu|dp|rf|R28\(30),
	datad => \mips_cpu|dp|rf|Mux1~13_combout\,
	combout => \mips_cpu|dp|rf|Mux1~14_combout\);

-- Location: FF_X12_Y16_N13
\mips_cpu|dp|rf|R22[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(30));

-- Location: FF_X12_Y16_N15
\mips_cpu|dp|rf|R18[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(30));

-- Location: LCCOMB_X12_Y16_N14
\mips_cpu|dp|rf|Mux1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R18\(30) & !\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R22\(30)) # 
-- ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R22\(30),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R18\(30),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux1~11_combout\);

-- Location: FF_X16_Y18_N9
\mips_cpu|dp|rf|R26[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(30));

-- Location: FF_X16_Y18_N19
\mips_cpu|dp|rf|R30[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(30));

-- Location: LCCOMB_X16_Y18_N18
\mips_cpu|dp|rf|Mux1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~12_combout\ = (\mips_cpu|dp|rf|Mux1~11_combout\ & (((\mips_cpu|dp|rf|R30\(30)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux1~11_combout\ & (\mips_cpu|dp|rf|R26\(30) & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux1~11_combout\,
	datab => \mips_cpu|dp|rf|R26\(30),
	datac => \mips_cpu|dp|rf|R30\(30),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux1~12_combout\);

-- Location: LCCOMB_X17_Y18_N10
\mips_cpu|dp|rf|Mux1~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # (\mips_cpu|dp|rf|Mux1~12_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|Mux1~14_combout\ & 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux1~14_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux1~12_combout\,
	combout => \mips_cpu|dp|rf|Mux1~15_combout\);

-- Location: LCCOMB_X17_Y18_N28
\mips_cpu|dp|rf|Mux1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~18_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux1~15_combout\ & (\mips_cpu|dp|rf|Mux1~17_combout\)) # (!\mips_cpu|dp|rf|Mux1~15_combout\ & ((\mips_cpu|dp|rf|Mux1~10_combout\))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux1~17_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|Mux1~10_combout\,
	datad => \mips_cpu|dp|rf|Mux1~15_combout\,
	combout => \mips_cpu|dp|rf|Mux1~18_combout\);

-- Location: FF_X16_Y19_N27
\mips_cpu|dp|rf|R3[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(30));

-- Location: FF_X20_Y21_N23
\mips_cpu|dp|rf|R2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(30));

-- Location: FF_X20_Y21_N17
\mips_cpu|dp|rf|R1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(30));

-- Location: FF_X14_Y18_N17
\mips_cpu|dp|rf|R5[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(30));

-- Location: FF_X14_Y20_N9
\mips_cpu|dp|rf|R6[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(30));

-- Location: FF_X14_Y18_N27
\mips_cpu|dp|rf|R4[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(30));

-- Location: LCCOMB_X14_Y18_N26
\mips_cpu|dp|rf|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R6\(30)) # ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|R4\(30) & 
-- !\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R6\(30),
	datac => \mips_cpu|dp|rf|R4\(30),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux1~0_combout\);

-- Location: FF_X14_Y20_N27
\mips_cpu|dp|rf|R7[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(30));

-- Location: LCCOMB_X14_Y20_N26
\mips_cpu|dp|rf|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~1_combout\ = (\mips_cpu|dp|rf|Mux1~0_combout\ & (((\mips_cpu|dp|rf|R7\(30)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux1~0_combout\ & (\mips_cpu|dp|rf|R5\(30) & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(30),
	datab => \mips_cpu|dp|rf|Mux1~0_combout\,
	datac => \mips_cpu|dp|rf|R7\(30),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux1~1_combout\);

-- Location: LCCOMB_X20_Y21_N10
\mips_cpu|dp|rf|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~2_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|Mux1~1_combout\) # (!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|R1\(30) & ((\mips_cpu|dp|rf|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~3_combout\,
	datab => \mips_cpu|dp|rf|R1\(30),
	datac => \mips_cpu|dp|rf|Mux1~1_combout\,
	datad => \mips_cpu|dp|rf|Mux7~2_combout\,
	combout => \mips_cpu|dp|rf|Mux1~2_combout\);

-- Location: LCCOMB_X20_Y21_N22
\mips_cpu|dp|rf|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~3_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (((\mips_cpu|dp|rf|Mux1~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux1~2_combout\ & (\mips_cpu|dp|rf|R3\(30))) # (!\mips_cpu|dp|rf|Mux1~2_combout\ & 
-- ((\mips_cpu|dp|rf|R2\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~1_combout\,
	datab => \mips_cpu|dp|rf|R3\(30),
	datac => \mips_cpu|dp|rf|R2\(30),
	datad => \mips_cpu|dp|rf|Mux1~2_combout\,
	combout => \mips_cpu|dp|rf|Mux1~3_combout\);

-- Location: FF_X23_Y17_N19
\mips_cpu|dp|rf|R15[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(30));

-- Location: FF_X16_Y23_N19
\mips_cpu|dp|rf|R13[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(30));

-- Location: FF_X19_Y23_N19
\mips_cpu|dp|rf|R12[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(30));

-- Location: FF_X16_Y23_N25
\mips_cpu|dp|rf|R14[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(30));

-- Location: LCCOMB_X19_Y23_N18
\mips_cpu|dp|rf|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R14\(30))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R12\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(30),
	datad => \mips_cpu|dp|rf|R14\(30),
	combout => \mips_cpu|dp|rf|Mux1~4_combout\);

-- Location: LCCOMB_X16_Y23_N18
\mips_cpu|dp|rf|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~5_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux1~4_combout\ & (\mips_cpu|dp|rf|R15\(30))) # (!\mips_cpu|dp|rf|Mux1~4_combout\ & ((\mips_cpu|dp|rf|R13\(30)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R15\(30),
	datac => \mips_cpu|dp|rf|R13\(30),
	datad => \mips_cpu|dp|rf|Mux1~4_combout\,
	combout => \mips_cpu|dp|rf|Mux1~5_combout\);

-- Location: FF_X15_Y23_N11
\mips_cpu|dp|rf|R10[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(30));

-- Location: FF_X15_Y23_N5
\mips_cpu|dp|rf|R11[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(30));

-- Location: FF_X14_Y23_N19
\mips_cpu|dp|rf|R8[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(30));

-- Location: FF_X14_Y23_N1
\mips_cpu|dp|rf|R9[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(30));

-- Location: LCCOMB_X14_Y23_N18
\mips_cpu|dp|rf|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R9\(30)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R8\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(30),
	datad => \mips_cpu|dp|rf|R9\(30),
	combout => \mips_cpu|dp|rf|Mux1~6_combout\);

-- Location: LCCOMB_X15_Y23_N4
\mips_cpu|dp|rf|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~7_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux1~6_combout\ & ((\mips_cpu|dp|rf|R11\(30)))) # (!\mips_cpu|dp|rf|Mux1~6_combout\ & (\mips_cpu|dp|rf|R10\(30))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(30),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R11\(30),
	datad => \mips_cpu|dp|rf|Mux1~6_combout\,
	combout => \mips_cpu|dp|rf|Mux1~7_combout\);

-- Location: LCCOMB_X17_Y18_N0
\mips_cpu|dp|rf|Mux1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux1~5_combout\) # ((\mips_cpu|dp|rf|Mux7~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & (((\mips_cpu|dp|rf|Mux1~7_combout\ & !\mips_cpu|dp|rf|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux1~5_combout\,
	datac => \mips_cpu|dp|rf|Mux1~7_combout\,
	datad => \mips_cpu|dp|rf|Mux7~4_combout\,
	combout => \mips_cpu|dp|rf|Mux1~8_combout\);

-- Location: LCCOMB_X17_Y18_N30
\mips_cpu|dp|rf|Mux1~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~19_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux1~8_combout\ & (\mips_cpu|dp|rf|Mux1~18_combout\)) # (!\mips_cpu|dp|rf|Mux1~8_combout\ & ((\mips_cpu|dp|rf|Mux1~3_combout\))))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ 
-- & (((\mips_cpu|dp|rf|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~4_combout\,
	datab => \mips_cpu|dp|rf|Mux1~18_combout\,
	datac => \mips_cpu|dp|rf|Mux1~3_combout\,
	datad => \mips_cpu|dp|rf|Mux1~8_combout\,
	combout => \mips_cpu|dp|rf|Mux1~19_combout\);

-- Location: LCCOMB_X26_Y16_N14
\mips_cpu|dp|pcmux|y[30]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[30]~26_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|rf|Mux1~19_combout\) # ((!\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|IF_ID_pcplus4|q\(30) & 
-- \mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux1~19_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(30),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[30]~26_combout\);

-- Location: FF_X27_Y16_N27
\mips_cpu|dp|ID_EX_pcplus4|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(30),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(30));

-- Location: FF_X22_Y22_N19
\mips_cpu|dp|rf|R15[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(27));

-- Location: FF_X17_Y20_N11
\mips_cpu|dp|rf|R12[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(27));

-- Location: FF_X16_Y23_N3
\mips_cpu|dp|rf|R14[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(27));

-- Location: LCCOMB_X16_Y23_N2
\mips_cpu|dp|fwd_before_srca|y[27]~354\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~354_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R14\(27)) # (\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R12\(27) & ((!\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(27),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R14\(27),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~354_combout\);

-- Location: FF_X16_Y23_N17
\mips_cpu|dp|rf|R13[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(27));

-- Location: LCCOMB_X16_Y23_N16
\mips_cpu|dp|fwd_before_srca|y[27]~355\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~355_combout\ = (\mips_cpu|dp|fwd_before_srca|y[27]~354_combout\ & ((\mips_cpu|dp|rf|R15\(27)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[27]~354_combout\ & (((\mips_cpu|dp|rf|R13\(27) & 
-- \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(27),
	datab => \mips_cpu|dp|fwd_before_srca|y[27]~354_combout\,
	datac => \mips_cpu|dp|rf|R13\(27),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~355_combout\);

-- Location: FF_X16_Y17_N3
\mips_cpu|dp|rf|R16[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(27));

-- Location: FF_X20_Y17_N9
\mips_cpu|dp|rf|R24[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(27));

-- Location: LCCOMB_X16_Y17_N2
\mips_cpu|dp|fwd_before_srca|y[27]~343\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~343_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R24\(27)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R16\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R16\(27),
	datad => \mips_cpu|dp|rf|R24\(27),
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~343_combout\);

-- Location: FF_X20_Y17_N27
\mips_cpu|dp|rf|R28[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(27));

-- Location: FF_X16_Y17_N17
\mips_cpu|dp|rf|R20[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(27));

-- Location: LCCOMB_X20_Y17_N26
\mips_cpu|dp|fwd_before_srca|y[27]~344\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~344_combout\ = (\mips_cpu|dp|fwd_before_srca|y[27]~343_combout\ & (((\mips_cpu|dp|rf|R28\(27))) # (!\mips_cpu|dp|IF_ID|q\(23)))) # (!\mips_cpu|dp|fwd_before_srca|y[27]~343_combout\ & (\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R20\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[27]~343_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R28\(27),
	datad => \mips_cpu|dp|rf|R20\(27),
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~344_combout\);

-- Location: FF_X12_Y16_N5
\mips_cpu|dp|rf|R22[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(27));

-- Location: FF_X12_Y16_N23
\mips_cpu|dp|rf|R18[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(27));

-- Location: LCCOMB_X12_Y16_N22
\mips_cpu|dp|fwd_before_srca|y[27]~341\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~341_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(27)) # ((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R18\(27) & !\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R22\(27),
	datac => \mips_cpu|dp|rf|R18\(27),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~341_combout\);

-- Location: FF_X15_Y18_N11
\mips_cpu|dp|rf|R30[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(27));

-- Location: FF_X15_Y18_N17
\mips_cpu|dp|rf|R26[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(27));

-- Location: LCCOMB_X15_Y18_N10
\mips_cpu|dp|fwd_before_srca|y[27]~342\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~342_combout\ = (\mips_cpu|dp|fwd_before_srca|y[27]~341_combout\ & (((\mips_cpu|dp|rf|R30\(27))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[27]~341_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R26\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[27]~341_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R30\(27),
	datad => \mips_cpu|dp|rf|R26\(27),
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~342_combout\);

-- Location: LCCOMB_X15_Y18_N28
\mips_cpu|dp|fwd_before_srca|y[27]~345\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~345_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[27]~342_combout\))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|fwd_before_srca|y[27]~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|fwd_before_srca|y[27]~344_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[27]~342_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~345_combout\);

-- Location: FF_X11_Y21_N5
\mips_cpu|dp|rf|R27[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(27));

-- Location: FF_X10_Y21_N19
\mips_cpu|dp|rf|R31[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(27));

-- Location: FF_X10_Y21_N25
\mips_cpu|dp|rf|R23[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(27));

-- Location: FF_X11_Y21_N23
\mips_cpu|dp|rf|R19[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(27));

-- Location: LCCOMB_X11_Y21_N22
\mips_cpu|dp|fwd_before_srca|y[27]~346\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~346_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(27)) # ((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R19\(27) & !\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R23\(27),
	datac => \mips_cpu|dp|rf|R19\(27),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~346_combout\);

-- Location: LCCOMB_X10_Y21_N18
\mips_cpu|dp|fwd_before_srca|y[27]~347\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~347_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[27]~346_combout\ & ((\mips_cpu|dp|rf|R31\(27)))) # (!\mips_cpu|dp|fwd_before_srca|y[27]~346_combout\ & (\mips_cpu|dp|rf|R27\(27))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[27]~346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(27),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R31\(27),
	datad => \mips_cpu|dp|fwd_before_srca|y[27]~346_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~347_combout\);

-- Location: FF_X19_Y19_N15
\mips_cpu|dp|rf|R29[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(27));

-- Location: FF_X19_Y19_N21
\mips_cpu|dp|rf|R21[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(27));

-- Location: FF_X20_Y16_N29
\mips_cpu|dp|rf|R25[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(27));

-- Location: FF_X20_Y16_N7
\mips_cpu|dp|rf|R17[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(27));

-- Location: LCCOMB_X20_Y16_N28
\mips_cpu|dp|fwd_before_srca|y[27]~339\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~339_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R25\(27))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R17\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R25\(27),
	datad => \mips_cpu|dp|rf|R17\(27),
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~339_combout\);

-- Location: LCCOMB_X19_Y19_N20
\mips_cpu|dp|fwd_before_srca|y[27]~340\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~340_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[27]~339_combout\ & (\mips_cpu|dp|rf|R29\(27))) # (!\mips_cpu|dp|fwd_before_srca|y[27]~339_combout\ & ((\mips_cpu|dp|rf|R21\(27)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[27]~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R29\(27),
	datac => \mips_cpu|dp|rf|R21\(27),
	datad => \mips_cpu|dp|fwd_before_srca|y[27]~339_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~340_combout\);

-- Location: LCCOMB_X19_Y19_N8
\mips_cpu|dp|fwd_before_srca|y[27]~348\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~348_combout\ = (\mips_cpu|dp|fwd_before_srca|y[27]~345_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[27]~347_combout\) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[27]~345_combout\ & 
-- (((\mips_cpu|dp|IF_ID|q\(21) & \mips_cpu|dp|fwd_before_srca|y[27]~340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[27]~345_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[27]~347_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|fwd_before_srca|y[27]~340_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~348_combout\);

-- Location: FF_X19_Y22_N1
\mips_cpu|dp|rf|R2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(27));

-- Location: FF_X20_Y22_N17
\mips_cpu|dp|rf|R3[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(27));

-- Location: FF_X17_Y22_N17
\mips_cpu|dp|rf|R7[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(27));

-- Location: FF_X14_Y22_N3
\mips_cpu|dp|rf|R5[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(27));

-- Location: FF_X14_Y22_N13
\mips_cpu|dp|rf|R4[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(27));

-- Location: FF_X17_Y22_N23
\mips_cpu|dp|rf|R6[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(27));

-- Location: LCCOMB_X17_Y22_N22
\mips_cpu|dp|fwd_before_srca|y[27]~349\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~349_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R6\(27)))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R4\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R4\(27),
	datac => \mips_cpu|dp|rf|R6\(27),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~349_combout\);

-- Location: LCCOMB_X14_Y22_N2
\mips_cpu|dp|fwd_before_srca|y[27]~350\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~350_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[27]~349_combout\ & (\mips_cpu|dp|rf|R7\(27))) # (!\mips_cpu|dp|fwd_before_srca|y[27]~349_combout\ & ((\mips_cpu|dp|rf|R5\(27)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[27]~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R7\(27),
	datac => \mips_cpu|dp|rf|R5\(27),
	datad => \mips_cpu|dp|fwd_before_srca|y[27]~349_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~350_combout\);

-- Location: LCCOMB_X14_Y22_N6
\mips_cpu|dp|fwd_before_srca|y[27]~351\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~351_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[27]~350_combout\) # ((\mips_cpu|dp|ID_EX|q[101]~34_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (((\mips_cpu|dp|rf|R1\(27) & !\mips_cpu|dp|ID_EX|q[101]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[27]~350_combout\,
	datab => \mips_cpu|dp|rf|R1\(27),
	datac => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~351_combout\);

-- Location: LCCOMB_X20_Y22_N16
\mips_cpu|dp|fwd_before_srca|y[27]~352\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~352_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[27]~351_combout\ & ((\mips_cpu|dp|rf|R3\(27)))) # (!\mips_cpu|dp|fwd_before_srca|y[27]~351_combout\ & (\mips_cpu|dp|rf|R2\(27))))) 
-- # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[27]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(27),
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R3\(27),
	datad => \mips_cpu|dp|fwd_before_srca|y[27]~351_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~352_combout\);

-- Location: LCCOMB_X19_Y19_N18
\mips_cpu|dp|fwd_before_srca|y[27]~353\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~353_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (\mips_cpu|dp|ID_EX|q[101]~33_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~33_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[27]~348_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[27]~352_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[27]~348_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[27]~352_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~353_combout\);

-- Location: FF_X17_Y23_N31
\mips_cpu|dp|rf|R11[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(27));

-- Location: FF_X17_Y23_N5
\mips_cpu|dp|rf|R10[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(27));

-- Location: FF_X14_Y23_N9
\mips_cpu|dp|rf|R9[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(27));

-- Location: FF_X14_Y23_N11
\mips_cpu|dp|rf|R8[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(27));

-- Location: LCCOMB_X14_Y23_N8
\mips_cpu|dp|fwd_before_srca|y[27]~337\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~337_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|IF_ID|q\(21))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R9\(27))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|rf|R8\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R9\(27),
	datad => \mips_cpu|dp|rf|R8\(27),
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~337_combout\);

-- Location: LCCOMB_X17_Y23_N4
\mips_cpu|dp|fwd_before_srca|y[27]~338\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~338_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[27]~337_combout\ & (\mips_cpu|dp|rf|R11\(27))) # (!\mips_cpu|dp|fwd_before_srca|y[27]~337_combout\ & ((\mips_cpu|dp|rf|R10\(27)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[27]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(27),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R10\(27),
	datad => \mips_cpu|dp|fwd_before_srca|y[27]~337_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~338_combout\);

-- Location: LCCOMB_X19_Y19_N28
\mips_cpu|dp|fwd_before_srca|y[27]~356\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~356_combout\ = (\mips_cpu|dp|fwd_before_srca|y[27]~353_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[27]~355_combout\) # ((!\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[27]~353_combout\ & 
-- (((\mips_cpu|dp|fwd_before_srca|y[27]~338_combout\ & \mips_cpu|dp|ID_EX|q[101]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[27]~355_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[27]~353_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[27]~338_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~356_combout\);

-- Location: LCCOMB_X22_Y22_N22
\mips_cpu|dp|fwd_before_srca|y[27]~357\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[27]~357_combout\ = (\mips_cpu|dp|fwd_before_srca|y[27]~356_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[74]~16_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\))) # 
-- (!\mips_cpu|dp|fwd_before_srca|y[27]~356_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[74]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[27]~356_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datac => \mips_cpu|fwd|ForwardA~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q[74]~16_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[27]~357_combout\);

-- Location: FF_X22_Y22_N23
\mips_cpu|dp|ID_EX|q[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[27]~357_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(106));

-- Location: LCCOMB_X22_Y22_N0
\mips_cpu|dp|fwd_after_srca|y[27]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[27]~34_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[74]~16_combout\))) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(106)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(106),
	datab => \mips_cpu|dp|ID_EX|q[74]~16_combout\,
	datac => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datad => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[27]~34_combout\);

-- Location: LCCOMB_X22_Y22_N26
\mips_cpu|dp|fwd_after_srca|y[27]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[27]~35_combout\ = (\mips_cpu|dp|fwd_after_srca|y[27]~34_combout\) # ((\mips_cpu|dp|EX_MEM|q\(64) & \mips_cpu|fwd|ForwardC[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwd_after_srca|y[27]~34_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(64),
	datad => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[27]~35_combout\);

-- Location: LCCOMB_X27_Y18_N6
\mips_cpu|dp|sl16|y[27]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[27]~16_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & (\mips_cpu|dp|IF_ID|q\(11))) # (!\mips_cpu|c|md|Decoder0~3_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(11),
	datac => \mips_cpu|c|md|Decoder0~3_combout\,
	datad => \mips_cpu|dp|sze|y[31]~0_combout\,
	combout => \mips_cpu|dp|sl16|y[27]~16_combout\);

-- Location: FF_X27_Y18_N7
\mips_cpu|dp|ID_EX|q[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[27]~16_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(42));

-- Location: LCCOMB_X30_Y19_N2
\mips_cpu|dp|alu|b2[27]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[27]~22_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(42)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[27]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[27]~38_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|ID_EX|q\(42),
	combout => \mips_cpu|dp|alu|b2[27]~22_combout\);

-- Location: LCCOMB_X29_Y19_N6
\mips_cpu|dp|sl16|y[26]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[26]~17_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & ((\mips_cpu|dp|IF_ID|q\(10)))) # (!\mips_cpu|c|md|Decoder0~3_combout\ & (\mips_cpu|dp|sze|y[31]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datac => \mips_cpu|c|md|Decoder0~3_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(10),
	combout => \mips_cpu|dp|sl16|y[26]~17_combout\);

-- Location: FF_X29_Y19_N7
\mips_cpu|dp|ID_EX|q[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[26]~17_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(41));

-- Location: FF_X23_Y19_N9
\mips_cpu|dp|rf|R15[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(26));

-- Location: FF_X19_Y23_N27
\mips_cpu|dp|rf|R12[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(26));

-- Location: FF_X16_Y23_N13
\mips_cpu|dp|rf|R14[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(26));

-- Location: LCCOMB_X19_Y23_N26
\mips_cpu|dp|rf|Mux5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R14\(26))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R12\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(26),
	datad => \mips_cpu|dp|rf|R14\(26),
	combout => \mips_cpu|dp|rf|Mux5~4_combout\);

-- Location: LCCOMB_X16_Y23_N30
\mips_cpu|dp|rf|Mux5~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~5_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux5~4_combout\ & (\mips_cpu|dp|rf|R15\(26))) # (!\mips_cpu|dp|rf|Mux5~4_combout\ & ((\mips_cpu|dp|rf|R13\(26)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R15\(26),
	datac => \mips_cpu|dp|rf|R13\(26),
	datad => \mips_cpu|dp|rf|Mux5~4_combout\,
	combout => \mips_cpu|dp|rf|Mux5~5_combout\);

-- Location: FF_X15_Y23_N27
\mips_cpu|dp|rf|R10[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(26));

-- Location: FF_X15_Y23_N21
\mips_cpu|dp|rf|R11[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(26));

-- Location: FF_X14_Y23_N5
\mips_cpu|dp|rf|R9[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(26));

-- Location: FF_X14_Y23_N23
\mips_cpu|dp|rf|R8[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(26));

-- Location: LCCOMB_X14_Y23_N22
\mips_cpu|dp|rf|Mux5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R9\(26))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R8\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R9\(26),
	datac => \mips_cpu|dp|rf|R8\(26),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux5~6_combout\);

-- Location: LCCOMB_X15_Y23_N20
\mips_cpu|dp|rf|Mux5~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~7_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux5~6_combout\ & ((\mips_cpu|dp|rf|R11\(26)))) # (!\mips_cpu|dp|rf|Mux5~6_combout\ & (\mips_cpu|dp|rf|R10\(26))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(26),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R11\(26),
	datad => \mips_cpu|dp|rf|Mux5~6_combout\,
	combout => \mips_cpu|dp|rf|Mux5~7_combout\);

-- Location: LCCOMB_X14_Y15_N6
\mips_cpu|dp|rf|Mux5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux5~5_combout\) # ((\mips_cpu|dp|rf|Mux7~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & (((\mips_cpu|dp|rf|Mux5~7_combout\ & !\mips_cpu|dp|rf|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux5~5_combout\,
	datac => \mips_cpu|dp|rf|Mux5~7_combout\,
	datad => \mips_cpu|dp|rf|Mux7~4_combout\,
	combout => \mips_cpu|dp|rf|Mux5~8_combout\);

-- Location: FF_X12_Y19_N31
\mips_cpu|dp|rf|R23[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(26));

-- Location: FF_X12_Y19_N9
\mips_cpu|dp|rf|R31[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(26));

-- Location: FF_X14_Y19_N9
\mips_cpu|dp|rf|R19[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(26));

-- Location: FF_X14_Y21_N15
\mips_cpu|dp|rf|R27[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(26));

-- Location: LCCOMB_X14_Y19_N8
\mips_cpu|dp|rf|Mux5~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~16_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R27\(26)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R19\(26))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R19\(26),
	datad => \mips_cpu|dp|rf|R27\(26),
	combout => \mips_cpu|dp|rf|Mux5~16_combout\);

-- Location: LCCOMB_X12_Y19_N8
\mips_cpu|dp|rf|Mux5~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~17_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux5~16_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux5~16_combout\ & ((\mips_cpu|dp|rf|R31\(26)))) # 
-- (!\mips_cpu|dp|rf|Mux5~16_combout\ & (\mips_cpu|dp|rf|R23\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R23\(26),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R31\(26),
	datad => \mips_cpu|dp|rf|Mux5~16_combout\,
	combout => \mips_cpu|dp|rf|Mux5~17_combout\);

-- Location: FF_X15_Y19_N25
\mips_cpu|dp|rf|R16[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(26));

-- Location: FF_X15_Y19_N31
\mips_cpu|dp|rf|R20[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(26));

-- Location: LCCOMB_X15_Y19_N24
\mips_cpu|dp|rf|Mux5~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(26))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R20\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R16\(26),
	datad => \mips_cpu|dp|rf|R20\(26),
	combout => \mips_cpu|dp|rf|Mux5~13_combout\);

-- Location: FF_X16_Y15_N27
\mips_cpu|dp|rf|R28[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(26));

-- Location: FF_X16_Y15_N17
\mips_cpu|dp|rf|R24[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(26));

-- Location: LCCOMB_X16_Y15_N26
\mips_cpu|dp|rf|Mux5~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux5~13_combout\ & (\mips_cpu|dp|rf|R28\(26))) # (!\mips_cpu|dp|rf|Mux5~13_combout\ & ((\mips_cpu|dp|rf|R24\(26)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux5~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux5~13_combout\,
	datac => \mips_cpu|dp|rf|R28\(26),
	datad => \mips_cpu|dp|rf|R24\(26),
	combout => \mips_cpu|dp|rf|Mux5~14_combout\);

-- Location: FF_X12_Y16_N9
\mips_cpu|dp|rf|R22[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(26));

-- Location: FF_X12_Y16_N3
\mips_cpu|dp|rf|R18[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(26));

-- Location: LCCOMB_X12_Y16_N2
\mips_cpu|dp|rf|Mux5~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R18\(26) & !\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R22\(26)) # 
-- ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R22\(26),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R18\(26),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux5~11_combout\);

-- Location: FF_X16_Y18_N5
\mips_cpu|dp|rf|R26[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(26));

-- Location: FF_X16_Y18_N31
\mips_cpu|dp|rf|R30[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(26));

-- Location: LCCOMB_X16_Y18_N30
\mips_cpu|dp|rf|Mux5~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~12_combout\ = (\mips_cpu|dp|rf|Mux5~11_combout\ & (((\mips_cpu|dp|rf|R30\(26)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux5~11_combout\ & (\mips_cpu|dp|rf|R26\(26) & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux5~11_combout\,
	datab => \mips_cpu|dp|rf|R26\(26),
	datac => \mips_cpu|dp|rf|R30\(26),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux5~12_combout\);

-- Location: LCCOMB_X14_Y15_N16
\mips_cpu|dp|rf|Mux5~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # (\mips_cpu|dp|rf|Mux5~12_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|Mux5~14_combout\ & 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux5~14_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux5~12_combout\,
	combout => \mips_cpu|dp|rf|Mux5~15_combout\);

-- Location: FF_X15_Y16_N23
\mips_cpu|dp|rf|R29[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(26));

-- Location: FF_X14_Y16_N5
\mips_cpu|dp|rf|R25[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(26));

-- Location: FF_X14_Y16_N7
\mips_cpu|dp|rf|R17[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(26));

-- Location: LCCOMB_X14_Y16_N4
\mips_cpu|dp|rf|Mux5~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R25\(26))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R17\(26)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R25\(26),
	datad => \mips_cpu|dp|rf|R17\(26),
	combout => \mips_cpu|dp|rf|Mux5~9_combout\);

-- Location: FF_X15_Y16_N29
\mips_cpu|dp|rf|R21[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(26));

-- Location: LCCOMB_X15_Y16_N28
\mips_cpu|dp|rf|Mux5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~10_combout\ = (\mips_cpu|dp|rf|Mux5~9_combout\ & ((\mips_cpu|dp|rf|R29\(26)) # ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux5~9_combout\ & (((\mips_cpu|dp|rf|R21\(26) & !\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(26),
	datab => \mips_cpu|dp|rf|Mux5~9_combout\,
	datac => \mips_cpu|dp|rf|R21\(26),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux5~10_combout\);

-- Location: LCCOMB_X14_Y15_N2
\mips_cpu|dp|rf|Mux5~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~18_combout\ = (\mips_cpu|dp|rf|Mux5~15_combout\ & ((\mips_cpu|dp|rf|Mux5~17_combout\) # ((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux5~15_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- \mips_cpu|dp|rf|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux5~17_combout\,
	datab => \mips_cpu|dp|rf|Mux5~15_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux5~10_combout\,
	combout => \mips_cpu|dp|rf|Mux5~18_combout\);

-- Location: FF_X14_Y22_N27
\mips_cpu|dp|rf|R4[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(26));

-- Location: FF_X12_Y22_N17
\mips_cpu|dp|rf|R6[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(26));

-- Location: LCCOMB_X14_Y22_N26
\mips_cpu|dp|rf|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~0_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R6\(26)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R4\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R4\(26),
	datad => \mips_cpu|dp|rf|R6\(26),
	combout => \mips_cpu|dp|rf|Mux5~0_combout\);

-- Location: FF_X14_Y21_N25
\mips_cpu|dp|rf|R7[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(26));

-- Location: FF_X14_Y22_N17
\mips_cpu|dp|rf|R5[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(26));

-- Location: LCCOMB_X14_Y21_N24
\mips_cpu|dp|rf|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~1_combout\ = (\mips_cpu|dp|rf|Mux5~0_combout\ & (((\mips_cpu|dp|rf|R7\(26))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\))) # (!\mips_cpu|dp|rf|Mux5~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R5\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux5~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R7\(26),
	datad => \mips_cpu|dp|rf|R5\(26),
	combout => \mips_cpu|dp|rf|Mux5~1_combout\);

-- Location: FF_X16_Y24_N5
\mips_cpu|dp|rf|R1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(26));

-- Location: LCCOMB_X22_Y16_N28
\mips_cpu|dp|rf|Mux5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~2_combout\ = (\mips_cpu|dp|rf|Mux7~2_combout\ & ((\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|Mux5~1_combout\)) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|R1\(26)))))) # (!\mips_cpu|dp|rf|Mux7~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux5~1_combout\,
	datab => \mips_cpu|dp|rf|R1\(26),
	datac => \mips_cpu|dp|rf|Mux7~2_combout\,
	datad => \mips_cpu|dp|rf|Mux7~3_combout\,
	combout => \mips_cpu|dp|rf|Mux5~2_combout\);

-- Location: FF_X22_Y16_N27
\mips_cpu|dp|rf|R2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(26));

-- Location: FF_X16_Y24_N23
\mips_cpu|dp|rf|R3[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(26));

-- Location: LCCOMB_X22_Y16_N26
\mips_cpu|dp|rf|Mux5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~3_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (\mips_cpu|dp|rf|Mux5~2_combout\)) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux5~2_combout\ & ((\mips_cpu|dp|rf|R3\(26)))) # (!\mips_cpu|dp|rf|Mux5~2_combout\ & 
-- (\mips_cpu|dp|rf|R2\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~1_combout\,
	datab => \mips_cpu|dp|rf|Mux5~2_combout\,
	datac => \mips_cpu|dp|rf|R2\(26),
	datad => \mips_cpu|dp|rf|R3\(26),
	combout => \mips_cpu|dp|rf|Mux5~3_combout\);

-- Location: LCCOMB_X14_Y15_N28
\mips_cpu|dp|rf|Mux5~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~19_combout\ = (\mips_cpu|dp|rf|Mux5~8_combout\ & ((\mips_cpu|dp|rf|Mux5~18_combout\) # ((!\mips_cpu|dp|rf|Mux7~4_combout\)))) # (!\mips_cpu|dp|rf|Mux5~8_combout\ & (((\mips_cpu|dp|rf|Mux5~3_combout\ & 
-- \mips_cpu|dp|rf|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux5~8_combout\,
	datab => \mips_cpu|dp|rf|Mux5~18_combout\,
	datac => \mips_cpu|dp|rf|Mux5~3_combout\,
	datad => \mips_cpu|dp|rf|Mux7~4_combout\,
	combout => \mips_cpu|dp|rf|Mux5~19_combout\);

-- Location: LCCOMB_X22_Y16_N10
\mips_cpu|dp|pcmux|y[26]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[26]~34_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|rf|Mux5~19_combout\) # (!\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|Mux5~19_combout\,
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[26]~34_combout\);

-- Location: FF_X27_Y16_N19
\mips_cpu|dp|ID_EX_pcplus4|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(26),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(26));

-- Location: FF_X27_Y16_N17
\mips_cpu|dp|ID_EX_pcplus4|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(25),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(25));

-- Location: LCCOMB_X26_Y22_N14
\Timer|CompareR~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~10_combout\ = (\mips_cpu|dp|EX_MEM|q\(29)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|EX_MEM|q\(29),
	combout => \Timer|CompareR~10_combout\);

-- Location: FF_X26_Y22_N15
\Timer|CompareR[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~10_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(24));

-- Location: LCCOMB_X26_Y22_N10
\mips_cpu|dp|MEM_WB|q[61]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[61]~10_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(24))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~2_combout\,
	datab => \Timer|CompareR\(24),
	datad => \Timer|CounterR\(24),
	combout => \mips_cpu|dp|MEM_WB|q[61]~10_combout\);

-- Location: FF_X29_Y19_N21
\mips_cpu|dp|EX_MEM|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[26]~40_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(31));

-- Location: M9K_X25_Y22_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008C00FDC00DC0DC0FDC0DCD0FC0FDCFD5CF7C0C000",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|EX_MEM|q\(3),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: FF_X26_Y22_N11
\mips_cpu|dp|MEM_WB|q[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[61]~10_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(24),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(61));

-- Location: FF_X22_Y22_N3
\mips_cpu|dp|MEM_WB|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(61),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(29));

-- Location: LCCOMB_X22_Y22_N2
\mips_cpu|dp|ID_EX|q[71]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[71]~19_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(61))) # (!\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|MEM_WB|q\(61),
	datac => \mips_cpu|dp|MEM_WB|q\(29),
	datad => \mips_cpu|c|MEM_WB|q\(0),
	combout => \mips_cpu|dp|ID_EX|q[71]~19_combout\);

-- Location: LCCOMB_X22_Y22_N4
\mips_cpu|dp|wd_mux|y[24]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[24]~19_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(24)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|ID_EX|q[71]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|ID_EX|q[71]~19_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(24),
	combout => \mips_cpu|dp|wd_mux|y[24]~19_combout\);

-- Location: FF_X15_Y23_N15
\mips_cpu|dp|rf|R10[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(24));

-- Location: FF_X14_Y24_N27
\mips_cpu|dp|rf|R11[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(24));

-- Location: FF_X14_Y24_N9
\mips_cpu|dp|rf|R9[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(24));

-- Location: FF_X21_Y23_N5
\mips_cpu|dp|rf|R8[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(24));

-- Location: LCCOMB_X21_Y23_N4
\mips_cpu|dp|rf|Mux7~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~11_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R9\(24)) # ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|R8\(24) & 
-- !\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(24),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(24),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux7~11_combout\);

-- Location: LCCOMB_X14_Y24_N26
\mips_cpu|dp|rf|Mux7~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~12_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux7~11_combout\ & ((\mips_cpu|dp|rf|R11\(24)))) # (!\mips_cpu|dp|rf|Mux7~11_combout\ & (\mips_cpu|dp|rf|R10\(24))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(24),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R11\(24),
	datad => \mips_cpu|dp|rf|Mux7~11_combout\,
	combout => \mips_cpu|dp|rf|Mux7~12_combout\);

-- Location: FF_X22_Y22_N5
\mips_cpu|dp|rf|R15[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(24));

-- Location: FF_X21_Y23_N23
\mips_cpu|dp|rf|R13[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(24));

-- Location: FF_X16_Y25_N1
\mips_cpu|dp|rf|R14[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(24));

-- Location: FF_X17_Y20_N15
\mips_cpu|dp|rf|R12[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(24));

-- Location: LCCOMB_X17_Y20_N14
\mips_cpu|dp|rf|Mux7~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~9_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R14\(24)) # ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|R12\(24) & 
-- !\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(24),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R12\(24),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux7~9_combout\);

-- Location: LCCOMB_X21_Y23_N22
\mips_cpu|dp|rf|Mux7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~10_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux7~9_combout\ & (\mips_cpu|dp|rf|R15\(24))) # (!\mips_cpu|dp|rf|Mux7~9_combout\ & ((\mips_cpu|dp|rf|R13\(24)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(24),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R13\(24),
	datad => \mips_cpu|dp|rf|Mux7~9_combout\,
	combout => \mips_cpu|dp|rf|Mux7~10_combout\);

-- Location: LCCOMB_X14_Y24_N12
\mips_cpu|dp|rf|Mux7~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~13_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux7~4_combout\) # ((\mips_cpu|dp|rf|Mux7~10_combout\)))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & (!\mips_cpu|dp|rf|Mux7~4_combout\ & 
-- (\mips_cpu|dp|rf|Mux7~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux7~4_combout\,
	datac => \mips_cpu|dp|rf|Mux7~12_combout\,
	datad => \mips_cpu|dp|rf|Mux7~10_combout\,
	combout => \mips_cpu|dp|rf|Mux7~13_combout\);

-- Location: FF_X12_Y16_N7
\mips_cpu|dp|rf|R18[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(24));

-- Location: FF_X12_Y16_N29
\mips_cpu|dp|rf|R22[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(24));

-- Location: LCCOMB_X12_Y16_N6
\mips_cpu|dp|rf|Mux7~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R18\(24))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R22\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R18\(24),
	datad => \mips_cpu|dp|rf|R22\(24),
	combout => \mips_cpu|dp|rf|Mux7~16_combout\);

-- Location: FF_X11_Y16_N21
\mips_cpu|dp|rf|R26[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(24));

-- Location: FF_X11_Y16_N31
\mips_cpu|dp|rf|R30[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(24));

-- Location: LCCOMB_X11_Y16_N30
\mips_cpu|dp|rf|Mux7~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~17_combout\ = (\mips_cpu|dp|rf|Mux7~16_combout\ & (((\mips_cpu|dp|rf|R30\(24)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~16_combout\ & (\mips_cpu|dp|rf|R26\(24) & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~16_combout\,
	datab => \mips_cpu|dp|rf|R26\(24),
	datac => \mips_cpu|dp|rf|R30\(24),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux7~17_combout\);

-- Location: FF_X15_Y19_N13
\mips_cpu|dp|rf|R20[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(24));

-- Location: FF_X15_Y19_N15
\mips_cpu|dp|rf|R16[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(24));

-- Location: LCCOMB_X15_Y19_N14
\mips_cpu|dp|rf|Mux7~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~18_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R16\(24)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R20\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R20\(24),
	datac => \mips_cpu|dp|rf|R16\(24),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux7~18_combout\);

-- Location: FF_X16_Y15_N23
\mips_cpu|dp|rf|R28[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(24));

-- Location: FF_X16_Y15_N29
\mips_cpu|dp|rf|R24[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(24));

-- Location: LCCOMB_X16_Y15_N22
\mips_cpu|dp|rf|Mux7~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~19_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux7~18_combout\ & (\mips_cpu|dp|rf|R28\(24))) # (!\mips_cpu|dp|rf|Mux7~18_combout\ & ((\mips_cpu|dp|rf|R24\(24)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux7~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux7~18_combout\,
	datac => \mips_cpu|dp|rf|R28\(24),
	datad => \mips_cpu|dp|rf|R24\(24),
	combout => \mips_cpu|dp|rf|Mux7~19_combout\);

-- Location: LCCOMB_X14_Y15_N30
\mips_cpu|dp|rf|Mux7~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~20_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux7~17_combout\) # ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- \mips_cpu|dp|rf|Mux7~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux7~17_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux7~19_combout\,
	combout => \mips_cpu|dp|rf|Mux7~20_combout\);

-- Location: FF_X15_Y16_N31
\mips_cpu|dp|rf|R29[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(24));

-- Location: FF_X14_Y16_N31
\mips_cpu|dp|rf|R17[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(24));

-- Location: FF_X14_Y16_N13
\mips_cpu|dp|rf|R25[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(24));

-- Location: LCCOMB_X14_Y16_N12
\mips_cpu|dp|rf|Mux7~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~14_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R25\(24)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R17\(24))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R17\(24),
	datac => \mips_cpu|dp|rf|R25\(24),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux7~14_combout\);

-- Location: FF_X15_Y16_N21
\mips_cpu|dp|rf|R21[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(24));

-- Location: LCCOMB_X15_Y16_N20
\mips_cpu|dp|rf|Mux7~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~15_combout\ = (\mips_cpu|dp|rf|Mux7~14_combout\ & ((\mips_cpu|dp|rf|R29\(24)) # ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux7~14_combout\ & (((\mips_cpu|dp|rf|R21\(24) & !\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(24),
	datab => \mips_cpu|dp|rf|Mux7~14_combout\,
	datac => \mips_cpu|dp|rf|R21\(24),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux7~15_combout\);

-- Location: FF_X12_Y19_N19
\mips_cpu|dp|rf|R23[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(24));

-- Location: FF_X14_Y19_N13
\mips_cpu|dp|rf|R31[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(24));

-- Location: FF_X14_Y21_N19
\mips_cpu|dp|rf|R27[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(24));

-- Location: FF_X14_Y19_N27
\mips_cpu|dp|rf|R19[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(24));

-- Location: LCCOMB_X14_Y19_N26
\mips_cpu|dp|rf|Mux7~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~21_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R27\(24)) # ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R19\(24) & 
-- \mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R27\(24),
	datac => \mips_cpu|dp|rf|R19\(24),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux7~21_combout\);

-- Location: LCCOMB_X14_Y19_N12
\mips_cpu|dp|rf|Mux7~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~22_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux7~21_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux7~21_combout\ & ((\mips_cpu|dp|rf|R31\(24)))) # 
-- (!\mips_cpu|dp|rf|Mux7~21_combout\ & (\mips_cpu|dp|rf|R23\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R23\(24),
	datac => \mips_cpu|dp|rf|R31\(24),
	datad => \mips_cpu|dp|rf|Mux7~21_combout\,
	combout => \mips_cpu|dp|rf|Mux7~22_combout\);

-- Location: LCCOMB_X14_Y15_N24
\mips_cpu|dp|rf|Mux7~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~23_combout\ = (\mips_cpu|dp|rf|Mux7~20_combout\ & (((\mips_cpu|dp|rf|Mux7~22_combout\) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux7~20_combout\ & (\mips_cpu|dp|rf|Mux7~15_combout\ & 
-- (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~20_combout\,
	datab => \mips_cpu|dp|rf|Mux7~15_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux7~22_combout\,
	combout => \mips_cpu|dp|rf|Mux7~23_combout\);

-- Location: FF_X10_Y18_N9
\mips_cpu|dp|rf|R4[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(24));

-- Location: FF_X17_Y20_N5
\mips_cpu|dp|rf|R6[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(24));

-- Location: LCCOMB_X10_Y18_N8
\mips_cpu|dp|rf|Mux7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~5_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R6\(24)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R4\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R4\(24),
	datad => \mips_cpu|dp|rf|R6\(24),
	combout => \mips_cpu|dp|rf|Mux7~5_combout\);

-- Location: FF_X16_Y20_N11
\mips_cpu|dp|rf|R7[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(24));

-- Location: FF_X16_Y20_N9
\mips_cpu|dp|rf|R5[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(24));

-- Location: LCCOMB_X16_Y20_N10
\mips_cpu|dp|rf|Mux7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~6_combout\ = (\mips_cpu|dp|rf|Mux7~5_combout\ & (((\mips_cpu|dp|rf|R7\(24))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\))) # (!\mips_cpu|dp|rf|Mux7~5_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R5\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~5_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R7\(24),
	datad => \mips_cpu|dp|rf|R5\(24),
	combout => \mips_cpu|dp|rf|Mux7~6_combout\);

-- Location: FF_X21_Y22_N13
\mips_cpu|dp|rf|R1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(24));

-- Location: LCCOMB_X21_Y22_N14
\mips_cpu|dp|rf|Mux7~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~7_combout\ = (\mips_cpu|dp|rf|Mux7~2_combout\ & ((\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|Mux7~6_combout\)) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|R1\(24)))))) # (!\mips_cpu|dp|rf|Mux7~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~2_combout\,
	datab => \mips_cpu|dp|rf|Mux7~6_combout\,
	datac => \mips_cpu|dp|rf|Mux7~3_combout\,
	datad => \mips_cpu|dp|rf|R1\(24),
	combout => \mips_cpu|dp|rf|Mux7~7_combout\);

-- Location: FF_X21_Y22_N11
\mips_cpu|dp|rf|R2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(24));

-- Location: FF_X20_Y22_N19
\mips_cpu|dp|rf|R3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[24]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(24));

-- Location: LCCOMB_X21_Y22_N10
\mips_cpu|dp|rf|Mux7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~8_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (\mips_cpu|dp|rf|Mux7~7_combout\)) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux7~7_combout\ & ((\mips_cpu|dp|rf|R3\(24)))) # (!\mips_cpu|dp|rf|Mux7~7_combout\ & 
-- (\mips_cpu|dp|rf|R2\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~1_combout\,
	datab => \mips_cpu|dp|rf|Mux7~7_combout\,
	datac => \mips_cpu|dp|rf|R2\(24),
	datad => \mips_cpu|dp|rf|R3\(24),
	combout => \mips_cpu|dp|rf|Mux7~8_combout\);

-- Location: LCCOMB_X14_Y15_N10
\mips_cpu|dp|rf|Mux7~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~24_combout\ = (\mips_cpu|dp|rf|Mux7~13_combout\ & ((\mips_cpu|dp|rf|Mux7~23_combout\) # ((!\mips_cpu|dp|rf|Mux7~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~13_combout\ & (((\mips_cpu|dp|rf|Mux7~8_combout\ & 
-- \mips_cpu|dp|rf|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~13_combout\,
	datab => \mips_cpu|dp|rf|Mux7~23_combout\,
	datac => \mips_cpu|dp|rf|Mux7~8_combout\,
	datad => \mips_cpu|dp|rf|Mux7~4_combout\,
	combout => \mips_cpu|dp|rf|Mux7~24_combout\);

-- Location: LCCOMB_X22_Y16_N12
\mips_cpu|dp|pcmux|y[24]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[24]~38_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|rf|Mux7~24_combout\) # ((!\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|IF_ID|q\(22) & 
-- \mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~24_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[24]~38_combout\);

-- Location: LCCOMB_X27_Y16_N14
\mips_cpu|dp|pcadd2|y[24]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[24]~44_combout\ = ((\mips_cpu|dp|sze|y[31]~0_combout\ $ (\mips_cpu|dp|ID_EX_pcplus4|q\(24) $ (!\mips_cpu|dp|pcadd2|y[23]~43\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[24]~45\ = CARRY((\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(24)) # (!\mips_cpu|dp|pcadd2|y[23]~43\))) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & (\mips_cpu|dp|ID_EX_pcplus4|q\(24) & 
-- !\mips_cpu|dp|pcadd2|y[23]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|sze|y[31]~0_combout\,
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(24),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[23]~43\,
	combout => \mips_cpu|dp|pcadd2|y[24]~44_combout\,
	cout => \mips_cpu|dp|pcadd2|y[24]~45\);

-- Location: LCCOMB_X22_Y16_N8
\mips_cpu|dp|pcmux|y[24]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[24]~39_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcmux|y[24]~38_combout\)) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcmux|y[24]~38_combout\ & (\mips_cpu|dp|pcadd2|y[24]~44_combout\)) # 
-- (!\mips_cpu|dp|pcmux|y[24]~38_combout\ & ((\mips_cpu|dp|pcadd1|y[24]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|pcmux|y[24]~38_combout\,
	datac => \mips_cpu|dp|pcadd2|y[24]~44_combout\,
	datad => \mips_cpu|dp|pcadd1|y[24]~44_combout\,
	combout => \mips_cpu|dp|pcmux|y[24]~39_combout\);

-- Location: FF_X22_Y16_N9
\mips_cpu|dp|pcreg|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[24]~39_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(24));

-- Location: LCCOMB_X24_Y16_N12
\mips_cpu|dp|pcadd1|y[23]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[23]~42_combout\ = (\mips_cpu|dp|pcreg|q\(23) & (!\mips_cpu|dp|pcadd1|y[22]~41\)) # (!\mips_cpu|dp|pcreg|q\(23) & ((\mips_cpu|dp|pcadd1|y[22]~41\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[23]~43\ = CARRY((!\mips_cpu|dp|pcadd1|y[22]~41\) # (!\mips_cpu|dp|pcreg|q\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(23),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[22]~41\,
	combout => \mips_cpu|dp|pcadd1|y[23]~42_combout\,
	cout => \mips_cpu|dp|pcadd1|y[23]~43\);

-- Location: LCCOMB_X24_Y16_N14
\mips_cpu|dp|pcadd1|y[24]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[24]~44_combout\ = (\mips_cpu|dp|pcreg|q\(24) & (\mips_cpu|dp|pcadd1|y[23]~43\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(24) & (!\mips_cpu|dp|pcadd1|y[23]~43\ & VCC))
-- \mips_cpu|dp|pcadd1|y[24]~45\ = CARRY((\mips_cpu|dp|pcreg|q\(24) & !\mips_cpu|dp|pcadd1|y[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(24),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[23]~43\,
	combout => \mips_cpu|dp|pcadd1|y[24]~44_combout\,
	cout => \mips_cpu|dp|pcadd1|y[24]~45\);

-- Location: FF_X24_Y16_N15
\mips_cpu|dp|IF_ID_pcplus4|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[24]~44_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(24));

-- Location: FF_X27_Y16_N15
\mips_cpu|dp|ID_EX_pcplus4|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(24),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(24));

-- Location: LCCOMB_X27_Y16_N16
\mips_cpu|dp|pcadd2|y[25]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[25]~46_combout\ = (\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(25) & (\mips_cpu|dp|pcadd2|y[24]~45\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(25) & (!\mips_cpu|dp|pcadd2|y[24]~45\)))) # 
-- (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(25) & (!\mips_cpu|dp|pcadd2|y[24]~45\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(25) & ((\mips_cpu|dp|pcadd2|y[24]~45\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[25]~47\ = CARRY((\mips_cpu|dp|sze|y[31]~0_combout\ & (!\mips_cpu|dp|ID_EX_pcplus4|q\(25) & !\mips_cpu|dp|pcadd2|y[24]~45\)) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((!\mips_cpu|dp|pcadd2|y[24]~45\) # 
-- (!\mips_cpu|dp|ID_EX_pcplus4|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|sze|y[31]~0_combout\,
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(25),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[24]~45\,
	combout => \mips_cpu|dp|pcadd2|y[25]~46_combout\,
	cout => \mips_cpu|dp|pcadd2|y[25]~47\);

-- Location: LCCOMB_X27_Y16_N18
\mips_cpu|dp|pcadd2|y[26]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[26]~48_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(26) $ (\mips_cpu|dp|sze|y[31]~0_combout\ $ (!\mips_cpu|dp|pcadd2|y[25]~47\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[26]~49\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(26) & ((\mips_cpu|dp|sze|y[31]~0_combout\) # (!\mips_cpu|dp|pcadd2|y[25]~47\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(26) & (\mips_cpu|dp|sze|y[31]~0_combout\ & 
-- !\mips_cpu|dp|pcadd2|y[25]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(26),
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[25]~47\,
	combout => \mips_cpu|dp|pcadd2|y[26]~48_combout\,
	cout => \mips_cpu|dp|pcadd2|y[26]~49\);

-- Location: LCCOMB_X22_Y16_N6
\mips_cpu|dp|pcmux|y[26]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[26]~35_combout\ = (\mips_cpu|dp|pcmux|y[26]~34_combout\ & (((\mips_cpu|dp|pcadd2|y[26]~48_combout\) # (\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcmux|y[26]~34_combout\ & (\mips_cpu|dp|pcadd1|y[26]~48_combout\ & 
-- ((!\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|y[26]~34_combout\,
	datab => \mips_cpu|dp|pcadd1|y[26]~48_combout\,
	datac => \mips_cpu|dp|pcadd2|y[26]~48_combout\,
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[26]~35_combout\);

-- Location: FF_X22_Y16_N7
\mips_cpu|dp|pcreg|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[26]~35_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(26));

-- Location: LCCOMB_X24_Y16_N16
\mips_cpu|dp|pcadd1|y[25]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[25]~46_combout\ = (\mips_cpu|dp|pcreg|q\(25) & (!\mips_cpu|dp|pcadd1|y[24]~45\)) # (!\mips_cpu|dp|pcreg|q\(25) & ((\mips_cpu|dp|pcadd1|y[24]~45\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[25]~47\ = CARRY((!\mips_cpu|dp|pcadd1|y[24]~45\) # (!\mips_cpu|dp|pcreg|q\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(25),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[24]~45\,
	combout => \mips_cpu|dp|pcadd1|y[25]~46_combout\,
	cout => \mips_cpu|dp|pcadd1|y[25]~47\);

-- Location: LCCOMB_X24_Y16_N18
\mips_cpu|dp|pcadd1|y[26]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[26]~48_combout\ = (\mips_cpu|dp|pcreg|q\(26) & (\mips_cpu|dp|pcadd1|y[25]~47\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(26) & (!\mips_cpu|dp|pcadd1|y[25]~47\ & VCC))
-- \mips_cpu|dp|pcadd1|y[26]~49\ = CARRY((\mips_cpu|dp|pcreg|q\(26) & !\mips_cpu|dp|pcadd1|y[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(26),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[25]~47\,
	combout => \mips_cpu|dp|pcadd1|y[26]~48_combout\,
	cout => \mips_cpu|dp|pcadd1|y[26]~49\);

-- Location: FF_X24_Y16_N19
\mips_cpu|dp|IF_ID_pcplus4|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[26]~48_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(26));

-- Location: LCCOMB_X23_Y19_N8
\mips_cpu|dp|wd_mux|y[26]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[26]~17_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(26))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[73]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(26),
	datad => \mips_cpu|dp|ID_EX|q[73]~17_combout\,
	combout => \mips_cpu|dp|wd_mux|y[26]~17_combout\);

-- Location: FF_X16_Y23_N31
\mips_cpu|dp|rf|R13[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[26]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(26));

-- Location: LCCOMB_X19_Y23_N12
\mips_cpu|dp|fwd_before_srca|y[26]~375\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~375_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R13\(26))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|rf|R12\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(26),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R12\(26),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~375_combout\);

-- Location: LCCOMB_X16_Y23_N12
\mips_cpu|dp|fwd_before_srca|y[26]~376\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~376_combout\ = (\mips_cpu|dp|fwd_before_srca|y[26]~375_combout\ & ((\mips_cpu|dp|rf|R15\(26)) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|fwd_before_srca|y[26]~375_combout\ & (((\mips_cpu|dp|rf|R14\(26) & 
-- \mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[26]~375_combout\,
	datab => \mips_cpu|dp|rf|R15\(26),
	datac => \mips_cpu|dp|rf|R14\(26),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~376_combout\);

-- Location: LCCOMB_X14_Y22_N16
\mips_cpu|dp|fwd_before_srca|y[26]~370\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~370_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|rf|R5\(26)) # (\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R4\(26) & ((!\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R4\(26),
	datac => \mips_cpu|dp|rf|R5\(26),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~370_combout\);

-- Location: LCCOMB_X12_Y22_N16
\mips_cpu|dp|fwd_before_srca|y[26]~371\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~371_combout\ = (\mips_cpu|dp|fwd_before_srca|y[26]~370_combout\ & (((\mips_cpu|dp|rf|R7\(26))) # (!\mips_cpu|dp|IF_ID|q\(22)))) # (!\mips_cpu|dp|fwd_before_srca|y[26]~370_combout\ & (\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R6\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[26]~370_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R6\(26),
	datad => \mips_cpu|dp|rf|R7\(26),
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~371_combout\);

-- Location: LCCOMB_X16_Y24_N4
\mips_cpu|dp|fwd_before_srca|y[26]~372\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~372_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (\mips_cpu|dp|ID_EX|q[101]~34_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|rf|R2\(26)))) # 
-- (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (\mips_cpu|dp|rf|R1\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R1\(26),
	datad => \mips_cpu|dp|rf|R2\(26),
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~372_combout\);

-- Location: LCCOMB_X16_Y24_N22
\mips_cpu|dp|fwd_before_srca|y[26]~373\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~373_combout\ = (\mips_cpu|dp|fwd_before_srca|y[26]~372_combout\ & (((\mips_cpu|dp|rf|R3\(26)) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[26]~372_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[26]~371_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[26]~371_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[26]~372_combout\,
	datac => \mips_cpu|dp|rf|R3\(26),
	datad => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~373_combout\);

-- Location: LCCOMB_X15_Y23_N26
\mips_cpu|dp|fwd_before_srca|y[26]~368\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~368_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|IF_ID|q\(22))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R10\(26))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- ((\mips_cpu|dp|rf|R8\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R10\(26),
	datad => \mips_cpu|dp|rf|R8\(26),
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~368_combout\);

-- Location: LCCOMB_X14_Y23_N4
\mips_cpu|dp|fwd_before_srca|y[26]~369\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~369_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[26]~368_combout\ & (\mips_cpu|dp|rf|R11\(26))) # (!\mips_cpu|dp|fwd_before_srca|y[26]~368_combout\ & ((\mips_cpu|dp|rf|R9\(26)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[26]~368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(26),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R9\(26),
	datad => \mips_cpu|dp|fwd_before_srca|y[26]~368_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~369_combout\);

-- Location: LCCOMB_X23_Y16_N26
\mips_cpu|dp|fwd_before_srca|y[26]~374\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~374_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~33_combout\) # (\mips_cpu|dp|fwd_before_srca|y[26]~369_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[26]~373_combout\ & (!\mips_cpu|dp|ID_EX|q[101]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[26]~373_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[26]~369_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~374_combout\);

-- Location: LCCOMB_X12_Y19_N30
\mips_cpu|dp|fwd_before_srca|y[26]~365\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~365_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(26)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R19\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R19\(26),
	datac => \mips_cpu|dp|rf|R23\(26),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~365_combout\);

-- Location: LCCOMB_X14_Y21_N14
\mips_cpu|dp|fwd_before_srca|y[26]~366\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~366_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[26]~365_combout\ & (\mips_cpu|dp|rf|R31\(26))) # (!\mips_cpu|dp|fwd_before_srca|y[26]~365_combout\ & ((\mips_cpu|dp|rf|R27\(26)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[26]~365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(26),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R27\(26),
	datad => \mips_cpu|dp|fwd_before_srca|y[26]~365_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~366_combout\);

-- Location: LCCOMB_X16_Y15_N16
\mips_cpu|dp|fwd_before_srca|y[26]~362\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~362_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R24\(26))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R16\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R24\(26),
	datad => \mips_cpu|dp|rf|R16\(26),
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~362_combout\);

-- Location: LCCOMB_X15_Y19_N30
\mips_cpu|dp|fwd_before_srca|y[26]~363\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~363_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[26]~362_combout\ & (\mips_cpu|dp|rf|R28\(26))) # (!\mips_cpu|dp|fwd_before_srca|y[26]~362_combout\ & ((\mips_cpu|dp|rf|R20\(26)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[26]~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(26),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R20\(26),
	datad => \mips_cpu|dp|fwd_before_srca|y[26]~362_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~363_combout\);

-- Location: LCCOMB_X14_Y16_N6
\mips_cpu|dp|fwd_before_srca|y[26]~360\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~360_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R25\(26))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R17\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R25\(26),
	datac => \mips_cpu|dp|rf|R17\(26),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~360_combout\);

-- Location: LCCOMB_X15_Y16_N22
\mips_cpu|dp|fwd_before_srca|y[26]~361\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~361_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[26]~360_combout\ & (\mips_cpu|dp|rf|R29\(26))) # (!\mips_cpu|dp|fwd_before_srca|y[26]~360_combout\ & ((\mips_cpu|dp|rf|R21\(26)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[26]~360_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[26]~360_combout\,
	datac => \mips_cpu|dp|rf|R29\(26),
	datad => \mips_cpu|dp|rf|R21\(26),
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~361_combout\);

-- Location: LCCOMB_X15_Y19_N10
\mips_cpu|dp|fwd_before_srca|y[26]~364\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~364_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|IF_ID|q\(21))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[26]~361_combout\))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|fwd_before_srca|y[26]~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|fwd_before_srca|y[26]~363_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[26]~361_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~364_combout\);

-- Location: LCCOMB_X12_Y16_N8
\mips_cpu|dp|fwd_before_srca|y[26]~358\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~358_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R22\(26))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R18\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R22\(26),
	datad => \mips_cpu|dp|rf|R18\(26),
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~358_combout\);

-- Location: LCCOMB_X16_Y18_N4
\mips_cpu|dp|fwd_before_srca|y[26]~359\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~359_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[26]~358_combout\ & (\mips_cpu|dp|rf|R30\(26))) # (!\mips_cpu|dp|fwd_before_srca|y[26]~358_combout\ & ((\mips_cpu|dp|rf|R26\(26)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[26]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(26),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R26\(26),
	datad => \mips_cpu|dp|fwd_before_srca|y[26]~358_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~359_combout\);

-- Location: LCCOMB_X23_Y16_N0
\mips_cpu|dp|fwd_before_srca|y[26]~367\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~367_combout\ = (\mips_cpu|dp|fwd_before_srca|y[26]~364_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[26]~366_combout\) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|fwd_before_srca|y[26]~364_combout\ & 
-- (((\mips_cpu|dp|fwd_before_srca|y[26]~359_combout\ & \mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[26]~366_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[26]~364_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[26]~359_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~367_combout\);

-- Location: LCCOMB_X23_Y16_N4
\mips_cpu|dp|fwd_before_srca|y[26]~377\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~377_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[26]~374_combout\ & (\mips_cpu|dp|fwd_before_srca|y[26]~376_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[26]~374_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[26]~367_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[26]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[26]~376_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[26]~374_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[26]~367_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~377_combout\);

-- Location: LCCOMB_X23_Y19_N28
\mips_cpu|dp|fwd_before_srca|y[26]~378\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[26]~378_combout\ = (\mips_cpu|dp|fwd_before_srca|y[26]~377_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[73]~17_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\))) # 
-- (!\mips_cpu|dp|fwd_before_srca|y[26]~377_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[73]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[26]~377_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datac => \mips_cpu|fwd|ForwardA~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q[73]~17_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[26]~378_combout\);

-- Location: FF_X23_Y19_N29
\mips_cpu|dp|ID_EX|q[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[26]~378_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(105));

-- Location: LCCOMB_X23_Y19_N6
\mips_cpu|dp|fwd_after_srca|y[26]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[26]~36_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[73]~17_combout\))) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(105)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(105),
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q[73]~17_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[26]~36_combout\);

-- Location: LCCOMB_X23_Y19_N0
\mips_cpu|dp|fwd_after_srca|y[26]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[26]~37_combout\ = (\mips_cpu|dp|fwd_after_srca|y[26]~36_combout\) # ((\mips_cpu|dp|EX_MEM|q\(63) & \mips_cpu|fwd|ForwardC[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[26]~36_combout\,
	datab => \mips_cpu|dp|EX_MEM|q\(63),
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[26]~37_combout\);

-- Location: LCCOMB_X12_Y16_N28
\mips_cpu|dp|fwd_before_srca|y[24]~400\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~400_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R22\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R18\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R22\(24),
	datad => \mips_cpu|dp|rf|R18\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~400_combout\);

-- Location: LCCOMB_X11_Y16_N20
\mips_cpu|dp|fwd_before_srca|y[24]~401\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~401_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[24]~400_combout\ & (\mips_cpu|dp|rf|R30\(24))) # (!\mips_cpu|dp|fwd_before_srca|y[24]~400_combout\ & ((\mips_cpu|dp|rf|R26\(24)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[24]~400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(24),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R26\(24),
	datad => \mips_cpu|dp|fwd_before_srca|y[24]~400_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~401_combout\);

-- Location: LCCOMB_X14_Y16_N30
\mips_cpu|dp|fwd_before_srca|y[24]~402\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~402_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R25\(24))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R17\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R17\(24),
	datad => \mips_cpu|dp|rf|R25\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~402_combout\);

-- Location: LCCOMB_X15_Y16_N30
\mips_cpu|dp|fwd_before_srca|y[24]~403\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~403_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[24]~402_combout\ & (\mips_cpu|dp|rf|R29\(24))) # (!\mips_cpu|dp|fwd_before_srca|y[24]~402_combout\ & ((\mips_cpu|dp|rf|R21\(24)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[24]~402_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[24]~402_combout\,
	datac => \mips_cpu|dp|rf|R29\(24),
	datad => \mips_cpu|dp|rf|R21\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~403_combout\);

-- Location: LCCOMB_X16_Y15_N28
\mips_cpu|dp|fwd_before_srca|y[24]~404\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~404_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R24\(24)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R16\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R16\(24),
	datac => \mips_cpu|dp|rf|R24\(24),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~404_combout\);

-- Location: LCCOMB_X15_Y19_N12
\mips_cpu|dp|fwd_before_srca|y[24]~405\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~405_combout\ = (\mips_cpu|dp|fwd_before_srca|y[24]~404_combout\ & ((\mips_cpu|dp|rf|R28\(24)) # ((!\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|fwd_before_srca|y[24]~404_combout\ & (((\mips_cpu|dp|rf|R20\(24) & 
-- \mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(24),
	datab => \mips_cpu|dp|fwd_before_srca|y[24]~404_combout\,
	datac => \mips_cpu|dp|rf|R20\(24),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~405_combout\);

-- Location: LCCOMB_X15_Y19_N0
\mips_cpu|dp|fwd_before_srca|y[24]~406\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~406_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|IF_ID|q\(21))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[24]~403_combout\)) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|fwd_before_srca|y[24]~405_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|fwd_before_srca|y[24]~403_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[24]~405_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~406_combout\);

-- Location: LCCOMB_X12_Y19_N18
\mips_cpu|dp|fwd_before_srca|y[24]~407\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~407_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R23\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R19\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R23\(24),
	datad => \mips_cpu|dp|rf|R19\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~407_combout\);

-- Location: LCCOMB_X14_Y21_N18
\mips_cpu|dp|fwd_before_srca|y[24]~408\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~408_combout\ = (\mips_cpu|dp|fwd_before_srca|y[24]~407_combout\ & ((\mips_cpu|dp|rf|R31\(24)) # ((!\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|fwd_before_srca|y[24]~407_combout\ & (((\mips_cpu|dp|rf|R27\(24) & 
-- \mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[24]~407_combout\,
	datab => \mips_cpu|dp|rf|R31\(24),
	datac => \mips_cpu|dp|rf|R27\(24),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~408_combout\);

-- Location: LCCOMB_X15_Y19_N26
\mips_cpu|dp|fwd_before_srca|y[24]~409\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~409_combout\ = (\mips_cpu|dp|fwd_before_srca|y[24]~406_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[24]~408_combout\) # (!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|fwd_before_srca|y[24]~406_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[24]~401_combout\ & (\mips_cpu|dp|IF_ID|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[24]~401_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[24]~406_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|fwd_before_srca|y[24]~408_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~409_combout\);

-- Location: LCCOMB_X16_Y25_N2
\mips_cpu|dp|fwd_before_srca|y[24]~417\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~417_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R13\(24)) # ((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|rf|R12\(24) & !\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R13\(24),
	datac => \mips_cpu|dp|rf|R12\(24),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~417_combout\);

-- Location: LCCOMB_X16_Y25_N0
\mips_cpu|dp|fwd_before_srca|y[24]~418\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~418_combout\ = (\mips_cpu|dp|fwd_before_srca|y[24]~417_combout\ & ((\mips_cpu|dp|rf|R15\(24)) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|fwd_before_srca|y[24]~417_combout\ & (((\mips_cpu|dp|rf|R14\(24) & 
-- \mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(24),
	datab => \mips_cpu|dp|fwd_before_srca|y[24]~417_combout\,
	datac => \mips_cpu|dp|rf|R14\(24),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~418_combout\);

-- Location: LCCOMB_X21_Y22_N12
\mips_cpu|dp|fwd_before_srca|y[24]~414\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~414_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~35_combout\) # ((\mips_cpu|dp|rf|R2\(24))))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (\mips_cpu|dp|rf|R1\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datac => \mips_cpu|dp|rf|R1\(24),
	datad => \mips_cpu|dp|rf|R2\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~414_combout\);

-- Location: LCCOMB_X16_Y20_N8
\mips_cpu|dp|fwd_before_srca|y[24]~412\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~412_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22)) # ((\mips_cpu|dp|rf|R5\(24))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R4\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R5\(24),
	datad => \mips_cpu|dp|rf|R4\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~412_combout\);

-- Location: LCCOMB_X17_Y20_N4
\mips_cpu|dp|fwd_before_srca|y[24]~413\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~413_combout\ = (\mips_cpu|dp|fwd_before_srca|y[24]~412_combout\ & (((\mips_cpu|dp|rf|R7\(24))) # (!\mips_cpu|dp|IF_ID|q\(22)))) # (!\mips_cpu|dp|fwd_before_srca|y[24]~412_combout\ & (\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R6\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[24]~412_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R6\(24),
	datad => \mips_cpu|dp|rf|R7\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~413_combout\);

-- Location: LCCOMB_X20_Y22_N18
\mips_cpu|dp|fwd_before_srca|y[24]~415\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~415_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[24]~414_combout\ & (\mips_cpu|dp|rf|R3\(24))) # (!\mips_cpu|dp|fwd_before_srca|y[24]~414_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[24]~413_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (\mips_cpu|dp|fwd_before_srca|y[24]~414_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[24]~414_combout\,
	datac => \mips_cpu|dp|rf|R3\(24),
	datad => \mips_cpu|dp|fwd_before_srca|y[24]~413_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~415_combout\);

-- Location: LCCOMB_X15_Y23_N14
\mips_cpu|dp|fwd_before_srca|y[24]~410\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~410_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R10\(24)))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R8\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(24),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R10\(24),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~410_combout\);

-- Location: LCCOMB_X14_Y24_N8
\mips_cpu|dp|fwd_before_srca|y[24]~411\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~411_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[24]~410_combout\ & ((\mips_cpu|dp|rf|R11\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[24]~410_combout\ & (\mips_cpu|dp|rf|R9\(24))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[24]~410_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|fwd_before_srca|y[24]~410_combout\,
	datac => \mips_cpu|dp|rf|R9\(24),
	datad => \mips_cpu|dp|rf|R11\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~411_combout\);

-- Location: LCCOMB_X17_Y21_N16
\mips_cpu|dp|fwd_before_srca|y[24]~416\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~416_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[24]~411_combout\) # (\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[24]~415_combout\ & ((!\mips_cpu|dp|ID_EX|q[101]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[24]~415_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[24]~411_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~416_combout\);

-- Location: LCCOMB_X22_Y22_N6
\mips_cpu|dp|fwd_before_srca|y[24]~419\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~419_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[24]~416_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[24]~418_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[24]~416_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[24]~409_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[24]~416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[24]~409_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[24]~418_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[24]~416_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~419_combout\);

-- Location: LCCOMB_X22_Y22_N12
\mips_cpu|dp|fwd_before_srca|y[24]~420\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[24]~420_combout\ = (\mips_cpu|dp|fwd_before_srca|y[24]~419_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[71]~19_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\))) # 
-- (!\mips_cpu|dp|fwd_before_srca|y[24]~419_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[71]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[24]~419_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datac => \mips_cpu|fwd|ForwardA~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q[71]~19_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[24]~420_combout\);

-- Location: FF_X22_Y22_N13
\mips_cpu|dp|ID_EX|q[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[24]~420_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(103));

-- Location: LCCOMB_X22_Y22_N14
\mips_cpu|dp|fwd_after_srca|y[24]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[24]~40_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[71]~19_combout\))) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(103)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(103),
	datab => \mips_cpu|dp|ID_EX|q[71]~19_combout\,
	datac => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datad => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[24]~40_combout\);

-- Location: LCCOMB_X29_Y20_N16
\mips_cpu|dp|fwd_after_srca|y[24]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[24]~41_combout\ = (\mips_cpu|dp|fwd_after_srca|y[24]~40_combout\) # ((\mips_cpu|fwd|ForwardC[0]~3_combout\ & \mips_cpu|dp|EX_MEM|q\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|dp|fwd_after_srca|y[24]~40_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(61),
	combout => \mips_cpu|dp|fwd_after_srca|y[24]~41_combout\);

-- Location: LCCOMB_X27_Y18_N16
\mips_cpu|dp|sl16|y[24]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[24]~19_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & (\mips_cpu|dp|IF_ID|q\(8))) # (!\mips_cpu|c|md|Decoder0~3_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID|q\(8),
	datac => \mips_cpu|c|md|Decoder0~3_combout\,
	datad => \mips_cpu|dp|sze|y[31]~0_combout\,
	combout => \mips_cpu|dp|sl16|y[24]~19_combout\);

-- Location: FF_X27_Y18_N17
\mips_cpu|dp|ID_EX|q[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[24]~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(39));

-- Location: LCCOMB_X30_Y19_N22
\mips_cpu|dp|alu|b2[24]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[24]~25_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(39))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[24]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|ID_EX|q\(39),
	datac => \mips_cpu|c|ad|Mux0~1_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[24]~44_combout\,
	combout => \mips_cpu|dp|alu|b2[24]~25_combout\);

-- Location: LCCOMB_X29_Y19_N4
\mips_cpu|dp|sl16|y[23]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[23]~20_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & ((\mips_cpu|dp|IF_ID|q\(7)))) # (!\mips_cpu|c|md|Decoder0~3_combout\ & (\mips_cpu|dp|sze|y[31]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~3_combout\,
	datac => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(7),
	combout => \mips_cpu|dp|sl16|y[23]~20_combout\);

-- Location: FF_X29_Y19_N5
\mips_cpu|dp|ID_EX|q[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[23]~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(38));

-- Location: LCCOMB_X29_Y19_N30
\mips_cpu|dp|alu|b2[23]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[23]~26_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(38))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[23]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|ID_EX|q\(38),
	datad => \mips_cpu|dp|fwd_after_writedata|y[23]~46_combout\,
	combout => \mips_cpu|dp|alu|b2[23]~26_combout\);

-- Location: LCCOMB_X16_Y23_N22
\mips_cpu|dp|fwd_before_srca|y[21]~480\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~480_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R14\(21)) # (\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R12\(21) & ((!\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R14\(21),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~480_combout\);

-- Location: LCCOMB_X16_Y23_N20
\mips_cpu|dp|fwd_before_srca|y[21]~481\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~481_combout\ = (\mips_cpu|dp|fwd_before_srca|y[21]~480_combout\ & ((\mips_cpu|dp|rf|R15\(21)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[21]~480_combout\ & (((\mips_cpu|dp|rf|R13\(21) & 
-- \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[21]~480_combout\,
	datab => \mips_cpu|dp|rf|R15\(21),
	datac => \mips_cpu|dp|rf|R13\(21),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~481_combout\);

-- Location: LCCOMB_X20_Y25_N28
\mips_cpu|dp|fwd_before_srca|y[21]~463\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~463_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R9\(21)))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|rf|R8\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R8\(21),
	datac => \mips_cpu|dp|rf|R9\(21),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~463_combout\);

-- Location: LCCOMB_X15_Y25_N24
\mips_cpu|dp|fwd_before_srca|y[21]~464\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~464_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[21]~463_combout\ & (\mips_cpu|dp|rf|R11\(21))) # (!\mips_cpu|dp|fwd_before_srca|y[21]~463_combout\ & ((\mips_cpu|dp|rf|R10\(21)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[21]~463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R11\(21),
	datac => \mips_cpu|dp|rf|R10\(21),
	datad => \mips_cpu|dp|fwd_before_srca|y[21]~463_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~464_combout\);

-- Location: LCCOMB_X11_Y21_N18
\mips_cpu|dp|fwd_before_srca|y[21]~472\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~472_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(21)) # ((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R19\(21) & !\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R23\(21),
	datac => \mips_cpu|dp|rf|R19\(21),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~472_combout\);

-- Location: LCCOMB_X11_Y22_N2
\mips_cpu|dp|fwd_before_srca|y[21]~473\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~473_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[21]~472_combout\ & (\mips_cpu|dp|rf|R31\(21))) # (!\mips_cpu|dp|fwd_before_srca|y[21]~472_combout\ & ((\mips_cpu|dp|rf|R27\(21)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|fwd_before_srca|y[21]~472_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|fwd_before_srca|y[21]~472_combout\,
	datac => \mips_cpu|dp|rf|R31\(21),
	datad => \mips_cpu|dp|rf|R27\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~473_combout\);

-- Location: LCCOMB_X11_Y17_N18
\mips_cpu|dp|fwd_before_srca|y[21]~467\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~467_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(21)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R18\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R18\(21),
	datad => \mips_cpu|dp|rf|R22\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~467_combout\);

-- Location: LCCOMB_X11_Y16_N22
\mips_cpu|dp|fwd_before_srca|y[21]~468\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~468_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[21]~467_combout\ & ((\mips_cpu|dp|rf|R30\(21)))) # (!\mips_cpu|dp|fwd_before_srca|y[21]~467_combout\ & (\mips_cpu|dp|rf|R26\(21))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[21]~467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(21),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R30\(21),
	datad => \mips_cpu|dp|fwd_before_srca|y[21]~467_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~468_combout\);

-- Location: LCCOMB_X16_Y17_N30
\mips_cpu|dp|fwd_before_srca|y[21]~469\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~469_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R24\(21)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R16\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R16\(21),
	datad => \mips_cpu|dp|rf|R24\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~469_combout\);

-- Location: LCCOMB_X15_Y17_N14
\mips_cpu|dp|fwd_before_srca|y[21]~470\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~470_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[21]~469_combout\ & ((\mips_cpu|dp|rf|R28\(21)))) # (!\mips_cpu|dp|fwd_before_srca|y[21]~469_combout\ & (\mips_cpu|dp|rf|R20\(21))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[21]~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R20\(21),
	datac => \mips_cpu|dp|rf|R28\(21),
	datad => \mips_cpu|dp|fwd_before_srca|y[21]~469_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~470_combout\);

-- Location: LCCOMB_X14_Y18_N4
\mips_cpu|dp|fwd_before_srca|y[21]~471\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~471_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[21]~468_combout\) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[21]~470_combout\ & 
-- !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|fwd_before_srca|y[21]~468_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[21]~470_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~471_combout\);

-- Location: LCCOMB_X14_Y16_N8
\mips_cpu|dp|fwd_before_srca|y[21]~465\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~465_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R25\(21))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R17\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R25\(21),
	datad => \mips_cpu|dp|rf|R17\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~465_combout\);

-- Location: LCCOMB_X15_Y16_N0
\mips_cpu|dp|fwd_before_srca|y[21]~466\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~466_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[21]~465_combout\ & (\mips_cpu|dp|rf|R29\(21))) # (!\mips_cpu|dp|fwd_before_srca|y[21]~465_combout\ & ((\mips_cpu|dp|rf|R21\(21)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[21]~465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R29\(21),
	datac => \mips_cpu|dp|rf|R21\(21),
	datad => \mips_cpu|dp|fwd_before_srca|y[21]~465_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~466_combout\);

-- Location: LCCOMB_X17_Y21_N22
\mips_cpu|dp|fwd_before_srca|y[21]~474\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~474_combout\ = (\mips_cpu|dp|fwd_before_srca|y[21]~471_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[21]~473_combout\) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[21]~471_combout\ & 
-- (((\mips_cpu|dp|IF_ID|q\(21) & \mips_cpu|dp|fwd_before_srca|y[21]~466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[21]~473_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[21]~471_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|fwd_before_srca|y[21]~466_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~474_combout\);

-- Location: LCCOMB_X21_Y18_N26
\mips_cpu|dp|fwd_before_srca|y[21]~475\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~475_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R6\(21)) # (\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R4\(21) & ((!\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(21),
	datab => \mips_cpu|dp|rf|R6\(21),
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~475_combout\);

-- Location: LCCOMB_X15_Y21_N28
\mips_cpu|dp|fwd_before_srca|y[21]~476\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~476_combout\ = (\mips_cpu|dp|fwd_before_srca|y[21]~475_combout\ & ((\mips_cpu|dp|rf|R7\(21)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[21]~475_combout\ & (((\mips_cpu|dp|rf|R5\(21) & 
-- \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[21]~475_combout\,
	datab => \mips_cpu|dp|rf|R7\(21),
	datac => \mips_cpu|dp|rf|R5\(21),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~476_combout\);

-- Location: LCCOMB_X20_Y21_N18
\mips_cpu|dp|fwd_before_srca|y[21]~477\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~477_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[21]~476_combout\) # ((\mips_cpu|dp|ID_EX|q[101]~34_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (((\mips_cpu|dp|rf|R1\(21) & !\mips_cpu|dp|ID_EX|q[101]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[21]~476_combout\,
	datac => \mips_cpu|dp|rf|R1\(21),
	datad => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~477_combout\);

-- Location: LCCOMB_X17_Y21_N0
\mips_cpu|dp|fwd_before_srca|y[21]~478\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~478_combout\ = (\mips_cpu|dp|fwd_before_srca|y[21]~477_combout\ & (((\mips_cpu|dp|rf|R3\(21)) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[21]~477_combout\ & (\mips_cpu|dp|rf|R2\(21) & 
-- ((\mips_cpu|dp|ID_EX|q[101]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[21]~477_combout\,
	datab => \mips_cpu|dp|rf|R2\(21),
	datac => \mips_cpu|dp|rf|R3\(21),
	datad => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~478_combout\);

-- Location: LCCOMB_X17_Y21_N26
\mips_cpu|dp|fwd_before_srca|y[21]~479\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~479_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~33_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[21]~474_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[21]~478_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[21]~474_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[21]~478_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~479_combout\);

-- Location: LCCOMB_X17_Y21_N28
\mips_cpu|dp|fwd_before_srca|y[21]~482\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~482_combout\ = (\mips_cpu|dp|fwd_before_srca|y[21]~479_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[21]~481_combout\) # ((!\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[21]~479_combout\ & 
-- (((\mips_cpu|dp|fwd_before_srca|y[21]~464_combout\ & \mips_cpu|dp|ID_EX|q[101]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[21]~481_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[21]~464_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[21]~479_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~482_combout\);

-- Location: LCCOMB_X24_Y20_N30
\mips_cpu|dp|fwd_before_srca|y[21]~483\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[21]~483_combout\ = (\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & (\mips_cpu|fwd|ForwardA~3_combout\ & ((\mips_cpu|dp|ID_EX|q[68]~22_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[21]~482_combout\) # ((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[68]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datab => \mips_cpu|fwd|ForwardA~3_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[21]~482_combout\,
	datad => \mips_cpu|dp|ID_EX|q[68]~22_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[21]~483_combout\);

-- Location: FF_X24_Y20_N31
\mips_cpu|dp|ID_EX|q[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[21]~483_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(100));

-- Location: LCCOMB_X28_Y20_N30
\mips_cpu|dp|fwd_after_srca|y[21]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[21]~46_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[68]~22_combout\))) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(100)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(100),
	datab => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datad => \mips_cpu|dp|ID_EX|q[68]~22_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[21]~46_combout\);

-- Location: LCCOMB_X28_Y20_N24
\mips_cpu|dp|fwd_after_srca|y[21]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[21]~47_combout\ = (\mips_cpu|dp|fwd_after_srca|y[21]~46_combout\) # ((\mips_cpu|fwd|ForwardC[0]~3_combout\ & \mips_cpu|dp|EX_MEM|q\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|dp|fwd_after_srca|y[21]~46_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(58),
	combout => \mips_cpu|dp|fwd_after_srca|y[21]~47_combout\);

-- Location: LCCOMB_X28_Y20_N14
\mips_cpu|dp|alu|b2[21]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[21]~28_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q\(36))))) # (!\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q[68]~22_combout\)) # (!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|ID_EX|q\(36),
	datad => \mips_cpu|dp|ID_EX|q[68]~22_combout\,
	combout => \mips_cpu|dp|alu|b2[21]~28_combout\);

-- Location: LCCOMB_X28_Y20_N16
\mips_cpu|dp|alu|b2[21]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[21]~29_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ ((((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|fwd_after_writedata|y[21]~49_combout\)) # (!\mips_cpu|dp|alu|b2[21]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|alu|b2[21]~28_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[21]~49_combout\,
	combout => \mips_cpu|dp|alu|b2[21]~29_combout\);

-- Location: LCCOMB_X20_Y20_N12
\mips_cpu|dp|fwd_before_srca|y[20]~501\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~501_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R13\(20))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|rf|R12\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(20),
	datab => \mips_cpu|dp|rf|R12\(20),
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~501_combout\);

-- Location: LCCOMB_X20_Y20_N24
\mips_cpu|dp|fwd_before_srca|y[20]~502\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~502_combout\ = (\mips_cpu|dp|fwd_before_srca|y[20]~501_combout\ & ((\mips_cpu|dp|rf|R15\(20)) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|fwd_before_srca|y[20]~501_combout\ & (((\mips_cpu|dp|rf|R14\(20) & 
-- \mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[20]~501_combout\,
	datab => \mips_cpu|dp|rf|R15\(20),
	datac => \mips_cpu|dp|rf|R14\(20),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~502_combout\);

-- Location: LCCOMB_X11_Y17_N20
\mips_cpu|dp|fwd_before_srca|y[20]~484\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~484_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R22\(20)) # (\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R18\(20) & ((!\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(20),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R22\(20),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~484_combout\);

-- Location: LCCOMB_X11_Y16_N24
\mips_cpu|dp|fwd_before_srca|y[20]~485\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~485_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[20]~484_combout\ & ((\mips_cpu|dp|rf|R30\(20)))) # (!\mips_cpu|dp|fwd_before_srca|y[20]~484_combout\ & (\mips_cpu|dp|rf|R26\(20))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|fwd_before_srca|y[20]~484_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|fwd_before_srca|y[20]~484_combout\,
	datac => \mips_cpu|dp|rf|R26\(20),
	datad => \mips_cpu|dp|rf|R30\(20),
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~485_combout\);

-- Location: LCCOMB_X12_Y21_N18
\mips_cpu|dp|fwd_before_srca|y[20]~491\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~491_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R23\(20))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R19\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R23\(20),
	datad => \mips_cpu|dp|rf|R19\(20),
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~491_combout\);

-- Location: LCCOMB_X11_Y21_N20
\mips_cpu|dp|fwd_before_srca|y[20]~492\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~492_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[20]~491_combout\ & (\mips_cpu|dp|rf|R31\(20))) # (!\mips_cpu|dp|fwd_before_srca|y[20]~491_combout\ & ((\mips_cpu|dp|rf|R27\(20)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[20]~491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R31\(20),
	datac => \mips_cpu|dp|rf|R27\(20),
	datad => \mips_cpu|dp|fwd_before_srca|y[20]~491_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~492_combout\);

-- Location: LCCOMB_X14_Y16_N22
\mips_cpu|dp|fwd_before_srca|y[20]~486\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~486_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R25\(20))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R17\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R25\(20),
	datac => \mips_cpu|dp|rf|R17\(20),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~486_combout\);

-- Location: LCCOMB_X19_Y16_N10
\mips_cpu|dp|fwd_before_srca|y[20]~487\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~487_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[20]~486_combout\ & ((\mips_cpu|dp|rf|R29\(20)))) # (!\mips_cpu|dp|fwd_before_srca|y[20]~486_combout\ & (\mips_cpu|dp|rf|R21\(20))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[20]~486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R21\(20),
	datac => \mips_cpu|dp|rf|R29\(20),
	datad => \mips_cpu|dp|fwd_before_srca|y[20]~486_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~487_combout\);

-- Location: LCCOMB_X11_Y20_N12
\mips_cpu|dp|fwd_before_srca|y[20]~488\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~488_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R24\(20))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R16\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R24\(20),
	datad => \mips_cpu|dp|rf|R16\(20),
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~488_combout\);

-- Location: LCCOMB_X12_Y20_N16
\mips_cpu|dp|fwd_before_srca|y[20]~489\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~489_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[20]~488_combout\ & (\mips_cpu|dp|rf|R28\(20))) # (!\mips_cpu|dp|fwd_before_srca|y[20]~488_combout\ & ((\mips_cpu|dp|rf|R20\(20)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[20]~488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R28\(20),
	datac => \mips_cpu|dp|rf|R20\(20),
	datad => \mips_cpu|dp|fwd_before_srca|y[20]~488_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~489_combout\);

-- Location: LCCOMB_X12_Y20_N28
\mips_cpu|dp|fwd_before_srca|y[20]~490\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~490_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[20]~487_combout\)) # (!\mips_cpu|dp|IF_ID|q\(21) 
-- & ((\mips_cpu|dp|fwd_before_srca|y[20]~489_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[20]~487_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|fwd_before_srca|y[20]~489_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~490_combout\);

-- Location: LCCOMB_X12_Y20_N14
\mips_cpu|dp|fwd_before_srca|y[20]~493\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~493_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[20]~490_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[20]~492_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[20]~490_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[20]~485_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[20]~490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[20]~485_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[20]~492_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|fwd_before_srca|y[20]~490_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~493_combout\);

-- Location: LCCOMB_X15_Y23_N12
\mips_cpu|dp|fwd_before_srca|y[20]~494\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~494_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|IF_ID|q\(22))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R10\(20))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- ((\mips_cpu|dp|rf|R8\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R10\(20),
	datad => \mips_cpu|dp|rf|R8\(20),
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~494_combout\);

-- Location: LCCOMB_X22_Y24_N16
\mips_cpu|dp|fwd_before_srca|y[20]~495\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~495_combout\ = (\mips_cpu|dp|fwd_before_srca|y[20]~494_combout\ & ((\mips_cpu|dp|rf|R11\(20)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[20]~494_combout\ & (((\mips_cpu|dp|rf|R9\(20) & 
-- \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(20),
	datab => \mips_cpu|dp|fwd_before_srca|y[20]~494_combout\,
	datac => \mips_cpu|dp|rf|R9\(20),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~495_combout\);

-- Location: LCCOMB_X16_Y20_N14
\mips_cpu|dp|fwd_before_srca|y[20]~496\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~496_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22)) # ((\mips_cpu|dp|rf|R5\(20))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R4\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R5\(20),
	datad => \mips_cpu|dp|rf|R4\(20),
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~496_combout\);

-- Location: LCCOMB_X17_Y20_N8
\mips_cpu|dp|fwd_before_srca|y[20]~497\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~497_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[20]~496_combout\ & (\mips_cpu|dp|rf|R7\(20))) # (!\mips_cpu|dp|fwd_before_srca|y[20]~496_combout\ & ((\mips_cpu|dp|rf|R6\(20)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[20]~496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(20),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R6\(20),
	datad => \mips_cpu|dp|fwd_before_srca|y[20]~496_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~497_combout\);

-- Location: LCCOMB_X16_Y24_N8
\mips_cpu|dp|fwd_before_srca|y[20]~498\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~498_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (\mips_cpu|dp|ID_EX|q[101]~34_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|rf|R2\(20)))) # 
-- (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (\mips_cpu|dp|rf|R1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R1\(20),
	datad => \mips_cpu|dp|rf|R2\(20),
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~498_combout\);

-- Location: LCCOMB_X16_Y24_N10
\mips_cpu|dp|fwd_before_srca|y[20]~499\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~499_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[20]~498_combout\ & ((\mips_cpu|dp|rf|R3\(20)))) # (!\mips_cpu|dp|fwd_before_srca|y[20]~498_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[20]~497_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[20]~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[20]~497_combout\,
	datac => \mips_cpu|dp|rf|R3\(20),
	datad => \mips_cpu|dp|fwd_before_srca|y[20]~498_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~499_combout\);

-- Location: LCCOMB_X12_Y20_N24
\mips_cpu|dp|fwd_before_srca|y[20]~500\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~500_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~33_combout\) # ((\mips_cpu|dp|fwd_before_srca|y[20]~495_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & 
-- (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[20]~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[20]~495_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[20]~499_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~500_combout\);

-- Location: LCCOMB_X12_Y20_N10
\mips_cpu|dp|fwd_before_srca|y[20]~503\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~503_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[20]~500_combout\ & (\mips_cpu|dp|fwd_before_srca|y[20]~502_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[20]~500_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[20]~493_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[20]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[20]~502_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[20]~493_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[20]~500_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~503_combout\);

-- Location: LCCOMB_X26_Y20_N28
\mips_cpu|dp|fwd_before_srca|y[20]~504\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[20]~504_combout\ = (\mips_cpu|fwd|ForwardA~3_combout\ & ((\mips_cpu|dp|ID_EX|q[67]~23_combout\) # ((\mips_cpu|dp|fwd_before_srca|y[20]~503_combout\ & !\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\)))) # 
-- (!\mips_cpu|fwd|ForwardA~3_combout\ & (\mips_cpu|dp|fwd_before_srca|y[20]~503_combout\ & (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardA~3_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[20]~503_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datad => \mips_cpu|dp|ID_EX|q[67]~23_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[20]~504_combout\);

-- Location: FF_X26_Y20_N29
\mips_cpu|dp|ID_EX|q[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[20]~504_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(99));

-- Location: LCCOMB_X26_Y20_N22
\mips_cpu|dp|fwd_after_srca|y[20]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[20]~48_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[67]~23_combout\))) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(99)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(99),
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q[67]~23_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[20]~48_combout\);

-- Location: LCCOMB_X27_Y19_N6
\mips_cpu|dp|sl16|y[20]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[20]~23_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & (\mips_cpu|dp|IF_ID|q\(4))) # (!\mips_cpu|c|md|Decoder0~3_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID|q\(4),
	datac => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => \mips_cpu|c|md|Decoder0~3_combout\,
	combout => \mips_cpu|dp|sl16|y[20]~23_combout\);

-- Location: FF_X27_Y19_N7
\mips_cpu|dp|ID_EX|q[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[20]~23_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(35));

-- Location: LCCOMB_X27_Y19_N8
\mips_cpu|dp|alu|b2[20]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[20]~30_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q\(35))))) # (!\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q[67]~23_combout\)) # (!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|ID_EX|q[67]~23_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(35),
	combout => \mips_cpu|dp|alu|b2[20]~30_combout\);

-- Location: LCCOMB_X27_Y19_N24
\mips_cpu|dp|ID_EX|q[67]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[67]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[67]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[67]~23_combout\,
	combout => \mips_cpu|dp|ID_EX|q[67]~feeder_combout\);

-- Location: FF_X27_Y19_N25
\mips_cpu|dp|ID_EX|q[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[67]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux11~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(67));

-- Location: LCCOMB_X27_Y19_N28
\mips_cpu|dp|fwd_after_writedata|y[20]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[20]~50_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & ((\mips_cpu|dp|ID_EX|q\(67)) # ((\mips_cpu|fwd|ForwardD[0]~6_combout\ & \mips_cpu|dp|EX_MEM|q\(57))))) # 
-- (!\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & (\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|dp|EX_MEM|q\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datab => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(57),
	datad => \mips_cpu|dp|ID_EX|q\(67),
	combout => \mips_cpu|dp|fwd_after_writedata|y[20]~50_combout\);

-- Location: LCCOMB_X27_Y19_N2
\mips_cpu|dp|alu|b2[20]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[20]~31_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ ((((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|fwd_after_writedata|y[20]~50_combout\)) # (!\mips_cpu|dp|alu|b2[20]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|alu|b2[20]~30_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[20]~50_combout\,
	combout => \mips_cpu|dp|alu|b2[20]~31_combout\);

-- Location: LCCOMB_X27_Y20_N30
\mips_cpu|dp|sl16|y[19]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[19]~24_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & (\mips_cpu|dp|IF_ID|q\(3))) # (!\mips_cpu|c|md|Decoder0~3_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(3),
	datab => \mips_cpu|c|md|Decoder0~3_combout\,
	datac => \mips_cpu|dp|sze|y[31]~0_combout\,
	combout => \mips_cpu|dp|sl16|y[19]~24_combout\);

-- Location: FF_X27_Y20_N31
\mips_cpu|dp|ID_EX|q[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[19]~24_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(34));

-- Location: LCCOMB_X27_Y20_N8
\mips_cpu|dp|alu|b2[19]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[19]~32_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q\(34))))) # (!\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q[66]~24_combout\)) # (!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datac => \mips_cpu|dp|ID_EX|q\(34),
	datad => \mips_cpu|dp|ID_EX|q[66]~24_combout\,
	combout => \mips_cpu|dp|alu|b2[19]~32_combout\);

-- Location: LCCOMB_X26_Y16_N2
\mips_cpu|dp|ID_EX|q[66]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[66]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[66]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[66]~24_combout\,
	combout => \mips_cpu|dp|ID_EX|q[66]~feeder_combout\);

-- Location: FF_X26_Y16_N3
\mips_cpu|dp|ID_EX|q[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[66]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux12~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(66));

-- Location: LCCOMB_X26_Y20_N8
\mips_cpu|dp|fwd_after_writedata|y[19]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[19]~51_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & ((\mips_cpu|dp|ID_EX|q\(66)) # ((\mips_cpu|fwd|ForwardD[0]~6_combout\ & \mips_cpu|dp|EX_MEM|q\(56))))) # 
-- (!\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & (\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|dp|EX_MEM|q\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datab => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(56),
	datad => \mips_cpu|dp|ID_EX|q\(66),
	combout => \mips_cpu|dp|fwd_after_writedata|y[19]~51_combout\);

-- Location: LCCOMB_X27_Y20_N2
\mips_cpu|dp|alu|b2[19]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[19]~33_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ ((((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|fwd_after_writedata|y[19]~51_combout\)) # (!\mips_cpu|dp|alu|b2[19]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|c|ad|Mux0~1_combout\,
	datac => \mips_cpu|dp|alu|b2[19]~32_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[19]~51_combout\,
	combout => \mips_cpu|dp|alu|b2[19]~33_combout\);

-- Location: LCCOMB_X27_Y19_N14
\mips_cpu|dp|sl16|y[18]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[18]~25_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & (\mips_cpu|dp|IF_ID|q\(2))) # (!\mips_cpu|c|md|Decoder0~3_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(2),
	datac => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => \mips_cpu|c|md|Decoder0~3_combout\,
	combout => \mips_cpu|dp|sl16|y[18]~25_combout\);

-- Location: FF_X27_Y19_N15
\mips_cpu|dp|ID_EX|q[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[18]~25_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(33));

-- Location: FF_X27_Y19_N1
\mips_cpu|dp|EX_MEM|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[18]~72_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(23));

-- Location: LCCOMB_X26_Y21_N30
\Timer|CompareR~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~16_combout\ = (\mips_cpu|dp|EX_MEM|q\(23)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \mips_cpu|dp|EX_MEM|q\(23),
	combout => \Timer|CompareR~16_combout\);

-- Location: FF_X26_Y21_N31
\Timer|CompareR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~16_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(18));

-- Location: LCCOMB_X26_Y21_N18
\mips_cpu|dp|MEM_WB|q[55]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[55]~16_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(18))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(18),
	datab => \Timer|CounterR\(18),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[55]~16_combout\);

-- Location: LCCOMB_X29_Y18_N28
\mips_cpu|dp|sl16|y[17]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[17]~26_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & ((\mips_cpu|dp|IF_ID|q\(1)))) # (!\mips_cpu|c|md|Decoder0~3_combout\ & (\mips_cpu|dp|sze|y[31]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|Decoder0~3_combout\,
	datac => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(1),
	combout => \mips_cpu|dp|sl16|y[17]~26_combout\);

-- Location: FF_X29_Y18_N29
\mips_cpu|dp|ID_EX|q[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[17]~26_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(32));

-- Location: LCCOMB_X29_Y18_N12
\mips_cpu|dp|srcbmux|y[17]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[17]~12_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(32)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[17]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwd_after_writedata|y[17]~64_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|ID_EX|q\(32),
	combout => \mips_cpu|dp|srcbmux|y[17]~12_combout\);

-- Location: FF_X17_Y16_N23
\mips_cpu|dp|rf|R29[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(17));

-- Location: FF_X16_Y16_N17
\mips_cpu|dp|rf|R25[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(17));

-- Location: FF_X16_Y16_N19
\mips_cpu|dp|rf|R17[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(17));

-- Location: LCCOMB_X16_Y16_N16
\mips_cpu|dp|fwd_before_srca|y[17]~549\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~549_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R25\(17))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R17\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R25\(17),
	datad => \mips_cpu|dp|rf|R17\(17),
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~549_combout\);

-- Location: FF_X17_Y16_N13
\mips_cpu|dp|rf|R21[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(17));

-- Location: LCCOMB_X17_Y16_N12
\mips_cpu|dp|fwd_before_srca|y[17]~550\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~550_combout\ = (\mips_cpu|dp|fwd_before_srca|y[17]~549_combout\ & ((\mips_cpu|dp|rf|R29\(17)) # ((!\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|fwd_before_srca|y[17]~549_combout\ & (((\mips_cpu|dp|rf|R21\(17) & 
-- \mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(17),
	datab => \mips_cpu|dp|fwd_before_srca|y[17]~549_combout\,
	datac => \mips_cpu|dp|rf|R21\(17),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~550_combout\);

-- Location: FF_X11_Y17_N11
\mips_cpu|dp|rf|R18[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(17));

-- Location: FF_X11_Y17_N25
\mips_cpu|dp|rf|R22[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(17));

-- Location: LCCOMB_X11_Y17_N10
\mips_cpu|dp|fwd_before_srca|y[17]~551\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~551_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(17)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R18\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R18\(17),
	datad => \mips_cpu|dp|rf|R22\(17),
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~551_combout\);

-- Location: FF_X15_Y18_N19
\mips_cpu|dp|rf|R30[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(17));

-- Location: FF_X15_Y18_N25
\mips_cpu|dp|rf|R26[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(17));

-- Location: LCCOMB_X15_Y18_N18
\mips_cpu|dp|fwd_before_srca|y[17]~552\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~552_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[17]~551_combout\ & (\mips_cpu|dp|rf|R30\(17))) # (!\mips_cpu|dp|fwd_before_srca|y[17]~551_combout\ & ((\mips_cpu|dp|rf|R26\(17)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|fwd_before_srca|y[17]~551_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|fwd_before_srca|y[17]~551_combout\,
	datac => \mips_cpu|dp|rf|R30\(17),
	datad => \mips_cpu|dp|rf|R26\(17),
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~552_combout\);

-- Location: FF_X16_Y17_N13
\mips_cpu|dp|rf|R20[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(17));

-- Location: FF_X17_Y17_N11
\mips_cpu|dp|rf|R28[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(17));

-- Location: FF_X16_Y17_N23
\mips_cpu|dp|rf|R16[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(17));

-- Location: FF_X17_Y17_N17
\mips_cpu|dp|rf|R24[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(17));

-- Location: LCCOMB_X16_Y17_N22
\mips_cpu|dp|fwd_before_srca|y[17]~553\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~553_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R24\(17)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R16\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R16\(17),
	datad => \mips_cpu|dp|rf|R24\(17),
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~553_combout\);

-- Location: LCCOMB_X17_Y17_N10
\mips_cpu|dp|fwd_before_srca|y[17]~554\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~554_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[17]~553_combout\ & ((\mips_cpu|dp|rf|R28\(17)))) # (!\mips_cpu|dp|fwd_before_srca|y[17]~553_combout\ & (\mips_cpu|dp|rf|R20\(17))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[17]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R20\(17),
	datac => \mips_cpu|dp|rf|R28\(17),
	datad => \mips_cpu|dp|fwd_before_srca|y[17]~553_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~554_combout\);

-- Location: LCCOMB_X17_Y17_N4
\mips_cpu|dp|fwd_before_srca|y[17]~555\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~555_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21)) # ((\mips_cpu|dp|fwd_before_srca|y[17]~552_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (!\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|fwd_before_srca|y[17]~554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|fwd_before_srca|y[17]~552_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[17]~554_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~555_combout\);

-- Location: FF_X11_Y19_N25
\mips_cpu|dp|rf|R27[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(17));

-- Location: FF_X11_Y19_N27
\mips_cpu|dp|rf|R19[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(17));

-- Location: FF_X12_Y21_N17
\mips_cpu|dp|rf|R23[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(17));

-- Location: LCCOMB_X11_Y19_N26
\mips_cpu|dp|fwd_before_srca|y[17]~556\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~556_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(17)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R19\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R19\(17),
	datad => \mips_cpu|dp|rf|R23\(17),
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~556_combout\);

-- Location: FF_X12_Y21_N11
\mips_cpu|dp|rf|R31[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(17));

-- Location: LCCOMB_X12_Y21_N10
\mips_cpu|dp|fwd_before_srca|y[17]~557\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~557_combout\ = (\mips_cpu|dp|fwd_before_srca|y[17]~556_combout\ & (((\mips_cpu|dp|rf|R31\(17)) # (!\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|fwd_before_srca|y[17]~556_combout\ & (\mips_cpu|dp|rf|R27\(17) & 
-- ((\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(17),
	datab => \mips_cpu|dp|fwd_before_srca|y[17]~556_combout\,
	datac => \mips_cpu|dp|rf|R31\(17),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~557_combout\);

-- Location: LCCOMB_X17_Y17_N22
\mips_cpu|dp|fwd_before_srca|y[17]~558\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~558_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[17]~555_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[17]~557_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[17]~555_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[17]~550_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[17]~555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[17]~550_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|fwd_before_srca|y[17]~555_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[17]~557_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~558_combout\);

-- Location: FF_X17_Y21_N15
\mips_cpu|dp|rf|R2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(17));

-- Location: FF_X15_Y21_N21
\mips_cpu|dp|rf|R5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(17));

-- Location: FF_X15_Y21_N7
\mips_cpu|dp|rf|R4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(17));

-- Location: FF_X16_Y21_N27
\mips_cpu|dp|rf|R6[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(17));

-- Location: LCCOMB_X15_Y21_N6
\mips_cpu|dp|fwd_before_srca|y[17]~559\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~559_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21)) # ((\mips_cpu|dp|rf|R6\(17))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R4\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R4\(17),
	datad => \mips_cpu|dp|rf|R6\(17),
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~559_combout\);

-- Location: FF_X16_Y21_N29
\mips_cpu|dp|rf|R7[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(17));

-- Location: LCCOMB_X16_Y21_N28
\mips_cpu|dp|fwd_before_srca|y[17]~560\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~560_combout\ = (\mips_cpu|dp|fwd_before_srca|y[17]~559_combout\ & (((\mips_cpu|dp|rf|R7\(17)) # (!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[17]~559_combout\ & (\mips_cpu|dp|rf|R5\(17) & 
-- ((\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(17),
	datab => \mips_cpu|dp|fwd_before_srca|y[17]~559_combout\,
	datac => \mips_cpu|dp|rf|R7\(17),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~560_combout\);

-- Location: FF_X16_Y24_N27
\mips_cpu|dp|rf|R1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(17));

-- Location: LCCOMB_X16_Y24_N26
\mips_cpu|dp|fwd_before_srca|y[17]~561\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~561_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~35_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[17]~560_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|rf|R1\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[17]~560_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R1\(17),
	datad => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~561_combout\);

-- Location: FF_X17_Y21_N25
\mips_cpu|dp|rf|R3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(17));

-- Location: LCCOMB_X17_Y21_N24
\mips_cpu|dp|fwd_before_srca|y[17]~562\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~562_combout\ = (\mips_cpu|dp|fwd_before_srca|y[17]~561_combout\ & (((\mips_cpu|dp|rf|R3\(17)) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[17]~561_combout\ & (\mips_cpu|dp|rf|R2\(17) & 
-- ((\mips_cpu|dp|ID_EX|q[101]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(17),
	datab => \mips_cpu|dp|fwd_before_srca|y[17]~561_combout\,
	datac => \mips_cpu|dp|rf|R3\(17),
	datad => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~562_combout\);

-- Location: LCCOMB_X17_Y21_N10
\mips_cpu|dp|fwd_before_srca|y[17]~563\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~563_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[17]~558_combout\) # ((\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & 
-- (((!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & \mips_cpu|dp|fwd_before_srca|y[17]~562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[17]~558_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[17]~562_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~563_combout\);

-- Location: FF_X21_Y25_N7
\mips_cpu|dp|rf|R8[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(17));

-- Location: FF_X20_Y25_N5
\mips_cpu|dp|rf|R9[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(17));

-- Location: LCCOMB_X20_Y25_N4
\mips_cpu|dp|fwd_before_srca|y[17]~547\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~547_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R9\(17)))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|rf|R8\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R8\(17),
	datac => \mips_cpu|dp|rf|R9\(17),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~547_combout\);

-- Location: FF_X21_Y25_N21
\mips_cpu|dp|rf|R10[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(17));

-- Location: FF_X20_Y25_N23
\mips_cpu|dp|rf|R11[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(17));

-- Location: LCCOMB_X21_Y25_N20
\mips_cpu|dp|fwd_before_srca|y[17]~548\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~548_combout\ = (\mips_cpu|dp|fwd_before_srca|y[17]~547_combout\ & (((\mips_cpu|dp|rf|R11\(17))) # (!\mips_cpu|dp|IF_ID|q\(22)))) # (!\mips_cpu|dp|fwd_before_srca|y[17]~547_combout\ & (\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R10\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[17]~547_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R10\(17),
	datad => \mips_cpu|dp|rf|R11\(17),
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~548_combout\);

-- Location: FF_X20_Y20_N17
\mips_cpu|dp|rf|R14[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(17));

-- Location: FF_X22_Y23_N19
\mips_cpu|dp|rf|R12[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(17));

-- Location: LCCOMB_X22_Y23_N18
\mips_cpu|dp|fwd_before_srca|y[17]~564\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~564_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R14\(17)) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R12\(17) & !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R14\(17),
	datac => \mips_cpu|dp|rf|R12\(17),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~564_combout\);

-- Location: FF_X24_Y20_N17
\mips_cpu|dp|rf|R15[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(17));

-- Location: LCCOMB_X17_Y21_N12
\mips_cpu|dp|fwd_before_srca|y[17]~565\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~565_combout\ = (\mips_cpu|dp|fwd_before_srca|y[17]~564_combout\ & (((\mips_cpu|dp|rf|R15\(17)) # (!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[17]~564_combout\ & (\mips_cpu|dp|rf|R13\(17) & 
-- (\mips_cpu|dp|IF_ID|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[17]~564_combout\,
	datab => \mips_cpu|dp|rf|R13\(17),
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|rf|R15\(17),
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~565_combout\);

-- Location: LCCOMB_X17_Y21_N30
\mips_cpu|dp|fwd_before_srca|y[17]~566\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~566_combout\ = (\mips_cpu|dp|fwd_before_srca|y[17]~563_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[17]~565_combout\) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[17]~563_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[17]~548_combout\ & (\mips_cpu|dp|ID_EX|q[101]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[17]~563_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[17]~548_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[17]~565_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~566_combout\);

-- Location: LCCOMB_X24_Y20_N8
\mips_cpu|dp|fwd_before_srca|y[17]~567\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[17]~567_combout\ = (\mips_cpu|dp|fwd_before_srca|y[17]~566_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[64]~26_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\))) # 
-- (!\mips_cpu|dp|fwd_before_srca|y[17]~566_combout\ & (\mips_cpu|fwd|ForwardA~3_combout\ & ((\mips_cpu|dp|ID_EX|q[64]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[17]~566_combout\,
	datab => \mips_cpu|fwd|ForwardA~3_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datad => \mips_cpu|dp|ID_EX|q[64]~26_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[17]~567_combout\);

-- Location: FF_X24_Y20_N9
\mips_cpu|dp|ID_EX|q[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[17]~567_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(96));

-- Location: LCCOMB_X24_Y20_N26
\mips_cpu|dp|fwd_after_srca|y[17]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[17]~54_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[64]~26_combout\))) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(96)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datab => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|dp|ID_EX|q\(96),
	datad => \mips_cpu|dp|ID_EX|q[64]~26_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[17]~54_combout\);

-- Location: LCCOMB_X24_Y20_N20
\mips_cpu|dp|fwd_after_srca|y[17]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[17]~55_combout\ = (\mips_cpu|dp|fwd_after_srca|y[17]~54_combout\) # ((\mips_cpu|fwd|ForwardC[0]~3_combout\ & \mips_cpu|dp|EX_MEM|q\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[17]~54_combout\,
	datab => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(54),
	combout => \mips_cpu|dp|fwd_after_srca|y[17]~55_combout\);

-- Location: LCCOMB_X29_Y18_N6
\mips_cpu|dp|alu|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux14~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[17]~12_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|fwd_after_srca|y[17]~55_combout\))) # (!\mips_cpu|dp|srcbmux|y[17]~12_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|fwd_after_srca|y[17]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[17]~12_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[17]~55_combout\,
	combout => \mips_cpu|dp|alu|Mux14~0_combout\);

-- Location: LCCOMB_X29_Y18_N14
\mips_cpu|dp|alu|b2[17]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[17]~36_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q\(32))))) # (!\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q[64]~26_combout\)) # (!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datac => \mips_cpu|dp|ID_EX|q[64]~26_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(32),
	combout => \mips_cpu|dp|alu|b2[17]~36_combout\);

-- Location: LCCOMB_X29_Y18_N0
\mips_cpu|dp|ID_EX|q[64]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[64]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[64]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[64]~26_combout\,
	combout => \mips_cpu|dp|ID_EX|q[64]~feeder_combout\);

-- Location: FF_X29_Y18_N1
\mips_cpu|dp|ID_EX|q[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[64]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux14~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(64));

-- Location: LCCOMB_X29_Y18_N26
\mips_cpu|dp|fwd_after_writedata|y[17]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[17]~53_combout\ = (\mips_cpu|dp|EX_MEM|q\(54) & ((\mips_cpu|fwd|ForwardD[0]~6_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & \mips_cpu|dp|ID_EX|q\(64))))) # (!\mips_cpu|dp|EX_MEM|q\(54) & 
-- (((\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & \mips_cpu|dp|ID_EX|q\(64)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(54),
	datab => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(64),
	combout => \mips_cpu|dp|fwd_after_writedata|y[17]~53_combout\);

-- Location: LCCOMB_X29_Y18_N24
\mips_cpu|dp|alu|b2[17]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[17]~37_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ ((((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|fwd_after_writedata|y[17]~53_combout\)) # (!\mips_cpu|dp|alu|b2[17]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|alu|b2[17]~36_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[17]~53_combout\,
	datad => \mips_cpu|c|ad|Mux0~1_combout\,
	combout => \mips_cpu|dp|alu|b2[17]~37_combout\);

-- Location: LCCOMB_X24_Y18_N18
\mips_cpu|dp|wd_mux|y[16]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[16]~27_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(16))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[63]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(16),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|ID_EX|q[63]~27_combout\,
	combout => \mips_cpu|dp|wd_mux|y[16]~27_combout\);

-- Location: FF_X11_Y17_N15
\mips_cpu|dp|rf|R18[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(16));

-- Location: FF_X11_Y17_N29
\mips_cpu|dp|rf|R22[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(16));

-- Location: LCCOMB_X11_Y17_N28
\mips_cpu|dp|fwd_before_srca|y[16]~568\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~568_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(16)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R18\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R18\(16),
	datac => \mips_cpu|dp|rf|R22\(16),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~568_combout\);

-- Location: FF_X12_Y17_N9
\mips_cpu|dp|rf|R26[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(16));

-- Location: FF_X12_Y17_N19
\mips_cpu|dp|rf|R30[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(16));

-- Location: LCCOMB_X12_Y17_N8
\mips_cpu|dp|fwd_before_srca|y[16]~569\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~569_combout\ = (\mips_cpu|dp|fwd_before_srca|y[16]~568_combout\ & (((\mips_cpu|dp|rf|R30\(16))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[16]~568_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R26\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[16]~568_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R26\(16),
	datad => \mips_cpu|dp|rf|R30\(16),
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~569_combout\);

-- Location: FF_X17_Y16_N17
\mips_cpu|dp|rf|R21[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(16));

-- Location: FF_X17_Y16_N11
\mips_cpu|dp|rf|R29[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(16));

-- Location: FF_X16_Y16_N15
\mips_cpu|dp|rf|R17[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(16));

-- Location: FF_X16_Y16_N21
\mips_cpu|dp|rf|R25[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(16));

-- Location: LCCOMB_X16_Y16_N14
\mips_cpu|dp|fwd_before_srca|y[16]~570\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~570_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R25\(16))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R17\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R17\(16),
	datad => \mips_cpu|dp|rf|R25\(16),
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~570_combout\);

-- Location: LCCOMB_X17_Y16_N10
\mips_cpu|dp|fwd_before_srca|y[16]~571\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~571_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[16]~570_combout\ & ((\mips_cpu|dp|rf|R29\(16)))) # (!\mips_cpu|dp|fwd_before_srca|y[16]~570_combout\ & (\mips_cpu|dp|rf|R21\(16))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[16]~570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R21\(16),
	datac => \mips_cpu|dp|rf|R29\(16),
	datad => \mips_cpu|dp|fwd_before_srca|y[16]~570_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~571_combout\);

-- Location: FF_X11_Y20_N3
\mips_cpu|dp|rf|R28[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(16));

-- Location: FF_X12_Y20_N1
\mips_cpu|dp|rf|R20[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(16));

-- Location: FF_X11_Y20_N9
\mips_cpu|dp|rf|R24[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(16));

-- Location: FF_X12_Y20_N3
\mips_cpu|dp|rf|R16[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(16));

-- Location: LCCOMB_X11_Y20_N8
\mips_cpu|dp|fwd_before_srca|y[16]~572\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~572_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R24\(16))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R16\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R24\(16),
	datad => \mips_cpu|dp|rf|R16\(16),
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~572_combout\);

-- Location: LCCOMB_X12_Y20_N0
\mips_cpu|dp|fwd_before_srca|y[16]~573\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~573_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[16]~572_combout\ & (\mips_cpu|dp|rf|R28\(16))) # (!\mips_cpu|dp|fwd_before_srca|y[16]~572_combout\ & ((\mips_cpu|dp|rf|R20\(16)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[16]~572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(16),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R20\(16),
	datad => \mips_cpu|dp|fwd_before_srca|y[16]~572_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~573_combout\);

-- Location: LCCOMB_X12_Y17_N4
\mips_cpu|dp|fwd_before_srca|y[16]~574\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~574_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[16]~571_combout\)) # (!\mips_cpu|dp|IF_ID|q\(21) 
-- & ((\mips_cpu|dp|fwd_before_srca|y[16]~573_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|fwd_before_srca|y[16]~571_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[16]~573_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~574_combout\);

-- Location: FF_X12_Y19_N11
\mips_cpu|dp|rf|R31[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(16));

-- Location: FF_X11_Y19_N29
\mips_cpu|dp|rf|R27[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(16));

-- Location: FF_X12_Y19_N25
\mips_cpu|dp|rf|R23[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(16));

-- Location: FF_X11_Y19_N15
\mips_cpu|dp|rf|R19[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(16));

-- Location: LCCOMB_X12_Y19_N24
\mips_cpu|dp|fwd_before_srca|y[16]~575\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~575_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R23\(16))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R19\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R23\(16),
	datad => \mips_cpu|dp|rf|R19\(16),
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~575_combout\);

-- Location: LCCOMB_X11_Y19_N28
\mips_cpu|dp|fwd_before_srca|y[16]~576\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~576_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[16]~575_combout\ & (\mips_cpu|dp|rf|R31\(16))) # (!\mips_cpu|dp|fwd_before_srca|y[16]~575_combout\ & ((\mips_cpu|dp|rf|R27\(16)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[16]~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R31\(16),
	datac => \mips_cpu|dp|rf|R27\(16),
	datad => \mips_cpu|dp|fwd_before_srca|y[16]~575_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~576_combout\);

-- Location: LCCOMB_X12_Y17_N6
\mips_cpu|dp|fwd_before_srca|y[16]~577\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~577_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[16]~574_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[16]~576_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[16]~574_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[16]~569_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[16]~574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|fwd_before_srca|y[16]~569_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[16]~574_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[16]~576_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~577_combout\);

-- Location: FF_X17_Y20_N31
\mips_cpu|dp|rf|R12[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(16));

-- Location: FF_X20_Y20_N5
\mips_cpu|dp|rf|R13[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(16));

-- Location: LCCOMB_X20_Y20_N4
\mips_cpu|dp|fwd_before_srca|y[16]~585\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~585_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R13\(16)))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|rf|R12\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(16),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R13\(16),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~585_combout\);

-- Location: FF_X20_Y20_N27
\mips_cpu|dp|rf|R14[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(16));

-- Location: FF_X24_Y18_N19
\mips_cpu|dp|rf|R15[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(16));

-- Location: LCCOMB_X20_Y20_N26
\mips_cpu|dp|fwd_before_srca|y[16]~586\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~586_combout\ = (\mips_cpu|dp|fwd_before_srca|y[16]~585_combout\ & (((\mips_cpu|dp|rf|R15\(16))) # (!\mips_cpu|dp|IF_ID|q\(22)))) # (!\mips_cpu|dp|fwd_before_srca|y[16]~585_combout\ & (\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R14\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[16]~585_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R14\(16),
	datad => \mips_cpu|dp|rf|R15\(16),
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~586_combout\);

-- Location: FF_X16_Y20_N31
\mips_cpu|dp|rf|R5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(16));

-- Location: FF_X15_Y20_N27
\mips_cpu|dp|rf|R4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(16));

-- Location: LCCOMB_X15_Y20_N26
\mips_cpu|dp|fwd_before_srca|y[16]~580\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~580_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R5\(16)) # ((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|rf|R4\(16) & !\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(16),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R4\(16),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~580_combout\);

-- Location: FF_X16_Y20_N1
\mips_cpu|dp|rf|R7[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(16));

-- Location: FF_X17_Y20_N29
\mips_cpu|dp|rf|R6[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(16));

-- Location: LCCOMB_X16_Y20_N0
\mips_cpu|dp|fwd_before_srca|y[16]~581\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~581_combout\ = (\mips_cpu|dp|fwd_before_srca|y[16]~580_combout\ & (((\mips_cpu|dp|rf|R7\(16))) # (!\mips_cpu|dp|IF_ID|q\(22)))) # (!\mips_cpu|dp|fwd_before_srca|y[16]~580_combout\ & (\mips_cpu|dp|IF_ID|q\(22) & 
-- ((\mips_cpu|dp|rf|R6\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[16]~580_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R7\(16),
	datad => \mips_cpu|dp|rf|R6\(16),
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~581_combout\);

-- Location: FF_X17_Y24_N7
\mips_cpu|dp|rf|R2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(16));

-- Location: FF_X16_Y24_N13
\mips_cpu|dp|rf|R1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(16));

-- Location: LCCOMB_X16_Y24_N12
\mips_cpu|dp|fwd_before_srca|y[16]~582\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~582_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|rf|R2\(16)) # ((\mips_cpu|dp|ID_EX|q[101]~35_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (((\mips_cpu|dp|rf|R1\(16) & 
-- !\mips_cpu|dp|ID_EX|q[101]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(16),
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R1\(16),
	datad => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~582_combout\);

-- Location: FF_X17_Y24_N1
\mips_cpu|dp|rf|R3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(16));

-- Location: LCCOMB_X17_Y24_N0
\mips_cpu|dp|fwd_before_srca|y[16]~583\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~583_combout\ = (\mips_cpu|dp|fwd_before_srca|y[16]~582_combout\ & (((\mips_cpu|dp|rf|R3\(16)) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[16]~582_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[16]~581_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[16]~581_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[16]~582_combout\,
	datac => \mips_cpu|dp|rf|R3\(16),
	datad => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~583_combout\);

-- Location: FF_X14_Y24_N23
\mips_cpu|dp|rf|R11[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(16));

-- Location: FF_X14_Y23_N7
\mips_cpu|dp|rf|R8[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(16));

-- Location: FF_X17_Y23_N13
\mips_cpu|dp|rf|R10[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(16));

-- Location: LCCOMB_X17_Y23_N12
\mips_cpu|dp|fwd_before_srca|y[16]~578\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~578_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R10\(16)) # (\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R8\(16) & ((!\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(16),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R10\(16),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~578_combout\);

-- Location: FF_X14_Y24_N21
\mips_cpu|dp|rf|R9[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[16]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(16));

-- Location: LCCOMB_X14_Y24_N20
\mips_cpu|dp|fwd_before_srca|y[16]~579\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~579_combout\ = (\mips_cpu|dp|fwd_before_srca|y[16]~578_combout\ & ((\mips_cpu|dp|rf|R11\(16)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[16]~578_combout\ & (((\mips_cpu|dp|rf|R9\(16) & 
-- \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(16),
	datab => \mips_cpu|dp|fwd_before_srca|y[16]~578_combout\,
	datac => \mips_cpu|dp|rf|R9\(16),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~579_combout\);

-- Location: LCCOMB_X12_Y17_N16
\mips_cpu|dp|fwd_before_srca|y[16]~584\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~584_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~32_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[16]~579_combout\))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (\mips_cpu|dp|fwd_before_srca|y[16]~583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[16]~583_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[16]~579_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~584_combout\);

-- Location: LCCOMB_X12_Y17_N26
\mips_cpu|dp|fwd_before_srca|y[16]~587\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~587_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[16]~584_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[16]~586_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[16]~584_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[16]~577_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[16]~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[16]~577_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[16]~586_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[16]~584_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~587_combout\);

-- Location: LCCOMB_X24_Y18_N16
\mips_cpu|dp|fwd_before_srca|y[16]~588\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[16]~588_combout\ = (\mips_cpu|dp|fwd_before_srca|y[16]~587_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[63]~27_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\))) # 
-- (!\mips_cpu|dp|fwd_before_srca|y[16]~587_combout\ & (\mips_cpu|fwd|ForwardA~3_combout\ & ((\mips_cpu|dp|ID_EX|q[63]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[16]~587_combout\,
	datab => \mips_cpu|fwd|ForwardA~3_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datad => \mips_cpu|dp|ID_EX|q[63]~27_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[16]~588_combout\);

-- Location: FF_X24_Y18_N17
\mips_cpu|dp|ID_EX|q[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[16]~588_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(95));

-- Location: LCCOMB_X24_Y18_N2
\mips_cpu|dp|fwd_after_srca|y[16]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[16]~56_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[63]~27_combout\))) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(95)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(95),
	datab => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q[63]~27_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[16]~56_combout\);

-- Location: LCCOMB_X24_Y18_N28
\mips_cpu|dp|fwd_after_srca|y[16]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[16]~57_combout\ = (\mips_cpu|dp|fwd_after_srca|y[16]~56_combout\) # ((\mips_cpu|dp|EX_MEM|q\(53) & \mips_cpu|fwd|ForwardC[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|EX_MEM|q\(53),
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[16]~56_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[16]~57_combout\);

-- Location: FF_X29_Y17_N3
\mips_cpu|dp|IF_ID|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(0));

-- Location: LCCOMB_X24_Y18_N0
\mips_cpu|dp|sl16|y[16]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[16]~27_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & ((\mips_cpu|dp|IF_ID|q\(0)))) # (!\mips_cpu|c|md|Decoder0~3_combout\ & (\mips_cpu|dp|sze|y[31]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|sze|y[31]~0_combout\,
	datab => \mips_cpu|c|md|Decoder0~3_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(0),
	combout => \mips_cpu|dp|sl16|y[16]~27_combout\);

-- Location: FF_X24_Y18_N1
\mips_cpu|dp|ID_EX|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[16]~27_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(31));

-- Location: LCCOMB_X24_Y18_N10
\mips_cpu|dp|alu|b2[16]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[16]~38_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (!\mips_cpu|dp|ID_EX|q\(31))) # (!\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q[63]~27_combout\) # (!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|ID_EX|q\(31),
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datad => \mips_cpu|dp|ID_EX|q[63]~27_combout\,
	combout => \mips_cpu|dp|alu|b2[16]~38_combout\);

-- Location: LCCOMB_X24_Y18_N20
\mips_cpu|dp|alu|b2[16]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[16]~39_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ ((((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|fwd_after_writedata|y[16]~54_combout\)) # (!\mips_cpu|dp|alu|b2[16]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[16]~38_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|c|ad|Mux0~1_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[16]~54_combout\,
	combout => \mips_cpu|dp|alu|b2[16]~39_combout\);

-- Location: LCCOMB_X30_Y21_N16
\mips_cpu|dp|alu|Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~32_combout\ = ((\mips_cpu|dp|alu|b2[15]~41_combout\ $ (\mips_cpu|dp|fwd_after_srca|y[15]~59_combout\ $ (!\mips_cpu|dp|alu|Add0~31\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~33\ = CARRY((\mips_cpu|dp|alu|b2[15]~41_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[15]~59_combout\) # (!\mips_cpu|dp|alu|Add0~31\))) # (!\mips_cpu|dp|alu|b2[15]~41_combout\ & (\mips_cpu|dp|fwd_after_srca|y[15]~59_combout\ & 
-- !\mips_cpu|dp|alu|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[15]~41_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[15]~59_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~31\,
	combout => \mips_cpu|dp|alu|Add0~32_combout\,
	cout => \mips_cpu|dp|alu|Add0~33\);

-- Location: LCCOMB_X30_Y21_N18
\mips_cpu|dp|alu|Add0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~34_combout\ = (\mips_cpu|dp|fwd_after_srca|y[16]~57_combout\ & ((\mips_cpu|dp|alu|b2[16]~39_combout\ & (\mips_cpu|dp|alu|Add0~33\ & VCC)) # (!\mips_cpu|dp|alu|b2[16]~39_combout\ & (!\mips_cpu|dp|alu|Add0~33\)))) # 
-- (!\mips_cpu|dp|fwd_after_srca|y[16]~57_combout\ & ((\mips_cpu|dp|alu|b2[16]~39_combout\ & (!\mips_cpu|dp|alu|Add0~33\)) # (!\mips_cpu|dp|alu|b2[16]~39_combout\ & ((\mips_cpu|dp|alu|Add0~33\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~35\ = CARRY((\mips_cpu|dp|fwd_after_srca|y[16]~57_combout\ & (!\mips_cpu|dp|alu|b2[16]~39_combout\ & !\mips_cpu|dp|alu|Add0~33\)) # (!\mips_cpu|dp|fwd_after_srca|y[16]~57_combout\ & ((!\mips_cpu|dp|alu|Add0~33\) # 
-- (!\mips_cpu|dp|alu|b2[16]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[16]~57_combout\,
	datab => \mips_cpu|dp|alu|b2[16]~39_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~33\,
	combout => \mips_cpu|dp|alu|Add0~34_combout\,
	cout => \mips_cpu|dp|alu|Add0~35\);

-- Location: LCCOMB_X30_Y21_N20
\mips_cpu|dp|alu|Add0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~36_combout\ = ((\mips_cpu|dp|alu|b2[17]~37_combout\ $ (\mips_cpu|dp|fwd_after_srca|y[17]~55_combout\ $ (!\mips_cpu|dp|alu|Add0~35\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~37\ = CARRY((\mips_cpu|dp|alu|b2[17]~37_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[17]~55_combout\) # (!\mips_cpu|dp|alu|Add0~35\))) # (!\mips_cpu|dp|alu|b2[17]~37_combout\ & (\mips_cpu|dp|fwd_after_srca|y[17]~55_combout\ & 
-- !\mips_cpu|dp|alu|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[17]~37_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[17]~55_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~35\,
	combout => \mips_cpu|dp|alu|Add0~36_combout\,
	cout => \mips_cpu|dp|alu|Add0~37\);

-- Location: LCCOMB_X29_Y18_N10
\mips_cpu|dp|alu|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux14~1_combout\ = (\mips_cpu|dp|alu|Mux14~0_combout\) # ((!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|dp|alu|Add0~36_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux14~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Add0~36_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux14~1_combout\);

-- Location: FF_X29_Y18_N11
\mips_cpu|dp|EX_MEM|q[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux14~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(54));

-- Location: FF_X24_Y20_N29
\mips_cpu|dp|MEM_WB|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(54),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(22));

-- Location: LCCOMB_X26_Y18_N4
\Timer|CompareR~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~17_combout\ = (\mips_cpu|dp|EX_MEM|q\(22)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|EX_MEM|q\(22),
	combout => \Timer|CompareR~17_combout\);

-- Location: FF_X26_Y18_N5
\Timer|CompareR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~17_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(17));

-- Location: LCCOMB_X26_Y18_N16
\mips_cpu|dp|MEM_WB|q[54]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[54]~17_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(17)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(17),
	datab => \Timer|CompareR\(17),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[54]~17_combout\);

-- Location: M9K_X25_Y18_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A333AA44AA3AA33AA3AAA33A33AA3A992DD22333",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|EX_MEM|q\(3),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: FF_X26_Y18_N17
\mips_cpu|dp|MEM_WB|q[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[54]~17_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(17),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(54));

-- Location: LCCOMB_X24_Y20_N28
\mips_cpu|dp|ID_EX|q[64]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[64]~26_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(54)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(22),
	datad => \mips_cpu|dp|MEM_WB|q\(54),
	combout => \mips_cpu|dp|ID_EX|q[64]~26_combout\);

-- Location: LCCOMB_X29_Y18_N18
\mips_cpu|dp|fwd_after_writedata|y[17]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[17]~64_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[17]~53_combout\) # ((\mips_cpu|dp|ID_EX|q[64]~26_combout\ & \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[64]~26_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[17]~53_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[17]~64_combout\);

-- Location: FF_X29_Y18_N19
\mips_cpu|dp|EX_MEM|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[17]~64_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(22));

-- Location: FF_X26_Y21_N19
\mips_cpu|dp|MEM_WB|q[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[55]~16_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(18),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(55));

-- Location: FF_X21_Y19_N27
\mips_cpu|dp|MEM_WB|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(55),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(23));

-- Location: LCCOMB_X21_Y19_N26
\mips_cpu|dp|ID_EX|q[65]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[65]~25_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(55))) # (!\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|MEM_WB|q\(55),
	datac => \mips_cpu|dp|MEM_WB|q\(23),
	datad => \mips_cpu|c|MEM_WB|q\(0),
	combout => \mips_cpu|dp|ID_EX|q[65]~25_combout\);

-- Location: LCCOMB_X27_Y19_N10
\mips_cpu|dp|ID_EX|q[65]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[65]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[65]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[65]~25_combout\,
	combout => \mips_cpu|dp|ID_EX|q[65]~feeder_combout\);

-- Location: FF_X27_Y19_N11
\mips_cpu|dp|ID_EX|q[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[65]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux13~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(65));

-- Location: LCCOMB_X27_Y19_N20
\mips_cpu|dp|fwd_after_writedata|y[18]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[18]~52_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & ((\mips_cpu|dp|ID_EX|q\(65)) # ((\mips_cpu|fwd|ForwardD[0]~6_combout\ & \mips_cpu|dp|EX_MEM|q\(55))))) # 
-- (!\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & (\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|dp|EX_MEM|q\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datab => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(55),
	datad => \mips_cpu|dp|ID_EX|q\(65),
	combout => \mips_cpu|dp|fwd_after_writedata|y[18]~52_combout\);

-- Location: LCCOMB_X27_Y19_N0
\mips_cpu|dp|fwd_after_writedata|y[18]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[18]~72_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[18]~52_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & \mips_cpu|dp|ID_EX|q[65]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datab => \mips_cpu|dp|ID_EX|q[65]~25_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[18]~52_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[18]~72_combout\);

-- Location: LCCOMB_X27_Y19_N18
\mips_cpu|dp|srcbmux|y[18]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[18]~29_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(33))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[18]~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|ID_EX|q\(33),
	datad => \mips_cpu|dp|fwd_after_writedata|y[18]~72_combout\,
	combout => \mips_cpu|dp|srcbmux|y[18]~29_combout\);

-- Location: LCCOMB_X27_Y19_N12
\mips_cpu|dp|alu|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux13~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[18]~53_combout\ & ((\mips_cpu|dp|srcbmux|y[18]~29_combout\) # (\mips_cpu|c|ad|Mux2~1_combout\))) # (!\mips_cpu|dp|fwd_after_srca|y[18]~53_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[18]~29_combout\ & \mips_cpu|c|ad|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[18]~53_combout\,
	datab => \mips_cpu|dp|srcbmux|y[18]~29_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux13~0_combout\);

-- Location: LCCOMB_X27_Y19_N16
\mips_cpu|dp|alu|b2[18]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[18]~34_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q\(33))))) # (!\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q[65]~25_combout\)) # (!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datab => \mips_cpu|dp|ID_EX|q[65]~25_combout\,
	datac => \mips_cpu|dp|ID_EX|q\(33),
	datad => \mips_cpu|c|ID_EX|q\(10),
	combout => \mips_cpu|dp|alu|b2[18]~34_combout\);

-- Location: LCCOMB_X27_Y19_N26
\mips_cpu|dp|alu|b2[18]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[18]~35_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ ((((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|fwd_after_writedata|y[18]~52_combout\)) # (!\mips_cpu|dp|alu|b2[18]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|dp|alu|b2[18]~34_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|fwd_after_writedata|y[18]~52_combout\,
	combout => \mips_cpu|dp|alu|b2[18]~35_combout\);

-- Location: LCCOMB_X30_Y21_N22
\mips_cpu|dp|alu|Add0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~38_combout\ = (\mips_cpu|dp|fwd_after_srca|y[18]~53_combout\ & ((\mips_cpu|dp|alu|b2[18]~35_combout\ & (\mips_cpu|dp|alu|Add0~37\ & VCC)) # (!\mips_cpu|dp|alu|b2[18]~35_combout\ & (!\mips_cpu|dp|alu|Add0~37\)))) # 
-- (!\mips_cpu|dp|fwd_after_srca|y[18]~53_combout\ & ((\mips_cpu|dp|alu|b2[18]~35_combout\ & (!\mips_cpu|dp|alu|Add0~37\)) # (!\mips_cpu|dp|alu|b2[18]~35_combout\ & ((\mips_cpu|dp|alu|Add0~37\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~39\ = CARRY((\mips_cpu|dp|fwd_after_srca|y[18]~53_combout\ & (!\mips_cpu|dp|alu|b2[18]~35_combout\ & !\mips_cpu|dp|alu|Add0~37\)) # (!\mips_cpu|dp|fwd_after_srca|y[18]~53_combout\ & ((!\mips_cpu|dp|alu|Add0~37\) # 
-- (!\mips_cpu|dp|alu|b2[18]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[18]~53_combout\,
	datab => \mips_cpu|dp|alu|b2[18]~35_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~37\,
	combout => \mips_cpu|dp|alu|Add0~38_combout\,
	cout => \mips_cpu|dp|alu|Add0~39\);

-- Location: LCCOMB_X31_Y20_N20
\mips_cpu|dp|alu|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux13~1_combout\ = (\mips_cpu|dp|alu|Mux13~0_combout\) # ((!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux13~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~38_combout\,
	combout => \mips_cpu|dp|alu|Mux13~1_combout\);

-- Location: FF_X31_Y20_N21
\mips_cpu|dp|EX_MEM|q[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux13~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(55));

-- Location: FF_X16_Y20_N19
\mips_cpu|dp|rf|R5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(18));

-- Location: FF_X15_Y20_N9
\mips_cpu|dp|rf|R4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(18));

-- Location: LCCOMB_X15_Y20_N8
\mips_cpu|dp|fwd_before_srca|y[18]~538\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~538_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R5\(18)) # ((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|rf|R4\(18) & !\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R5\(18),
	datac => \mips_cpu|dp|rf|R4\(18),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~538_combout\);

-- Location: FF_X16_Y20_N29
\mips_cpu|dp|rf|R7[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(18));

-- Location: FF_X17_Y22_N19
\mips_cpu|dp|rf|R6[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(18));

-- Location: LCCOMB_X16_Y20_N28
\mips_cpu|dp|fwd_before_srca|y[18]~539\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~539_combout\ = (\mips_cpu|dp|fwd_before_srca|y[18]~538_combout\ & (((\mips_cpu|dp|rf|R7\(18))) # (!\mips_cpu|dp|IF_ID|q\(22)))) # (!\mips_cpu|dp|fwd_before_srca|y[18]~538_combout\ & (\mips_cpu|dp|IF_ID|q\(22) & 
-- ((\mips_cpu|dp|rf|R6\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[18]~538_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R7\(18),
	datad => \mips_cpu|dp|rf|R6\(18),
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~539_combout\);

-- Location: FF_X17_Y24_N11
\mips_cpu|dp|rf|R3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(18));

-- Location: FF_X16_Y24_N25
\mips_cpu|dp|rf|R1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(18));

-- Location: FF_X17_Y24_N25
\mips_cpu|dp|rf|R2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(18));

-- Location: LCCOMB_X16_Y24_N24
\mips_cpu|dp|fwd_before_srca|y[18]~540\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~540_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (\mips_cpu|dp|ID_EX|q[101]~34_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|rf|R2\(18)))) # 
-- (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (\mips_cpu|dp|rf|R1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R1\(18),
	datad => \mips_cpu|dp|rf|R2\(18),
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~540_combout\);

-- Location: LCCOMB_X17_Y24_N10
\mips_cpu|dp|fwd_before_srca|y[18]~541\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~541_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[18]~540_combout\ & ((\mips_cpu|dp|rf|R3\(18)))) # (!\mips_cpu|dp|fwd_before_srca|y[18]~540_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[18]~539_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[18]~540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[18]~539_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datac => \mips_cpu|dp|rf|R3\(18),
	datad => \mips_cpu|dp|fwd_before_srca|y[18]~540_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~541_combout\);

-- Location: FF_X21_Y24_N19
\mips_cpu|dp|rf|R10[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(18));

-- Location: FF_X21_Y24_N13
\mips_cpu|dp|rf|R8[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(18));

-- Location: LCCOMB_X21_Y24_N18
\mips_cpu|dp|fwd_before_srca|y[18]~536\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~536_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21)) # ((\mips_cpu|dp|rf|R10\(18))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R8\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R10\(18),
	datad => \mips_cpu|dp|rf|R8\(18),
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~536_combout\);

-- Location: FF_X20_Y25_N9
\mips_cpu|dp|rf|R9[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(18));

-- Location: FF_X20_Y25_N3
\mips_cpu|dp|rf|R11[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(18));

-- Location: LCCOMB_X20_Y25_N8
\mips_cpu|dp|fwd_before_srca|y[18]~537\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~537_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[18]~536_combout\ & ((\mips_cpu|dp|rf|R11\(18)))) # (!\mips_cpu|dp|fwd_before_srca|y[18]~536_combout\ & (\mips_cpu|dp|rf|R9\(18))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[18]~536_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|fwd_before_srca|y[18]~536_combout\,
	datac => \mips_cpu|dp|rf|R9\(18),
	datad => \mips_cpu|dp|rf|R11\(18),
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~537_combout\);

-- Location: LCCOMB_X21_Y19_N12
\mips_cpu|dp|fwd_before_srca|y[18]~542\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~542_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~32_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[18]~537_combout\))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (\mips_cpu|dp|fwd_before_srca|y[18]~541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[18]~541_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[18]~537_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~542_combout\);

-- Location: FF_X20_Y23_N19
\mips_cpu|dp|rf|R13[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(18));

-- Location: FF_X19_Y23_N3
\mips_cpu|dp|rf|R12[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(18));

-- Location: LCCOMB_X20_Y23_N18
\mips_cpu|dp|fwd_before_srca|y[18]~543\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~543_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|IF_ID|q\(21))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R13\(18))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|rf|R12\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R13\(18),
	datad => \mips_cpu|dp|rf|R12\(18),
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~543_combout\);

-- Location: FF_X20_Y19_N23
\mips_cpu|dp|rf|R14[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(18));

-- Location: FF_X27_Y19_N23
\mips_cpu|dp|rf|R15[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(18));

-- Location: LCCOMB_X20_Y19_N22
\mips_cpu|dp|fwd_before_srca|y[18]~544\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~544_combout\ = (\mips_cpu|dp|fwd_before_srca|y[18]~543_combout\ & (((\mips_cpu|dp|rf|R15\(18))) # (!\mips_cpu|dp|IF_ID|q\(22)))) # (!\mips_cpu|dp|fwd_before_srca|y[18]~543_combout\ & (\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R14\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[18]~543_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R14\(18),
	datad => \mips_cpu|dp|rf|R15\(18),
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~544_combout\);

-- Location: FF_X11_Y17_N23
\mips_cpu|dp|rf|R18[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(18));

-- Location: FF_X11_Y17_N5
\mips_cpu|dp|rf|R22[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(18));

-- Location: LCCOMB_X11_Y17_N4
\mips_cpu|dp|fwd_before_srca|y[18]~526\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~526_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R22\(18)) # (\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R18\(18) & ((!\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(18),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R22\(18),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~526_combout\);

-- Location: FF_X11_Y16_N29
\mips_cpu|dp|rf|R26[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(18));

-- Location: FF_X11_Y16_N7
\mips_cpu|dp|rf|R30[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(18));

-- Location: LCCOMB_X11_Y16_N28
\mips_cpu|dp|fwd_before_srca|y[18]~527\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~527_combout\ = (\mips_cpu|dp|fwd_before_srca|y[18]~526_combout\ & (((\mips_cpu|dp|rf|R30\(18))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[18]~526_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R26\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[18]~526_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R26\(18),
	datad => \mips_cpu|dp|rf|R30\(18),
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~527_combout\);

-- Location: FF_X11_Y21_N15
\mips_cpu|dp|rf|R19[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(18));

-- Location: LCCOMB_X12_Y21_N4
\mips_cpu|dp|fwd_before_srca|y[18]~533\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~533_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R23\(18))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R19\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R23\(18),
	datad => \mips_cpu|dp|rf|R19\(18),
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~533_combout\);

-- Location: FF_X11_Y21_N29
\mips_cpu|dp|rf|R27[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(18));

-- Location: FF_X12_Y21_N23
\mips_cpu|dp|rf|R31[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(18));

-- Location: LCCOMB_X11_Y21_N28
\mips_cpu|dp|fwd_before_srca|y[18]~534\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~534_combout\ = (\mips_cpu|dp|fwd_before_srca|y[18]~533_combout\ & (((\mips_cpu|dp|rf|R31\(18))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[18]~533_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R27\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[18]~533_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R27\(18),
	datad => \mips_cpu|dp|rf|R31\(18),
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~534_combout\);

-- Location: FF_X11_Y20_N11
\mips_cpu|dp|rf|R24[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(18));

-- Location: FF_X12_Y20_N31
\mips_cpu|dp|rf|R16[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(18));

-- Location: LCCOMB_X11_Y20_N10
\mips_cpu|dp|fwd_before_srca|y[18]~530\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~530_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R24\(18))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R16\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R24\(18),
	datad => \mips_cpu|dp|rf|R16\(18),
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~530_combout\);

-- Location: FF_X12_Y20_N13
\mips_cpu|dp|rf|R20[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(18));

-- Location: FF_X11_Y20_N21
\mips_cpu|dp|rf|R28[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(18));

-- Location: LCCOMB_X12_Y20_N12
\mips_cpu|dp|fwd_before_srca|y[18]~531\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~531_combout\ = (\mips_cpu|dp|fwd_before_srca|y[18]~530_combout\ & (((\mips_cpu|dp|rf|R28\(18))) # (!\mips_cpu|dp|IF_ID|q\(23)))) # (!\mips_cpu|dp|fwd_before_srca|y[18]~530_combout\ & (\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R20\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[18]~530_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R20\(18),
	datad => \mips_cpu|dp|rf|R28\(18),
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~531_combout\);

-- Location: FF_X17_Y16_N9
\mips_cpu|dp|rf|R21[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(18));

-- Location: FF_X17_Y16_N27
\mips_cpu|dp|rf|R29[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(18));

-- Location: FF_X16_Y16_N5
\mips_cpu|dp|rf|R25[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(18));

-- Location: FF_X16_Y16_N23
\mips_cpu|dp|rf|R17[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(18));

-- Location: LCCOMB_X16_Y16_N22
\mips_cpu|dp|fwd_before_srca|y[18]~528\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~528_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R25\(18)) # ((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|rf|R17\(18) & !\mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R25\(18),
	datac => \mips_cpu|dp|rf|R17\(18),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~528_combout\);

-- Location: LCCOMB_X17_Y16_N26
\mips_cpu|dp|fwd_before_srca|y[18]~529\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~529_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[18]~528_combout\ & ((\mips_cpu|dp|rf|R29\(18)))) # (!\mips_cpu|dp|fwd_before_srca|y[18]~528_combout\ & (\mips_cpu|dp|rf|R21\(18))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[18]~528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R21\(18),
	datac => \mips_cpu|dp|rf|R29\(18),
	datad => \mips_cpu|dp|fwd_before_srca|y[18]~528_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~529_combout\);

-- Location: LCCOMB_X21_Y19_N24
\mips_cpu|dp|fwd_before_srca|y[18]~532\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~532_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[18]~529_combout\) # (\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[18]~531_combout\ & 
-- ((!\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|fwd_before_srca|y[18]~531_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[18]~529_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~532_combout\);

-- Location: LCCOMB_X21_Y19_N18
\mips_cpu|dp|fwd_before_srca|y[18]~535\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~535_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[18]~532_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[18]~534_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[18]~532_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[18]~527_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[18]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[18]~527_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|fwd_before_srca|y[18]~534_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[18]~532_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~535_combout\);

-- Location: LCCOMB_X21_Y19_N30
\mips_cpu|dp|fwd_before_srca|y[18]~545\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~545_combout\ = (\mips_cpu|dp|fwd_before_srca|y[18]~542_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[18]~544_combout\) # ((!\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[18]~542_combout\ & 
-- (((\mips_cpu|dp|ID_EX|q[101]~33_combout\ & \mips_cpu|dp|fwd_before_srca|y[18]~535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[18]~542_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[18]~544_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[18]~535_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~545_combout\);

-- Location: LCCOMB_X21_Y19_N10
\mips_cpu|dp|fwd_before_srca|y[18]~546\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[18]~546_combout\ = (\mips_cpu|fwd|ForwardA~3_combout\ & ((\mips_cpu|dp|ID_EX|q[65]~25_combout\) # ((!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & \mips_cpu|dp|fwd_before_srca|y[18]~545_combout\)))) # 
-- (!\mips_cpu|fwd|ForwardA~3_combout\ & (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & (\mips_cpu|dp|fwd_before_srca|y[18]~545_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardA~3_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[18]~545_combout\,
	datad => \mips_cpu|dp|ID_EX|q[65]~25_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[18]~546_combout\);

-- Location: FF_X21_Y19_N11
\mips_cpu|dp|ID_EX|q[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[18]~546_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(97));

-- Location: LCCOMB_X21_Y19_N20
\mips_cpu|dp|fwd_after_srca|y[18]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[18]~52_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q[65]~25_combout\)) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q\(97))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datab => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|dp|ID_EX|q[65]~25_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(97),
	combout => \mips_cpu|dp|fwd_after_srca|y[18]~52_combout\);

-- Location: LCCOMB_X21_Y19_N22
\mips_cpu|dp|fwd_after_srca|y[18]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[18]~53_combout\ = (\mips_cpu|dp|fwd_after_srca|y[18]~52_combout\) # ((\mips_cpu|fwd|ForwardC[0]~3_combout\ & \mips_cpu|dp|EX_MEM|q\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(55),
	datad => \mips_cpu|dp|fwd_after_srca|y[18]~52_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[18]~53_combout\);

-- Location: LCCOMB_X30_Y21_N24
\mips_cpu|dp|alu|Add0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~40_combout\ = ((\mips_cpu|dp|fwd_after_srca|y[19]~51_combout\ $ (\mips_cpu|dp|alu|b2[19]~33_combout\ $ (!\mips_cpu|dp|alu|Add0~39\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~41\ = CARRY((\mips_cpu|dp|fwd_after_srca|y[19]~51_combout\ & ((\mips_cpu|dp|alu|b2[19]~33_combout\) # (!\mips_cpu|dp|alu|Add0~39\))) # (!\mips_cpu|dp|fwd_after_srca|y[19]~51_combout\ & (\mips_cpu|dp|alu|b2[19]~33_combout\ & 
-- !\mips_cpu|dp|alu|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[19]~51_combout\,
	datab => \mips_cpu|dp|alu|b2[19]~33_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~39\,
	combout => \mips_cpu|dp|alu|Add0~40_combout\,
	cout => \mips_cpu|dp|alu|Add0~41\);

-- Location: LCCOMB_X30_Y21_N26
\mips_cpu|dp|alu|Add0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~42_combout\ = (\mips_cpu|dp|fwd_after_srca|y[20]~49_combout\ & ((\mips_cpu|dp|alu|b2[20]~31_combout\ & (\mips_cpu|dp|alu|Add0~41\ & VCC)) # (!\mips_cpu|dp|alu|b2[20]~31_combout\ & (!\mips_cpu|dp|alu|Add0~41\)))) # 
-- (!\mips_cpu|dp|fwd_after_srca|y[20]~49_combout\ & ((\mips_cpu|dp|alu|b2[20]~31_combout\ & (!\mips_cpu|dp|alu|Add0~41\)) # (!\mips_cpu|dp|alu|b2[20]~31_combout\ & ((\mips_cpu|dp|alu|Add0~41\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~43\ = CARRY((\mips_cpu|dp|fwd_after_srca|y[20]~49_combout\ & (!\mips_cpu|dp|alu|b2[20]~31_combout\ & !\mips_cpu|dp|alu|Add0~41\)) # (!\mips_cpu|dp|fwd_after_srca|y[20]~49_combout\ & ((!\mips_cpu|dp|alu|Add0~41\) # 
-- (!\mips_cpu|dp|alu|b2[20]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[20]~49_combout\,
	datab => \mips_cpu|dp|alu|b2[20]~31_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~41\,
	combout => \mips_cpu|dp|alu|Add0~42_combout\,
	cout => \mips_cpu|dp|alu|Add0~43\);

-- Location: LCCOMB_X27_Y19_N30
\mips_cpu|dp|srcbmux|y[20]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[20]~27_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(35)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[20]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|fwd_after_writedata|y[20]~69_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(35),
	combout => \mips_cpu|dp|srcbmux|y[20]~27_combout\);

-- Location: LCCOMB_X31_Y20_N12
\mips_cpu|dp|alu|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux11~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[20]~49_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|srcbmux|y[20]~27_combout\))) # (!\mips_cpu|dp|fwd_after_srca|y[20]~49_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|srcbmux|y[20]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[20]~49_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[20]~27_combout\,
	combout => \mips_cpu|dp|alu|Mux11~0_combout\);

-- Location: LCCOMB_X31_Y20_N8
\mips_cpu|dp|alu|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux11~1_combout\ = (\mips_cpu|dp|alu|Mux11~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Add0~42_combout\,
	datad => \mips_cpu|dp|alu|Mux11~0_combout\,
	combout => \mips_cpu|dp|alu|Mux11~1_combout\);

-- Location: FF_X31_Y20_N9
\mips_cpu|dp|EX_MEM|q[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux11~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(57));

-- Location: LCCOMB_X26_Y20_N16
\mips_cpu|dp|fwd_after_srca|y[20]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[20]~49_combout\ = (\mips_cpu|dp|fwd_after_srca|y[20]~48_combout\) # ((\mips_cpu|fwd|ForwardC[0]~3_combout\ & \mips_cpu|dp|EX_MEM|q\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|dp|fwd_after_srca|y[20]~48_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(57),
	combout => \mips_cpu|dp|fwd_after_srca|y[20]~49_combout\);

-- Location: LCCOMB_X30_Y21_N28
\mips_cpu|dp|alu|Add0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~44_combout\ = ((\mips_cpu|dp|fwd_after_srca|y[21]~47_combout\ $ (\mips_cpu|dp|alu|b2[21]~29_combout\ $ (!\mips_cpu|dp|alu|Add0~43\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~45\ = CARRY((\mips_cpu|dp|fwd_after_srca|y[21]~47_combout\ & ((\mips_cpu|dp|alu|b2[21]~29_combout\) # (!\mips_cpu|dp|alu|Add0~43\))) # (!\mips_cpu|dp|fwd_after_srca|y[21]~47_combout\ & (\mips_cpu|dp|alu|b2[21]~29_combout\ & 
-- !\mips_cpu|dp|alu|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[21]~47_combout\,
	datab => \mips_cpu|dp|alu|b2[21]~29_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~43\,
	combout => \mips_cpu|dp|alu|Add0~44_combout\,
	cout => \mips_cpu|dp|alu|Add0~45\);

-- Location: LCCOMB_X30_Y21_N30
\mips_cpu|dp|alu|Add0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~46_combout\ = (\mips_cpu|dp|alu|b2[22]~27_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[22]~45_combout\ & (\mips_cpu|dp|alu|Add0~45\ & VCC)) # (!\mips_cpu|dp|fwd_after_srca|y[22]~45_combout\ & (!\mips_cpu|dp|alu|Add0~45\)))) # 
-- (!\mips_cpu|dp|alu|b2[22]~27_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[22]~45_combout\ & (!\mips_cpu|dp|alu|Add0~45\)) # (!\mips_cpu|dp|fwd_after_srca|y[22]~45_combout\ & ((\mips_cpu|dp|alu|Add0~45\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~47\ = CARRY((\mips_cpu|dp|alu|b2[22]~27_combout\ & (!\mips_cpu|dp|fwd_after_srca|y[22]~45_combout\ & !\mips_cpu|dp|alu|Add0~45\)) # (!\mips_cpu|dp|alu|b2[22]~27_combout\ & ((!\mips_cpu|dp|alu|Add0~45\) # 
-- (!\mips_cpu|dp|fwd_after_srca|y[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[22]~27_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[22]~45_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~45\,
	combout => \mips_cpu|dp|alu|Add0~46_combout\,
	cout => \mips_cpu|dp|alu|Add0~47\);

-- Location: LCCOMB_X30_Y20_N0
\mips_cpu|dp|alu|Add0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~48_combout\ = ((\mips_cpu|dp|fwd_after_srca|y[23]~43_combout\ $ (\mips_cpu|dp|alu|b2[23]~26_combout\ $ (!\mips_cpu|dp|alu|Add0~47\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~49\ = CARRY((\mips_cpu|dp|fwd_after_srca|y[23]~43_combout\ & ((\mips_cpu|dp|alu|b2[23]~26_combout\) # (!\mips_cpu|dp|alu|Add0~47\))) # (!\mips_cpu|dp|fwd_after_srca|y[23]~43_combout\ & (\mips_cpu|dp|alu|b2[23]~26_combout\ & 
-- !\mips_cpu|dp|alu|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[23]~43_combout\,
	datab => \mips_cpu|dp|alu|b2[23]~26_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~47\,
	combout => \mips_cpu|dp|alu|Add0~48_combout\,
	cout => \mips_cpu|dp|alu|Add0~49\);

-- Location: LCCOMB_X30_Y20_N2
\mips_cpu|dp|alu|Add0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~50_combout\ = (\mips_cpu|dp|fwd_after_srca|y[24]~41_combout\ & ((\mips_cpu|dp|alu|b2[24]~25_combout\ & (\mips_cpu|dp|alu|Add0~49\ & VCC)) # (!\mips_cpu|dp|alu|b2[24]~25_combout\ & (!\mips_cpu|dp|alu|Add0~49\)))) # 
-- (!\mips_cpu|dp|fwd_after_srca|y[24]~41_combout\ & ((\mips_cpu|dp|alu|b2[24]~25_combout\ & (!\mips_cpu|dp|alu|Add0~49\)) # (!\mips_cpu|dp|alu|b2[24]~25_combout\ & ((\mips_cpu|dp|alu|Add0~49\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~51\ = CARRY((\mips_cpu|dp|fwd_after_srca|y[24]~41_combout\ & (!\mips_cpu|dp|alu|b2[24]~25_combout\ & !\mips_cpu|dp|alu|Add0~49\)) # (!\mips_cpu|dp|fwd_after_srca|y[24]~41_combout\ & ((!\mips_cpu|dp|alu|Add0~49\) # 
-- (!\mips_cpu|dp|alu|b2[24]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[24]~41_combout\,
	datab => \mips_cpu|dp|alu|b2[24]~25_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~49\,
	combout => \mips_cpu|dp|alu|Add0~50_combout\,
	cout => \mips_cpu|dp|alu|Add0~51\);

-- Location: LCCOMB_X30_Y20_N4
\mips_cpu|dp|alu|Add0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~52_combout\ = ((\mips_cpu|dp|alu|b2[25]~24_combout\ $ (\mips_cpu|dp|fwd_after_srca|y[25]~39_combout\ $ (!\mips_cpu|dp|alu|Add0~51\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~53\ = CARRY((\mips_cpu|dp|alu|b2[25]~24_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[25]~39_combout\) # (!\mips_cpu|dp|alu|Add0~51\))) # (!\mips_cpu|dp|alu|b2[25]~24_combout\ & (\mips_cpu|dp|fwd_after_srca|y[25]~39_combout\ & 
-- !\mips_cpu|dp|alu|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[25]~24_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[25]~39_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~51\,
	combout => \mips_cpu|dp|alu|Add0~52_combout\,
	cout => \mips_cpu|dp|alu|Add0~53\);

-- Location: LCCOMB_X30_Y20_N6
\mips_cpu|dp|alu|Add0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~54_combout\ = (\mips_cpu|dp|alu|b2[26]~23_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[26]~37_combout\ & (\mips_cpu|dp|alu|Add0~53\ & VCC)) # (!\mips_cpu|dp|fwd_after_srca|y[26]~37_combout\ & (!\mips_cpu|dp|alu|Add0~53\)))) # 
-- (!\mips_cpu|dp|alu|b2[26]~23_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[26]~37_combout\ & (!\mips_cpu|dp|alu|Add0~53\)) # (!\mips_cpu|dp|fwd_after_srca|y[26]~37_combout\ & ((\mips_cpu|dp|alu|Add0~53\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~55\ = CARRY((\mips_cpu|dp|alu|b2[26]~23_combout\ & (!\mips_cpu|dp|fwd_after_srca|y[26]~37_combout\ & !\mips_cpu|dp|alu|Add0~53\)) # (!\mips_cpu|dp|alu|b2[26]~23_combout\ & ((!\mips_cpu|dp|alu|Add0~53\) # 
-- (!\mips_cpu|dp|fwd_after_srca|y[26]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[26]~23_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[26]~37_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~53\,
	combout => \mips_cpu|dp|alu|Add0~54_combout\,
	cout => \mips_cpu|dp|alu|Add0~55\);

-- Location: LCCOMB_X29_Y19_N8
\mips_cpu|dp|srcbmux|y[26]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[26]~21_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(41))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[26]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(41),
	datab => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|fwd_after_writedata|y[26]~40_combout\,
	combout => \mips_cpu|dp|srcbmux|y[26]~21_combout\);

-- Location: LCCOMB_X30_Y20_N18
\mips_cpu|dp|alu|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux5~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[26]~37_combout\ & ((\mips_cpu|dp|srcbmux|y[26]~21_combout\) # (\mips_cpu|c|ad|Mux2~1_combout\))) # (!\mips_cpu|dp|fwd_after_srca|y[26]~37_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[26]~21_combout\ & \mips_cpu|c|ad|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[26]~37_combout\,
	datac => \mips_cpu|dp|srcbmux|y[26]~21_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux5~0_combout\);

-- Location: LCCOMB_X30_Y20_N28
\mips_cpu|dp|alu|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux5~1_combout\ = (\mips_cpu|dp|alu|Mux5~0_combout\) # ((\mips_cpu|dp|alu|Add0~54_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~54_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Mux5~0_combout\,
	combout => \mips_cpu|dp|alu|Mux5~1_combout\);

-- Location: FF_X30_Y20_N29
\mips_cpu|dp|EX_MEM|q[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux5~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(63));

-- Location: FF_X23_Y19_N17
\mips_cpu|dp|MEM_WB|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(63),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(31));

-- Location: LCCOMB_X26_Y22_N2
\Timer|CompareR~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~8_combout\ = (\mips_cpu|dp|EX_MEM|q\(31)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|EX_MEM|q\(31),
	combout => \Timer|CompareR~8_combout\);

-- Location: FF_X26_Y22_N3
\Timer|CompareR[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~8_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(26));

-- Location: LCCOMB_X26_Y22_N22
\mips_cpu|dp|MEM_WB|q[63]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[63]~8_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(26)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(26),
	datab => \Timer|CompareR\(26),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[63]~8_combout\);

-- Location: FF_X26_Y22_N23
\mips_cpu|dp|MEM_WB|q[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[63]~8_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(26),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(63));

-- Location: LCCOMB_X23_Y19_N16
\mips_cpu|dp|ID_EX|q[73]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[73]~17_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(63)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(31),
	datad => \mips_cpu|dp|MEM_WB|q\(63),
	combout => \mips_cpu|dp|ID_EX|q[73]~17_combout\);

-- Location: LCCOMB_X26_Y19_N10
\mips_cpu|dp|ID_EX|q[73]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[73]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[73]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[73]~17_combout\,
	combout => \mips_cpu|dp|ID_EX|q[73]~feeder_combout\);

-- Location: FF_X26_Y19_N11
\mips_cpu|dp|ID_EX|q[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[73]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux5~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(73));

-- Location: LCCOMB_X28_Y19_N12
\mips_cpu|fwd|ForwardD[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardD[1]~7_combout\ = (\mips_cpu|fwd|ForwardD[1]~0_combout\ & (((!\mips_cpu|fwd|ForwardD[0]~5_combout\) # (!\mips_cpu|fwd|ForwardD[0]~4_combout\)) # (!\mips_cpu|fwd|ForwardD[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~3_combout\,
	datab => \mips_cpu|fwd|ForwardD[0]~4_combout\,
	datac => \mips_cpu|fwd|ForwardD[1]~0_combout\,
	datad => \mips_cpu|fwd|ForwardD[0]~5_combout\,
	combout => \mips_cpu|fwd|ForwardD[1]~7_combout\);

-- Location: LCCOMB_X26_Y19_N26
\mips_cpu|dp|fwd_after_writedata|y[26]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[26]~39_combout\ = (\mips_cpu|fwd|ForwardD[1]~7_combout\ & ((\mips_cpu|fwd|ForwardD[1]~2_combout\ & ((\mips_cpu|dp|ID_EX|q[73]~17_combout\))) # (!\mips_cpu|fwd|ForwardD[1]~2_combout\ & (\mips_cpu|dp|ID_EX|q\(73))))) # 
-- (!\mips_cpu|fwd|ForwardD[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(73)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(73),
	datab => \mips_cpu|fwd|ForwardD[1]~7_combout\,
	datac => \mips_cpu|dp|ID_EX|q[73]~17_combout\,
	datad => \mips_cpu|fwd|ForwardD[1]~2_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[26]~39_combout\);

-- Location: LCCOMB_X29_Y19_N20
\mips_cpu|dp|fwd_after_writedata|y[26]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[26]~40_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|EX_MEM|q\(63)))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|dp|fwd_after_writedata|y[26]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwd_after_writedata|y[26]~39_combout\,
	datac => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(63),
	combout => \mips_cpu|dp|fwd_after_writedata|y[26]~40_combout\);

-- Location: LCCOMB_X29_Y19_N24
\mips_cpu|dp|alu|b2[26]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[26]~23_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(41))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[26]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(41),
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|c|ad|Mux0~1_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[26]~40_combout\,
	combout => \mips_cpu|dp|alu|b2[26]~23_combout\);

-- Location: LCCOMB_X30_Y20_N8
\mips_cpu|dp|alu|Add0~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~56_combout\ = ((\mips_cpu|dp|fwd_after_srca|y[27]~35_combout\ $ (\mips_cpu|dp|alu|b2[27]~22_combout\ $ (!\mips_cpu|dp|alu|Add0~55\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~57\ = CARRY((\mips_cpu|dp|fwd_after_srca|y[27]~35_combout\ & ((\mips_cpu|dp|alu|b2[27]~22_combout\) # (!\mips_cpu|dp|alu|Add0~55\))) # (!\mips_cpu|dp|fwd_after_srca|y[27]~35_combout\ & (\mips_cpu|dp|alu|b2[27]~22_combout\ & 
-- !\mips_cpu|dp|alu|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[27]~35_combout\,
	datab => \mips_cpu|dp|alu|b2[27]~22_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~55\,
	combout => \mips_cpu|dp|alu|Add0~56_combout\,
	cout => \mips_cpu|dp|alu|Add0~57\);

-- Location: LCCOMB_X30_Y19_N0
\mips_cpu|dp|srcbmux|y[27]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[27]~20_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(42))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[27]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(42),
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|fwd_after_writedata|y[27]~38_combout\,
	combout => \mips_cpu|dp|srcbmux|y[27]~20_combout\);

-- Location: LCCOMB_X30_Y20_N24
\mips_cpu|dp|alu|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux4~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[27]~35_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|srcbmux|y[27]~20_combout\))) # (!\mips_cpu|dp|fwd_after_srca|y[27]~35_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|srcbmux|y[27]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[27]~35_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[27]~20_combout\,
	combout => \mips_cpu|dp|alu|Mux4~0_combout\);

-- Location: LCCOMB_X30_Y20_N26
\mips_cpu|dp|alu|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux4~1_combout\ = (\mips_cpu|dp|alu|Mux4~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Add0~56_combout\,
	datad => \mips_cpu|dp|alu|Mux4~0_combout\,
	combout => \mips_cpu|dp|alu|Mux4~1_combout\);

-- Location: FF_X30_Y20_N27
\mips_cpu|dp|EX_MEM|q[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux4~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(64));

-- Location: LCCOMB_X26_Y19_N8
\mips_cpu|dp|ID_EX|q[74]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[74]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[74]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[74]~16_combout\,
	combout => \mips_cpu|dp|ID_EX|q[74]~feeder_combout\);

-- Location: FF_X26_Y19_N9
\mips_cpu|dp|ID_EX|q[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[74]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux4~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(74));

-- Location: LCCOMB_X26_Y19_N24
\mips_cpu|dp|fwd_after_writedata|y[27]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[27]~37_combout\ = (\mips_cpu|fwd|ForwardD[1]~2_combout\ & ((\mips_cpu|fwd|ForwardD[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q[74]~16_combout\)) # (!\mips_cpu|fwd|ForwardD[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q\(74)))))) # 
-- (!\mips_cpu|fwd|ForwardD[1]~2_combout\ & (((\mips_cpu|dp|ID_EX|q\(74)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[1]~2_combout\,
	datab => \mips_cpu|dp|ID_EX|q[74]~16_combout\,
	datac => \mips_cpu|fwd|ForwardD[1]~7_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(74),
	combout => \mips_cpu|dp|fwd_after_writedata|y[27]~37_combout\);

-- Location: LCCOMB_X30_Y19_N24
\mips_cpu|dp|fwd_after_writedata|y[27]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[27]~38_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|dp|EX_MEM|q\(64))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|fwd_after_writedata|y[27]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(64),
	datab => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[27]~37_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[27]~38_combout\);

-- Location: FF_X30_Y19_N25
\mips_cpu|dp|EX_MEM|q[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[27]~38_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(32));

-- Location: LCCOMB_X26_Y22_N24
\Timer|CompareR~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~7_combout\ = (\mips_cpu|dp|EX_MEM|q\(32)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|EX_MEM|q\(32),
	combout => \Timer|CompareR~7_combout\);

-- Location: FF_X26_Y22_N25
\Timer|CompareR[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~7_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(27));

-- Location: LCCOMB_X26_Y22_N4
\mips_cpu|dp|MEM_WB|q[64]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[64]~7_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(27)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(27),
	datab => \Timer|CompareR\(27),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[64]~7_combout\);

-- Location: FF_X26_Y22_N5
\mips_cpu|dp|MEM_WB|q[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[64]~7_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(27),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(64));

-- Location: FF_X22_Y22_N17
\mips_cpu|dp|MEM_WB|q[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(64),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(32));

-- Location: LCCOMB_X22_Y22_N16
\mips_cpu|dp|ID_EX|q[74]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[74]~16_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(64))) # (!\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(64),
	datac => \mips_cpu|dp|MEM_WB|q\(32),
	datad => \mips_cpu|c|MEM_WB|q\(0),
	combout => \mips_cpu|dp|ID_EX|q[74]~16_combout\);

-- Location: LCCOMB_X22_Y22_N18
\mips_cpu|dp|wd_mux|y[27]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[27]~16_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(27)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|ID_EX|q[74]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ID_EX|q[74]~16_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(27),
	combout => \mips_cpu|dp|wd_mux|y[27]~16_combout\);

-- Location: FF_X19_Y22_N27
\mips_cpu|dp|rf|R1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[27]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(27));

-- Location: LCCOMB_X14_Y22_N12
\mips_cpu|dp|rf|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~2_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\) # ((\mips_cpu|dp|rf|R5\(27))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (\mips_cpu|dp|rf|R4\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R4\(27),
	datad => \mips_cpu|dp|rf|R5\(27),
	combout => \mips_cpu|dp|rf|Mux4~2_combout\);

-- Location: LCCOMB_X17_Y22_N16
\mips_cpu|dp|rf|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~3_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux4~2_combout\ & ((\mips_cpu|dp|rf|R7\(27)))) # (!\mips_cpu|dp|rf|Mux4~2_combout\ & (\mips_cpu|dp|rf|R6\(27))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(27),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R7\(27),
	datad => \mips_cpu|dp|rf|Mux4~2_combout\,
	combout => \mips_cpu|dp|rf|Mux4~3_combout\);

-- Location: LCCOMB_X19_Y22_N26
\mips_cpu|dp|rf|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~4_combout\ = (\mips_cpu|dp|rf|Mux7~2_combout\ & ((\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux4~3_combout\))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|R1\(27))))) # (!\mips_cpu|dp|rf|Mux7~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~2_combout\,
	datab => \mips_cpu|dp|rf|Mux7~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(27),
	datad => \mips_cpu|dp|rf|Mux4~3_combout\,
	combout => \mips_cpu|dp|rf|Mux4~4_combout\);

-- Location: LCCOMB_X19_Y22_N0
\mips_cpu|dp|rf|Mux4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~5_combout\ = (\mips_cpu|dp|rf|Mux4~4_combout\ & ((\mips_cpu|dp|rf|R3\(27)) # ((\mips_cpu|dp|rf|Mux7~1_combout\)))) # (!\mips_cpu|dp|rf|Mux4~4_combout\ & (((\mips_cpu|dp|rf|R2\(27) & !\mips_cpu|dp|rf|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux4~4_combout\,
	datab => \mips_cpu|dp|rf|R3\(27),
	datac => \mips_cpu|dp|rf|R2\(27),
	datad => \mips_cpu|dp|rf|Mux7~1_combout\,
	combout => \mips_cpu|dp|rf|Mux4~5_combout\);

-- Location: LCCOMB_X14_Y23_N10
\mips_cpu|dp|rf|Mux4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R10\(27))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R8\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(27),
	datad => \mips_cpu|dp|rf|R10\(27),
	combout => \mips_cpu|dp|rf|Mux4~6_combout\);

-- Location: LCCOMB_X17_Y23_N30
\mips_cpu|dp|rf|Mux4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~7_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux4~6_combout\ & ((\mips_cpu|dp|rf|R11\(27)))) # (!\mips_cpu|dp|rf|Mux4~6_combout\ & (\mips_cpu|dp|rf|R9\(27))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(27),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R11\(27),
	datad => \mips_cpu|dp|rf|Mux4~6_combout\,
	combout => \mips_cpu|dp|rf|Mux4~7_combout\);

-- Location: LCCOMB_X19_Y22_N22
\mips_cpu|dp|rf|Mux4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~8_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux4~5_combout\) # ((\mips_cpu|dp|rf|Mux7~0_combout\)))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux4~7_combout\ & !\mips_cpu|dp|rf|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~4_combout\,
	datab => \mips_cpu|dp|rf|Mux4~5_combout\,
	datac => \mips_cpu|dp|rf|Mux4~7_combout\,
	datad => \mips_cpu|dp|rf|Mux7~0_combout\,
	combout => \mips_cpu|dp|rf|Mux4~8_combout\);

-- Location: LCCOMB_X17_Y20_N10
\mips_cpu|dp|rf|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R13\(27))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R12\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(27),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R12\(27),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux4~0_combout\);

-- Location: LCCOMB_X19_Y22_N4
\mips_cpu|dp|rf|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~1_combout\ = (\mips_cpu|dp|rf|Mux4~0_combout\ & ((\mips_cpu|dp|rf|R15\(27)) # ((!\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux4~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & \mips_cpu|dp|rf|R14\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux4~0_combout\,
	datab => \mips_cpu|dp|rf|R15\(27),
	datac => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datad => \mips_cpu|dp|rf|R14\(27),
	combout => \mips_cpu|dp|rf|Mux4~1_combout\);

-- Location: LCCOMB_X20_Y16_N6
\mips_cpu|dp|rf|Mux4~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R25\(27))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R17\(27)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R25\(27),
	datac => \mips_cpu|dp|rf|R17\(27),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux4~11_combout\);

-- Location: LCCOMB_X19_Y19_N14
\mips_cpu|dp|rf|Mux4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~12_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|Mux4~11_combout\)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux4~11_combout\ & (\mips_cpu|dp|rf|R29\(27))) # (!\mips_cpu|dp|rf|Mux4~11_combout\ 
-- & ((\mips_cpu|dp|rf|R21\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux4~11_combout\,
	datac => \mips_cpu|dp|rf|R29\(27),
	datad => \mips_cpu|dp|rf|R21\(27),
	combout => \mips_cpu|dp|rf|Mux4~12_combout\);

-- Location: LCCOMB_X16_Y17_N16
\mips_cpu|dp|rf|Mux4~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R16\(27)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R20\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R20\(27),
	datad => \mips_cpu|dp|rf|R16\(27),
	combout => \mips_cpu|dp|rf|Mux4~13_combout\);

-- Location: LCCOMB_X20_Y17_N8
\mips_cpu|dp|rf|Mux4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux4~13_combout\ & (\mips_cpu|dp|rf|R28\(27))) # (!\mips_cpu|dp|rf|Mux4~13_combout\ & ((\mips_cpu|dp|rf|R24\(27)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux4~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(27),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R24\(27),
	datad => \mips_cpu|dp|rf|Mux4~13_combout\,
	combout => \mips_cpu|dp|rf|Mux4~14_combout\);

-- Location: LCCOMB_X19_Y22_N8
\mips_cpu|dp|rf|Mux4~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~15_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux4~12_combout\) # ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- \mips_cpu|dp|rf|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux4~12_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux4~14_combout\,
	combout => \mips_cpu|dp|rf|Mux4~15_combout\);

-- Location: LCCOMB_X11_Y21_N4
\mips_cpu|dp|rf|Mux4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~16_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R27\(27))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R19\(27)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R27\(27),
	datad => \mips_cpu|dp|rf|R19\(27),
	combout => \mips_cpu|dp|rf|Mux4~16_combout\);

-- Location: LCCOMB_X10_Y21_N24
\mips_cpu|dp|rf|Mux4~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~17_combout\ = (\mips_cpu|dp|rf|Mux4~16_combout\ & ((\mips_cpu|dp|rf|R31\(27)) # ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux4~16_combout\ & (((\mips_cpu|dp|rf|R23\(27) & !\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux4~16_combout\,
	datab => \mips_cpu|dp|rf|R31\(27),
	datac => \mips_cpu|dp|rf|R23\(27),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux4~17_combout\);

-- Location: LCCOMB_X12_Y16_N4
\mips_cpu|dp|rf|Mux4~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R18\(27) & ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R22\(27)) # 
-- (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(27),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R22\(27),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux4~9_combout\);

-- Location: LCCOMB_X15_Y18_N16
\mips_cpu|dp|rf|Mux4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~10_combout\ = (\mips_cpu|dp|rf|Mux4~9_combout\ & (((\mips_cpu|dp|rf|R30\(27))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\))) # (!\mips_cpu|dp|rf|Mux4~9_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R26\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux4~9_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(27),
	datad => \mips_cpu|dp|rf|R30\(27),
	combout => \mips_cpu|dp|rf|Mux4~10_combout\);

-- Location: LCCOMB_X19_Y22_N18
\mips_cpu|dp|rf|Mux4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~18_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux4~15_combout\ & (\mips_cpu|dp|rf|Mux4~17_combout\)) # (!\mips_cpu|dp|rf|Mux4~15_combout\ & ((\mips_cpu|dp|rf|Mux4~10_combout\))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|Mux4~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux4~15_combout\,
	datac => \mips_cpu|dp|rf|Mux4~17_combout\,
	datad => \mips_cpu|dp|rf|Mux4~10_combout\,
	combout => \mips_cpu|dp|rf|Mux4~18_combout\);

-- Location: LCCOMB_X19_Y22_N12
\mips_cpu|dp|rf|Mux4~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~19_combout\ = (\mips_cpu|dp|rf|Mux4~8_combout\ & (((\mips_cpu|dp|rf|Mux4~18_combout\)) # (!\mips_cpu|dp|rf|Mux7~0_combout\))) # (!\mips_cpu|dp|rf|Mux4~8_combout\ & (\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux4~8_combout\,
	datab => \mips_cpu|dp|rf|Mux7~0_combout\,
	datac => \mips_cpu|dp|rf|Mux4~1_combout\,
	datad => \mips_cpu|dp|rf|Mux4~18_combout\,
	combout => \mips_cpu|dp|rf|Mux4~19_combout\);

-- Location: LCCOMB_X23_Y16_N2
\mips_cpu|dp|pcmux|y[27]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[27]~32_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|rf|Mux4~19_combout\) # (!\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (\mips_cpu|dp|IF_ID|q\(25) & 
-- (\mips_cpu|c|md|Selector8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(25),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Mux4~19_combout\,
	combout => \mips_cpu|dp|pcmux|y[27]~32_combout\);

-- Location: LCCOMB_X27_Y16_N20
\mips_cpu|dp|pcadd2|y[27]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[27]~50_combout\ = (\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(27) & (\mips_cpu|dp|pcadd2|y[26]~49\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(27) & (!\mips_cpu|dp|pcadd2|y[26]~49\)))) # 
-- (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(27) & (!\mips_cpu|dp|pcadd2|y[26]~49\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(27) & ((\mips_cpu|dp|pcadd2|y[26]~49\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[27]~51\ = CARRY((\mips_cpu|dp|sze|y[31]~0_combout\ & (!\mips_cpu|dp|ID_EX_pcplus4|q\(27) & !\mips_cpu|dp|pcadd2|y[26]~49\)) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((!\mips_cpu|dp|pcadd2|y[26]~49\) # 
-- (!\mips_cpu|dp|ID_EX_pcplus4|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|sze|y[31]~0_combout\,
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(27),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[26]~49\,
	combout => \mips_cpu|dp|pcadd2|y[27]~50_combout\,
	cout => \mips_cpu|dp|pcadd2|y[27]~51\);

-- Location: LCCOMB_X21_Y16_N14
\mips_cpu|dp|pcmux|y[27]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[27]~33_combout\ = (\mips_cpu|dp|pcmux|y[27]~32_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\) # (\mips_cpu|dp|pcadd2|y[27]~50_combout\)))) # (!\mips_cpu|dp|pcmux|y[27]~32_combout\ & (\mips_cpu|dp|pcadd1|y[27]~50_combout\ & 
-- (!\mips_cpu|c|md|Selector8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|y[27]~50_combout\,
	datab => \mips_cpu|dp|pcmux|y[27]~32_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|pcadd2|y[27]~50_combout\,
	combout => \mips_cpu|dp|pcmux|y[27]~33_combout\);

-- Location: FF_X21_Y16_N15
\mips_cpu|dp|pcreg|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[27]~33_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(27));

-- Location: LCCOMB_X24_Y16_N20
\mips_cpu|dp|pcadd1|y[27]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[27]~50_combout\ = (\mips_cpu|dp|pcreg|q\(27) & (!\mips_cpu|dp|pcadd1|y[26]~49\)) # (!\mips_cpu|dp|pcreg|q\(27) & ((\mips_cpu|dp|pcadd1|y[26]~49\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[27]~51\ = CARRY((!\mips_cpu|dp|pcadd1|y[26]~49\) # (!\mips_cpu|dp|pcreg|q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(27),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[26]~49\,
	combout => \mips_cpu|dp|pcadd1|y[27]~50_combout\,
	cout => \mips_cpu|dp|pcadd1|y[27]~51\);

-- Location: FF_X24_Y16_N21
\mips_cpu|dp|IF_ID_pcplus4|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[27]~50_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(27));

-- Location: FF_X27_Y16_N21
\mips_cpu|dp|ID_EX_pcplus4|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(27),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(27));

-- Location: LCCOMB_X27_Y16_N22
\mips_cpu|dp|pcadd2|y[28]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[28]~52_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(28) $ (\mips_cpu|dp|sze|y[31]~0_combout\ $ (!\mips_cpu|dp|pcadd2|y[27]~51\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[28]~53\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(28) & ((\mips_cpu|dp|sze|y[31]~0_combout\) # (!\mips_cpu|dp|pcadd2|y[27]~51\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(28) & (\mips_cpu|dp|sze|y[31]~0_combout\ & 
-- !\mips_cpu|dp|pcadd2|y[27]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(28),
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[27]~51\,
	combout => \mips_cpu|dp|pcadd2|y[28]~52_combout\,
	cout => \mips_cpu|dp|pcadd2|y[28]~53\);

-- Location: LCCOMB_X23_Y16_N30
\mips_cpu|dp|wd_mux|y[28]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[28]~15_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(28)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|ID_EX|q[75]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ID_EX|q[75]~15_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(28),
	combout => \mips_cpu|dp|wd_mux|y[28]~15_combout\);

-- Location: FF_X20_Y24_N19
\mips_cpu|dp|rf|R3[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(28));

-- Location: FF_X21_Y22_N5
\mips_cpu|dp|rf|R2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(28));

-- Location: FF_X15_Y21_N1
\mips_cpu|dp|rf|R5[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(28));

-- Location: FF_X14_Y21_N21
\mips_cpu|dp|rf|R7[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(28));

-- Location: FF_X15_Y21_N11
\mips_cpu|dp|rf|R4[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(28));

-- Location: FF_X14_Y20_N29
\mips_cpu|dp|rf|R6[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(28));

-- Location: LCCOMB_X15_Y21_N10
\mips_cpu|dp|rf|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~0_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R6\(28)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R4\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R4\(28),
	datad => \mips_cpu|dp|rf|R6\(28),
	combout => \mips_cpu|dp|rf|Mux3~0_combout\);

-- Location: LCCOMB_X14_Y21_N20
\mips_cpu|dp|rf|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~1_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux3~0_combout\ & ((\mips_cpu|dp|rf|R7\(28)))) # (!\mips_cpu|dp|rf|Mux3~0_combout\ & (\mips_cpu|dp|rf|R5\(28))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R5\(28),
	datac => \mips_cpu|dp|rf|R7\(28),
	datad => \mips_cpu|dp|rf|Mux3~0_combout\,
	combout => \mips_cpu|dp|rf|Mux3~1_combout\);

-- Location: FF_X21_Y22_N7
\mips_cpu|dp|rf|R1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(28));

-- Location: LCCOMB_X21_Y22_N8
\mips_cpu|dp|rf|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~2_combout\ = (\mips_cpu|dp|rf|Mux7~2_combout\ & ((\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|Mux3~1_combout\)) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|R1\(28)))))) # (!\mips_cpu|dp|rf|Mux7~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~2_combout\,
	datab => \mips_cpu|dp|rf|Mux7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux3~1_combout\,
	datad => \mips_cpu|dp|rf|R1\(28),
	combout => \mips_cpu|dp|rf|Mux3~2_combout\);

-- Location: LCCOMB_X21_Y22_N4
\mips_cpu|dp|rf|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~3_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (((\mips_cpu|dp|rf|Mux3~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux3~2_combout\ & (\mips_cpu|dp|rf|R3\(28))) # (!\mips_cpu|dp|rf|Mux3~2_combout\ & 
-- ((\mips_cpu|dp|rf|R2\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~1_combout\,
	datab => \mips_cpu|dp|rf|R3\(28),
	datac => \mips_cpu|dp|rf|R2\(28),
	datad => \mips_cpu|dp|rf|Mux3~2_combout\,
	combout => \mips_cpu|dp|rf|Mux3~3_combout\);

-- Location: FF_X12_Y21_N15
\mips_cpu|dp|rf|R23[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(28));

-- Location: FF_X12_Y21_N9
\mips_cpu|dp|rf|R31[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(28));

-- Location: FF_X11_Y21_N11
\mips_cpu|dp|rf|R19[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(28));

-- Location: FF_X11_Y21_N17
\mips_cpu|dp|rf|R27[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(28));

-- Location: LCCOMB_X11_Y21_N10
\mips_cpu|dp|rf|Mux3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~16_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R27\(28)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R19\(28))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R19\(28),
	datad => \mips_cpu|dp|rf|R27\(28),
	combout => \mips_cpu|dp|rf|Mux3~16_combout\);

-- Location: LCCOMB_X12_Y21_N8
\mips_cpu|dp|rf|Mux3~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~17_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux3~16_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux3~16_combout\ & ((\mips_cpu|dp|rf|R31\(28)))) # 
-- (!\mips_cpu|dp|rf|Mux3~16_combout\ & (\mips_cpu|dp|rf|R23\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R23\(28),
	datac => \mips_cpu|dp|rf|R31\(28),
	datad => \mips_cpu|dp|rf|Mux3~16_combout\,
	combout => \mips_cpu|dp|rf|Mux3~17_combout\);

-- Location: FF_X15_Y16_N27
\mips_cpu|dp|rf|R29[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(28));

-- Location: FF_X14_Y16_N17
\mips_cpu|dp|rf|R25[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(28));

-- Location: FF_X14_Y16_N19
\mips_cpu|dp|rf|R17[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(28));

-- Location: LCCOMB_X14_Y16_N16
\mips_cpu|dp|rf|Mux3~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R25\(28))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R17\(28)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R25\(28),
	datad => \mips_cpu|dp|rf|R17\(28),
	combout => \mips_cpu|dp|rf|Mux3~9_combout\);

-- Location: FF_X15_Y16_N9
\mips_cpu|dp|rf|R21[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(28));

-- Location: LCCOMB_X15_Y16_N8
\mips_cpu|dp|rf|Mux3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~10_combout\ = (\mips_cpu|dp|rf|Mux3~9_combout\ & ((\mips_cpu|dp|rf|R29\(28)) # ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux3~9_combout\ & (((\mips_cpu|dp|rf|R21\(28) & !\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(28),
	datab => \mips_cpu|dp|rf|Mux3~9_combout\,
	datac => \mips_cpu|dp|rf|R21\(28),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux3~10_combout\);

-- Location: FF_X20_Y18_N5
\mips_cpu|dp|rf|R26[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(28));

-- Location: FF_X20_Y18_N31
\mips_cpu|dp|rf|R30[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(28));

-- Location: FF_X19_Y18_N31
\mips_cpu|dp|rf|R18[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(28));

-- Location: FF_X19_Y18_N29
\mips_cpu|dp|rf|R22[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(28));

-- Location: LCCOMB_X19_Y18_N30
\mips_cpu|dp|rf|Mux3~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R18\(28)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\) # 
-- ((\mips_cpu|dp|rf|R22\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R18\(28),
	datad => \mips_cpu|dp|rf|R22\(28),
	combout => \mips_cpu|dp|rf|Mux3~11_combout\);

-- Location: LCCOMB_X20_Y18_N30
\mips_cpu|dp|rf|Mux3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~12_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux3~11_combout\ & ((\mips_cpu|dp|rf|R30\(28)))) # (!\mips_cpu|dp|rf|Mux3~11_combout\ & (\mips_cpu|dp|rf|R26\(28))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(28),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R30\(28),
	datad => \mips_cpu|dp|rf|Mux3~11_combout\,
	combout => \mips_cpu|dp|rf|Mux3~12_combout\);

-- Location: FF_X16_Y15_N5
\mips_cpu|dp|rf|R24[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(28));

-- Location: FF_X16_Y15_N7
\mips_cpu|dp|rf|R28[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(28));

-- Location: FF_X15_Y15_N31
\mips_cpu|dp|rf|R16[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(28));

-- Location: FF_X15_Y15_N29
\mips_cpu|dp|rf|R20[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(28));

-- Location: LCCOMB_X15_Y15_N30
\mips_cpu|dp|rf|Mux3~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(28))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R20\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R16\(28),
	datad => \mips_cpu|dp|rf|R20\(28),
	combout => \mips_cpu|dp|rf|Mux3~13_combout\);

-- Location: LCCOMB_X16_Y15_N6
\mips_cpu|dp|rf|Mux3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux3~13_combout\ & ((\mips_cpu|dp|rf|R28\(28)))) # (!\mips_cpu|dp|rf|Mux3~13_combout\ & (\mips_cpu|dp|rf|R24\(28))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux3~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R24\(28),
	datac => \mips_cpu|dp|rf|R28\(28),
	datad => \mips_cpu|dp|rf|Mux3~13_combout\,
	combout => \mips_cpu|dp|rf|Mux3~14_combout\);

-- Location: LCCOMB_X17_Y18_N18
\mips_cpu|dp|rf|Mux3~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux3~12_combout\) # ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- \mips_cpu|dp|rf|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux3~12_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux3~14_combout\,
	combout => \mips_cpu|dp|rf|Mux3~15_combout\);

-- Location: LCCOMB_X17_Y18_N20
\mips_cpu|dp|rf|Mux3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~18_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux3~15_combout\ & (\mips_cpu|dp|rf|Mux3~17_combout\)) # (!\mips_cpu|dp|rf|Mux3~15_combout\ & ((\mips_cpu|dp|rf|Mux3~10_combout\))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux3~17_combout\,
	datab => \mips_cpu|dp|rf|Mux3~10_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux3~15_combout\,
	combout => \mips_cpu|dp|rf|Mux3~18_combout\);

-- Location: FF_X15_Y23_N31
\mips_cpu|dp|rf|R10[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(28));

-- Location: FF_X15_Y23_N17
\mips_cpu|dp|rf|R11[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(28));

-- Location: FF_X14_Y23_N15
\mips_cpu|dp|rf|R8[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(28));

-- Location: FF_X14_Y23_N13
\mips_cpu|dp|rf|R9[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(28));

-- Location: LCCOMB_X14_Y23_N14
\mips_cpu|dp|rf|Mux3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R9\(28)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R8\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(28),
	datad => \mips_cpu|dp|rf|R9\(28),
	combout => \mips_cpu|dp|rf|Mux3~6_combout\);

-- Location: LCCOMB_X15_Y23_N16
\mips_cpu|dp|rf|Mux3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~7_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux3~6_combout\ & ((\mips_cpu|dp|rf|R11\(28)))) # (!\mips_cpu|dp|rf|Mux3~6_combout\ & (\mips_cpu|dp|rf|R10\(28))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(28),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R11\(28),
	datad => \mips_cpu|dp|rf|Mux3~6_combout\,
	combout => \mips_cpu|dp|rf|Mux3~7_combout\);

-- Location: FF_X23_Y16_N31
\mips_cpu|dp|rf|R15[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(28));

-- Location: FF_X20_Y20_N29
\mips_cpu|dp|rf|R13[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(28));

-- Location: FF_X19_Y23_N9
\mips_cpu|dp|rf|R12[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(28));

-- Location: FF_X20_Y20_N3
\mips_cpu|dp|rf|R14[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[28]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(28));

-- Location: LCCOMB_X19_Y23_N8
\mips_cpu|dp|rf|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R14\(28))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R12\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(28),
	datad => \mips_cpu|dp|rf|R14\(28),
	combout => \mips_cpu|dp|rf|Mux3~4_combout\);

-- Location: LCCOMB_X20_Y20_N28
\mips_cpu|dp|rf|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~5_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux3~4_combout\ & (\mips_cpu|dp|rf|R15\(28))) # (!\mips_cpu|dp|rf|Mux3~4_combout\ & ((\mips_cpu|dp|rf|R13\(28)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R15\(28),
	datac => \mips_cpu|dp|rf|R13\(28),
	datad => \mips_cpu|dp|rf|Mux3~4_combout\,
	combout => \mips_cpu|dp|rf|Mux3~5_combout\);

-- Location: LCCOMB_X17_Y18_N8
\mips_cpu|dp|rf|Mux3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & (((\mips_cpu|dp|rf|Mux3~5_combout\) # (\mips_cpu|dp|rf|Mux7~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux3~7_combout\ & ((!\mips_cpu|dp|rf|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux3~7_combout\,
	datac => \mips_cpu|dp|rf|Mux3~5_combout\,
	datad => \mips_cpu|dp|rf|Mux7~4_combout\,
	combout => \mips_cpu|dp|rf|Mux3~8_combout\);

-- Location: LCCOMB_X17_Y18_N6
\mips_cpu|dp|rf|Mux3~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~19_combout\ = (\mips_cpu|dp|rf|Mux3~8_combout\ & (((\mips_cpu|dp|rf|Mux3~18_combout\) # (!\mips_cpu|dp|rf|Mux7~4_combout\)))) # (!\mips_cpu|dp|rf|Mux3~8_combout\ & (\mips_cpu|dp|rf|Mux3~3_combout\ & 
-- ((\mips_cpu|dp|rf|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux3~3_combout\,
	datab => \mips_cpu|dp|rf|Mux3~18_combout\,
	datac => \mips_cpu|dp|rf|Mux3~8_combout\,
	datad => \mips_cpu|dp|rf|Mux7~4_combout\,
	combout => \mips_cpu|dp|rf|Mux3~19_combout\);

-- Location: LCCOMB_X23_Y16_N8
\mips_cpu|dp|pcmux|y[28]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[28]~30_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|rf|Mux3~19_combout\) # ((!\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\ & 
-- \mips_cpu|dp|IF_ID_pcplus4|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux3~19_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(28),
	combout => \mips_cpu|dp|pcmux|y[28]~30_combout\);

-- Location: LCCOMB_X23_Y16_N10
\mips_cpu|dp|pcmux|y[28]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[28]~31_combout\ = (\mips_cpu|dp|pcmux|y[28]~30_combout\ & ((\mips_cpu|dp|pcadd2|y[28]~52_combout\) # ((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcmux|y[28]~30_combout\ & (((!\mips_cpu|c|md|Selector8~1_combout\ & 
-- \mips_cpu|dp|pcadd1|y[28]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[28]~52_combout\,
	datab => \mips_cpu|dp|pcmux|y[28]~30_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|pcadd1|y[28]~52_combout\,
	combout => \mips_cpu|dp|pcmux|y[28]~31_combout\);

-- Location: FF_X23_Y16_N11
\mips_cpu|dp|pcreg|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[28]~31_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(28));

-- Location: LCCOMB_X24_Y16_N22
\mips_cpu|dp|pcadd1|y[28]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[28]~52_combout\ = (\mips_cpu|dp|pcreg|q\(28) & (\mips_cpu|dp|pcadd1|y[27]~51\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(28) & (!\mips_cpu|dp|pcadd1|y[27]~51\ & VCC))
-- \mips_cpu|dp|pcadd1|y[28]~53\ = CARRY((\mips_cpu|dp|pcreg|q\(28) & !\mips_cpu|dp|pcadd1|y[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(28),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[27]~51\,
	combout => \mips_cpu|dp|pcadd1|y[28]~52_combout\,
	cout => \mips_cpu|dp|pcadd1|y[28]~53\);

-- Location: FF_X24_Y16_N23
\mips_cpu|dp|IF_ID_pcplus4|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[28]~52_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(28));

-- Location: FF_X27_Y16_N23
\mips_cpu|dp|ID_EX_pcplus4|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(28),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(28));

-- Location: LCCOMB_X27_Y16_N24
\mips_cpu|dp|pcadd2|y[29]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[29]~54_combout\ = (\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(29) & (\mips_cpu|dp|pcadd2|y[28]~53\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(29) & (!\mips_cpu|dp|pcadd2|y[28]~53\)))) # 
-- (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(29) & (!\mips_cpu|dp|pcadd2|y[28]~53\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(29) & ((\mips_cpu|dp|pcadd2|y[28]~53\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[29]~55\ = CARRY((\mips_cpu|dp|sze|y[31]~0_combout\ & (!\mips_cpu|dp|ID_EX_pcplus4|q\(29) & !\mips_cpu|dp|pcadd2|y[28]~53\)) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((!\mips_cpu|dp|pcadd2|y[28]~53\) # 
-- (!\mips_cpu|dp|ID_EX_pcplus4|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|sze|y[31]~0_combout\,
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(29),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[28]~53\,
	combout => \mips_cpu|dp|pcadd2|y[29]~54_combout\,
	cout => \mips_cpu|dp|pcadd2|y[29]~55\);

-- Location: LCCOMB_X23_Y16_N28
\mips_cpu|dp|wd_mux|y[29]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[29]~14_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(29))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[76]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(29),
	datab => \mips_cpu|dp|ID_EX|q[76]~14_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|wd_mux|y[29]~14_combout\);

-- Location: FF_X23_Y16_N29
\mips_cpu|dp|rf|R15[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(29));

-- Location: FF_X16_Y23_N7
\mips_cpu|dp|rf|R14[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(29));

-- Location: FF_X19_Y23_N31
\mips_cpu|dp|rf|R12[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(29));

-- Location: FF_X16_Y23_N29
\mips_cpu|dp|rf|R13[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(29));

-- Location: LCCOMB_X19_Y23_N30
\mips_cpu|dp|rf|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R13\(29)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R12\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(29),
	datad => \mips_cpu|dp|rf|R13\(29),
	combout => \mips_cpu|dp|rf|Mux2~0_combout\);

-- Location: LCCOMB_X19_Y17_N8
\mips_cpu|dp|rf|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~1_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux2~0_combout\ & (\mips_cpu|dp|rf|R15\(29))) # (!\mips_cpu|dp|rf|Mux2~0_combout\ & ((\mips_cpu|dp|rf|R14\(29)))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(29),
	datab => \mips_cpu|dp|rf|R14\(29),
	datac => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux2~0_combout\,
	combout => \mips_cpu|dp|rf|Mux2~1_combout\);

-- Location: FF_X11_Y16_N11
\mips_cpu|dp|rf|R30[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(29));

-- Location: FF_X11_Y16_N9
\mips_cpu|dp|rf|R26[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(29));

-- Location: FF_X12_Y16_N27
\mips_cpu|dp|rf|R18[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(29));

-- Location: FF_X12_Y16_N25
\mips_cpu|dp|rf|R22[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(29));

-- Location: LCCOMB_X12_Y16_N24
\mips_cpu|dp|rf|Mux2~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R18\(29) & ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R22\(29)) # 
-- (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(29),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R22\(29),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux2~9_combout\);

-- Location: LCCOMB_X11_Y16_N8
\mips_cpu|dp|rf|Mux2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~10_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux2~9_combout\ & (\mips_cpu|dp|rf|R30\(29))) # (!\mips_cpu|dp|rf|Mux2~9_combout\ & ((\mips_cpu|dp|rf|R26\(29)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(29),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(29),
	datad => \mips_cpu|dp|rf|Mux2~9_combout\,
	combout => \mips_cpu|dp|rf|Mux2~10_combout\);

-- Location: FF_X11_Y22_N15
\mips_cpu|dp|rf|R31[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(29));

-- Location: FF_X11_Y22_N29
\mips_cpu|dp|rf|R23[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(29));

-- Location: FF_X10_Y22_N7
\mips_cpu|dp|rf|R19[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(29));

-- Location: FF_X10_Y22_N21
\mips_cpu|dp|rf|R27[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(29));

-- Location: LCCOMB_X10_Y22_N20
\mips_cpu|dp|rf|Mux2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R27\(29)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R19\(29) & 
-- ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(29),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R27\(29),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux2~16_combout\);

-- Location: LCCOMB_X11_Y22_N28
\mips_cpu|dp|rf|Mux2~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~17_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux2~16_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux2~16_combout\ & (\mips_cpu|dp|rf|R31\(29))) # 
-- (!\mips_cpu|dp|rf|Mux2~16_combout\ & ((\mips_cpu|dp|rf|R23\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R31\(29),
	datac => \mips_cpu|dp|rf|R23\(29),
	datad => \mips_cpu|dp|rf|Mux2~16_combout\,
	combout => \mips_cpu|dp|rf|Mux2~17_combout\);

-- Location: FF_X17_Y15_N27
\mips_cpu|dp|rf|R16[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(29));

-- Location: FF_X17_Y15_N25
\mips_cpu|dp|rf|R20[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(29));

-- Location: LCCOMB_X17_Y15_N24
\mips_cpu|dp|rf|Mux2~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~13_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(29) & ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R20\(29)) # 
-- (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(29),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R20\(29),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux2~13_combout\);

-- Location: FF_X19_Y15_N9
\mips_cpu|dp|rf|R24[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(29));

-- Location: FF_X19_Y15_N19
\mips_cpu|dp|rf|R28[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(29));

-- Location: LCCOMB_X19_Y15_N8
\mips_cpu|dp|rf|Mux2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~14_combout\ = (\mips_cpu|dp|rf|Mux2~13_combout\ & (((\mips_cpu|dp|rf|R28\(29))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\))) # (!\mips_cpu|dp|rf|Mux2~13_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R24\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~13_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R24\(29),
	datad => \mips_cpu|dp|rf|R28\(29),
	combout => \mips_cpu|dp|rf|Mux2~14_combout\);

-- Location: FF_X10_Y17_N23
\mips_cpu|dp|rf|R17[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(29));

-- Location: FF_X10_Y17_N29
\mips_cpu|dp|rf|R25[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(29));

-- Location: LCCOMB_X10_Y17_N22
\mips_cpu|dp|rf|Mux2~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R25\(29)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R17\(29))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R17\(29),
	datad => \mips_cpu|dp|rf|R25\(29),
	combout => \mips_cpu|dp|rf|Mux2~11_combout\);

-- Location: FF_X14_Y17_N23
\mips_cpu|dp|rf|R29[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(29));

-- Location: FF_X14_Y17_N13
\mips_cpu|dp|rf|R21[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(29));

-- Location: LCCOMB_X14_Y17_N22
\mips_cpu|dp|rf|Mux2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~12_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|Mux2~11_combout\)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux2~11_combout\ & (\mips_cpu|dp|rf|R29\(29))) # (!\mips_cpu|dp|rf|Mux2~11_combout\ 
-- & ((\mips_cpu|dp|rf|R21\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux2~11_combout\,
	datac => \mips_cpu|dp|rf|R29\(29),
	datad => \mips_cpu|dp|rf|R21\(29),
	combout => \mips_cpu|dp|rf|Mux2~12_combout\);

-- Location: LCCOMB_X19_Y17_N12
\mips_cpu|dp|rf|Mux2~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~15_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\) # (\mips_cpu|dp|rf|Mux2~12_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|Mux2~14_combout\ & 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~14_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux2~12_combout\,
	combout => \mips_cpu|dp|rf|Mux2~15_combout\);

-- Location: LCCOMB_X19_Y17_N22
\mips_cpu|dp|rf|Mux2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~18_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux2~15_combout\ & ((\mips_cpu|dp|rf|Mux2~17_combout\))) # (!\mips_cpu|dp|rf|Mux2~15_combout\ & (\mips_cpu|dp|rf|Mux2~10_combout\)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~10_combout\,
	datab => \mips_cpu|dp|rf|Mux2~17_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux2~15_combout\,
	combout => \mips_cpu|dp|rf|Mux2~18_combout\);

-- Location: FF_X14_Y22_N31
\mips_cpu|dp|rf|R4[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(29));

-- Location: FF_X14_Y22_N29
\mips_cpu|dp|rf|R5[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(29));

-- Location: LCCOMB_X14_Y22_N30
\mips_cpu|dp|rf|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~2_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\) # ((\mips_cpu|dp|rf|R5\(29))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (\mips_cpu|dp|rf|R4\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R4\(29),
	datad => \mips_cpu|dp|rf|R5\(29),
	combout => \mips_cpu|dp|rf|Mux2~2_combout\);

-- Location: FF_X16_Y22_N21
\mips_cpu|dp|rf|R6[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(29));

-- Location: FF_X16_Y22_N31
\mips_cpu|dp|rf|R7[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(29));

-- Location: LCCOMB_X16_Y22_N30
\mips_cpu|dp|rf|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~3_combout\ = (\mips_cpu|dp|rf|Mux2~2_combout\ & (((\mips_cpu|dp|rf|R7\(29)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux2~2_combout\ & (\mips_cpu|dp|rf|R6\(29) & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~2_combout\,
	datab => \mips_cpu|dp|rf|R6\(29),
	datac => \mips_cpu|dp|rf|R7\(29),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux2~3_combout\);

-- Location: FF_X20_Y21_N31
\mips_cpu|dp|rf|R1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(29));

-- Location: LCCOMB_X20_Y21_N30
\mips_cpu|dp|rf|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~4_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux2~3_combout\) # ((!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|R1\(29) & \mips_cpu|dp|rf|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~3_combout\,
	datab => \mips_cpu|dp|rf|Mux2~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(29),
	datad => \mips_cpu|dp|rf|Mux7~2_combout\,
	combout => \mips_cpu|dp|rf|Mux2~4_combout\);

-- Location: FF_X20_Y21_N29
\mips_cpu|dp|rf|R2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(29));

-- Location: FF_X20_Y22_N15
\mips_cpu|dp|rf|R3[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(29));

-- Location: LCCOMB_X20_Y21_N28
\mips_cpu|dp|rf|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~5_combout\ = (\mips_cpu|dp|rf|Mux2~4_combout\ & ((\mips_cpu|dp|rf|Mux7~1_combout\) # ((\mips_cpu|dp|rf|R3\(29))))) # (!\mips_cpu|dp|rf|Mux2~4_combout\ & (!\mips_cpu|dp|rf|Mux7~1_combout\ & (\mips_cpu|dp|rf|R2\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~4_combout\,
	datab => \mips_cpu|dp|rf|Mux7~1_combout\,
	datac => \mips_cpu|dp|rf|R2\(29),
	datad => \mips_cpu|dp|rf|R3\(29),
	combout => \mips_cpu|dp|rf|Mux2~5_combout\);

-- Location: FF_X21_Y25_N27
\mips_cpu|dp|rf|R8[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(29));

-- Location: FF_X21_Y25_N17
\mips_cpu|dp|rf|R10[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(29));

-- Location: LCCOMB_X21_Y25_N26
\mips_cpu|dp|rf|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R10\(29))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R8\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(29),
	datad => \mips_cpu|dp|rf|R10\(29),
	combout => \mips_cpu|dp|rf|Mux2~6_combout\);

-- Location: FF_X22_Y25_N29
\mips_cpu|dp|rf|R9[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(29));

-- Location: FF_X22_Y25_N31
\mips_cpu|dp|rf|R11[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[29]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(29));

-- Location: LCCOMB_X22_Y25_N30
\mips_cpu|dp|rf|Mux2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~7_combout\ = (\mips_cpu|dp|rf|Mux2~6_combout\ & (((\mips_cpu|dp|rf|R11\(29)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux2~6_combout\ & (\mips_cpu|dp|rf|R9\(29) & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~6_combout\,
	datab => \mips_cpu|dp|rf|R9\(29),
	datac => \mips_cpu|dp|rf|R11\(29),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux2~7_combout\);

-- Location: LCCOMB_X19_Y17_N18
\mips_cpu|dp|rf|Mux2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux7~4_combout\)) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux7~4_combout\ & (\mips_cpu|dp|rf|Mux2~5_combout\)) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & 
-- ((\mips_cpu|dp|rf|Mux2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux7~4_combout\,
	datac => \mips_cpu|dp|rf|Mux2~5_combout\,
	datad => \mips_cpu|dp|rf|Mux2~7_combout\,
	combout => \mips_cpu|dp|rf|Mux2~8_combout\);

-- Location: LCCOMB_X19_Y17_N16
\mips_cpu|dp|rf|Mux2~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~19_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux2~8_combout\ & ((\mips_cpu|dp|rf|Mux2~18_combout\))) # (!\mips_cpu|dp|rf|Mux2~8_combout\ & (\mips_cpu|dp|rf|Mux2~1_combout\)))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ 
-- & (((\mips_cpu|dp|rf|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux2~1_combout\,
	datac => \mips_cpu|dp|rf|Mux2~18_combout\,
	datad => \mips_cpu|dp|rf|Mux2~8_combout\,
	combout => \mips_cpu|dp|rf|Mux2~19_combout\);

-- Location: LCCOMB_X23_Y16_N6
\mips_cpu|dp|pcmux|y[29]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[29]~28_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|rf|Mux2~19_combout\) # ((!\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|IF_ID_pcplus4|q\(29) & 
-- \mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux2~19_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(29),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[29]~28_combout\);

-- Location: LCCOMB_X23_Y16_N16
\mips_cpu|dp|pcmux|y[29]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[29]~29_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|pcmux|y[29]~28_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcmux|y[29]~28_combout\ & ((\mips_cpu|dp|pcadd2|y[29]~54_combout\))) # 
-- (!\mips_cpu|dp|pcmux|y[29]~28_combout\ & (\mips_cpu|dp|pcadd1|y[29]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|pcadd1|y[29]~54_combout\,
	datac => \mips_cpu|dp|pcadd2|y[29]~54_combout\,
	datad => \mips_cpu|dp|pcmux|y[29]~28_combout\,
	combout => \mips_cpu|dp|pcmux|y[29]~29_combout\);

-- Location: FF_X23_Y16_N17
\mips_cpu|dp|pcreg|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[29]~29_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(29));

-- Location: LCCOMB_X24_Y16_N24
\mips_cpu|dp|pcadd1|y[29]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[29]~54_combout\ = (\mips_cpu|dp|pcreg|q\(29) & (!\mips_cpu|dp|pcadd1|y[28]~53\)) # (!\mips_cpu|dp|pcreg|q\(29) & ((\mips_cpu|dp|pcadd1|y[28]~53\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[29]~55\ = CARRY((!\mips_cpu|dp|pcadd1|y[28]~53\) # (!\mips_cpu|dp|pcreg|q\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(29),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[28]~53\,
	combout => \mips_cpu|dp|pcadd1|y[29]~54_combout\,
	cout => \mips_cpu|dp|pcadd1|y[29]~55\);

-- Location: FF_X24_Y16_N25
\mips_cpu|dp|IF_ID_pcplus4|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[29]~54_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(29));

-- Location: FF_X27_Y16_N25
\mips_cpu|dp|ID_EX_pcplus4|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(29),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(29));

-- Location: LCCOMB_X27_Y16_N26
\mips_cpu|dp|pcadd2|y[30]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[30]~56_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(30) $ (\mips_cpu|dp|sze|y[31]~0_combout\ $ (!\mips_cpu|dp|pcadd2|y[29]~55\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[30]~57\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(30) & ((\mips_cpu|dp|sze|y[31]~0_combout\) # (!\mips_cpu|dp|pcadd2|y[29]~55\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(30) & (\mips_cpu|dp|sze|y[31]~0_combout\ & 
-- !\mips_cpu|dp|pcadd2|y[29]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(30),
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[29]~55\,
	combout => \mips_cpu|dp|pcadd2|y[30]~56_combout\,
	cout => \mips_cpu|dp|pcadd2|y[30]~57\);

-- Location: LCCOMB_X24_Y16_N30
\mips_cpu|dp|pcmux|y[30]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[30]~27_combout\ = (\mips_cpu|dp|pcmux|y[30]~26_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\) # ((\mips_cpu|dp|pcadd2|y[30]~56_combout\)))) # (!\mips_cpu|dp|pcmux|y[30]~26_combout\ & (!\mips_cpu|c|md|Selector8~1_combout\ & 
-- (\mips_cpu|dp|pcadd1|y[30]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|y[30]~26_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|pcadd1|y[30]~56_combout\,
	datad => \mips_cpu|dp|pcadd2|y[30]~56_combout\,
	combout => \mips_cpu|dp|pcmux|y[30]~27_combout\);

-- Location: FF_X24_Y16_N31
\mips_cpu|dp|pcreg|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[30]~27_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(30));

-- Location: LCCOMB_X24_Y16_N26
\mips_cpu|dp|pcadd1|y[30]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[30]~56_combout\ = (\mips_cpu|dp|pcreg|q\(30) & (\mips_cpu|dp|pcadd1|y[29]~55\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(30) & (!\mips_cpu|dp|pcadd1|y[29]~55\ & VCC))
-- \mips_cpu|dp|pcadd1|y[30]~57\ = CARRY((\mips_cpu|dp|pcreg|q\(30) & !\mips_cpu|dp|pcadd1|y[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(30),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[29]~55\,
	combout => \mips_cpu|dp|pcadd1|y[30]~56_combout\,
	cout => \mips_cpu|dp|pcadd1|y[30]~57\);

-- Location: FF_X24_Y16_N27
\mips_cpu|dp|IF_ID_pcplus4|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[30]~56_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(30));

-- Location: LCCOMB_X26_Y22_N6
\Timer|CompareR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~4_combout\ = (\mips_cpu|dp|EX_MEM|q\(35)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|EX_MEM|q\(35),
	combout => \Timer|CompareR~4_combout\);

-- Location: FF_X26_Y22_N7
\Timer|CompareR[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~4_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(30));

-- Location: LCCOMB_X27_Y22_N28
\Timer|CounterR[30]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[30]~92_combout\ = (\Timer|CounterR\(30) & (\Timer|CounterR[29]~91\ $ (GND))) # (!\Timer|CounterR\(30) & (!\Timer|CounterR[29]~91\ & VCC))
-- \Timer|CounterR[30]~93\ = CARRY((\Timer|CounterR\(30) & !\Timer|CounterR[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(30),
	datad => VCC,
	cin => \Timer|CounterR[29]~91\,
	combout => \Timer|CounterR[30]~92_combout\,
	cout => \Timer|CounterR[30]~93\);

-- Location: FF_X27_Y22_N29
\Timer|CounterR[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[30]~92_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(30));

-- Location: LCCOMB_X26_Y22_N26
\mips_cpu|dp|MEM_WB|q[67]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[67]~4_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(30))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(30),
	datab => \Timer|CounterR\(30),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[67]~4_combout\);

-- Location: FF_X21_Y20_N31
\mips_cpu|dp|MEM_WB|q[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(68),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(36));

-- Location: LCCOMB_X27_Y22_N30
\Timer|CounterR[31]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[31]~94_combout\ = \Timer|CounterR\(31) $ (\Timer|CounterR[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(31),
	cin => \Timer|CounterR[30]~93\,
	combout => \Timer|CounterR[31]~94_combout\);

-- Location: FF_X27_Y22_N31
\Timer|CounterR[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[31]~94_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(31));

-- Location: LCCOMB_X26_Y22_N12
\Timer|CompareR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~3_combout\ = (\mips_cpu|dp|EX_MEM|q\(36)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|EX_MEM|q\(36),
	combout => \Timer|CompareR~3_combout\);

-- Location: FF_X26_Y22_N13
\Timer|CompareR[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~3_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(31));

-- Location: LCCOMB_X26_Y22_N8
\mips_cpu|dp|MEM_WB|q[68]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[68]~3_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(31)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(31),
	datab => \uGPIO|Equal0~2_combout\,
	datad => \Timer|CompareR\(31),
	combout => \mips_cpu|dp|MEM_WB|q[68]~3_combout\);

-- Location: M9K_X25_Y19_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A2288A028A28A288A28A828A288A8823A2303002",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|EX_MEM|q\(3),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: FF_X26_Y22_N9
\mips_cpu|dp|MEM_WB|q[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[68]~3_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(31),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(68));

-- Location: LCCOMB_X26_Y19_N2
\mips_cpu|dp|ID_EX|q[78]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[78]~12_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(68)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(36),
	datab => \mips_cpu|c|MEM_WB|q\(0),
	datad => \mips_cpu|dp|MEM_WB|q\(68),
	combout => \mips_cpu|dp|ID_EX|q[78]~12_combout\);

-- Location: LCCOMB_X23_Y16_N12
\mips_cpu|dp|pcmux|y[31]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[31]~24_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|rf|Mux0~19_combout\) # ((!\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\ & 
-- \mips_cpu|dp|IF_ID_pcplus4|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux0~19_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(31),
	combout => \mips_cpu|dp|pcmux|y[31]~24_combout\);

-- Location: FF_X27_Y16_N29
\mips_cpu|dp|ID_EX_pcplus4|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(31),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(31));

-- Location: LCCOMB_X27_Y16_N28
\mips_cpu|dp|pcadd2|y[31]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[31]~58_combout\ = \mips_cpu|dp|sze|y[31]~0_combout\ $ (\mips_cpu|dp|pcadd2|y[30]~57\ $ (\mips_cpu|dp|ID_EX_pcplus4|q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => \mips_cpu|dp|ID_EX_pcplus4|q\(31),
	cin => \mips_cpu|dp|pcadd2|y[30]~57\,
	combout => \mips_cpu|dp|pcadd2|y[31]~58_combout\);

-- Location: LCCOMB_X23_Y16_N22
\mips_cpu|dp|pcmux|y[31]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[31]~25_combout\ = (\mips_cpu|dp|pcmux|y[31]~24_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\) # (\mips_cpu|dp|pcadd2|y[31]~58_combout\)))) # (!\mips_cpu|dp|pcmux|y[31]~24_combout\ & (\mips_cpu|dp|pcadd1|y[31]~58_combout\ & 
-- (!\mips_cpu|c|md|Selector8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|y[31]~24_combout\,
	datab => \mips_cpu|dp|pcadd1|y[31]~58_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|pcadd2|y[31]~58_combout\,
	combout => \mips_cpu|dp|pcmux|y[31]~25_combout\);

-- Location: FF_X23_Y16_N23
\mips_cpu|dp|pcreg|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[31]~25_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(31));

-- Location: LCCOMB_X24_Y16_N28
\mips_cpu|dp|pcadd1|y[31]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[31]~58_combout\ = \mips_cpu|dp|pcadd1|y[30]~57\ $ (\mips_cpu|dp|pcreg|q\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|pcreg|q\(31),
	cin => \mips_cpu|dp|pcadd1|y[30]~57\,
	combout => \mips_cpu|dp|pcadd1|y[31]~58_combout\);

-- Location: FF_X24_Y16_N29
\mips_cpu|dp|IF_ID_pcplus4|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[31]~58_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(31));

-- Location: LCCOMB_X21_Y20_N12
\mips_cpu|dp|wd_mux|y[31]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[31]~12_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(31)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|ID_EX|q[78]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ID_EX|q[78]~12_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(31),
	combout => \mips_cpu|dp|wd_mux|y[31]~12_combout\);

-- Location: FF_X12_Y18_N31
\mips_cpu|dp|rf|R18[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(31));

-- Location: FF_X12_Y18_N21
\mips_cpu|dp|rf|R22[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(31));

-- Location: LCCOMB_X12_Y18_N20
\mips_cpu|dp|rf|Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~9_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R18\(31))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R22\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(31),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R22\(31),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux0~9_combout\);

-- Location: FF_X16_Y18_N15
\mips_cpu|dp|rf|R30[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(31));

-- Location: FF_X16_Y18_N13
\mips_cpu|dp|rf|R26[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(31));

-- Location: LCCOMB_X16_Y18_N12
\mips_cpu|dp|rf|Mux0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~10_combout\ = (\mips_cpu|dp|rf|Mux0~9_combout\ & ((\mips_cpu|dp|rf|R30\(31)) # ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux0~9_combout\ & (((\mips_cpu|dp|rf|R26\(31) & \mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux0~9_combout\,
	datab => \mips_cpu|dp|rf|R30\(31),
	datac => \mips_cpu|dp|rf|R26\(31),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux0~10_combout\);

-- Location: FF_X15_Y15_N23
\mips_cpu|dp|rf|R16[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(31));

-- Location: FF_X15_Y15_N21
\mips_cpu|dp|rf|R20[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(31));

-- Location: LCCOMB_X15_Y15_N20
\mips_cpu|dp|rf|Mux0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~13_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(31) & ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R20\(31)) # 
-- (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(31),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R20\(31),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux0~13_combout\);

-- Location: FF_X15_Y17_N3
\mips_cpu|dp|rf|R28[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(31));

-- Location: FF_X15_Y17_N9
\mips_cpu|dp|rf|R24[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(31));

-- Location: LCCOMB_X15_Y17_N8
\mips_cpu|dp|rf|Mux0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~14_combout\ = (\mips_cpu|dp|rf|Mux0~13_combout\ & ((\mips_cpu|dp|rf|R28\(31)) # ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux0~13_combout\ & (((\mips_cpu|dp|rf|R24\(31) & \mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux0~13_combout\,
	datab => \mips_cpu|dp|rf|R28\(31),
	datac => \mips_cpu|dp|rf|R24\(31),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux0~14_combout\);

-- Location: FF_X20_Y16_N5
\mips_cpu|dp|rf|R25[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(31));

-- Location: FF_X20_Y16_N15
\mips_cpu|dp|rf|R17[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(31));

-- Location: LCCOMB_X20_Y16_N14
\mips_cpu|dp|rf|Mux0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R25\(31))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R17\(31)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R25\(31),
	datac => \mips_cpu|dp|rf|R17\(31),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux0~11_combout\);

-- Location: FF_X19_Y16_N19
\mips_cpu|dp|rf|R29[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(31));

-- Location: FF_X19_Y16_N17
\mips_cpu|dp|rf|R21[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(31));

-- Location: LCCOMB_X19_Y16_N18
\mips_cpu|dp|rf|Mux0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~12_combout\ = (\mips_cpu|dp|rf|Mux0~11_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\) # ((\mips_cpu|dp|rf|R29\(31))))) # (!\mips_cpu|dp|rf|Mux0~11_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R21\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux0~11_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R29\(31),
	datad => \mips_cpu|dp|rf|R21\(31),
	combout => \mips_cpu|dp|rf|Mux0~12_combout\);

-- Location: LCCOMB_X17_Y19_N14
\mips_cpu|dp|rf|Mux0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux0~12_combout\))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux0~14_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux0~12_combout\,
	combout => \mips_cpu|dp|rf|Mux0~15_combout\);

-- Location: FF_X10_Y21_N31
\mips_cpu|dp|rf|R31[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(31));

-- Location: FF_X10_Y22_N27
\mips_cpu|dp|rf|R19[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(31));

-- Location: FF_X10_Y22_N25
\mips_cpu|dp|rf|R27[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(31));

-- Location: LCCOMB_X10_Y22_N24
\mips_cpu|dp|rf|Mux0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R27\(31)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R19\(31) & 
-- ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(31),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R27\(31),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux0~16_combout\);

-- Location: FF_X10_Y21_N13
\mips_cpu|dp|rf|R23[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(31));

-- Location: LCCOMB_X10_Y21_N12
\mips_cpu|dp|rf|Mux0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~17_combout\ = (\mips_cpu|dp|rf|Mux0~16_combout\ & ((\mips_cpu|dp|rf|R31\(31)) # ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux0~16_combout\ & (((\mips_cpu|dp|rf|R23\(31) & !\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(31),
	datab => \mips_cpu|dp|rf|Mux0~16_combout\,
	datac => \mips_cpu|dp|rf|R23\(31),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux0~17_combout\);

-- Location: LCCOMB_X17_Y19_N8
\mips_cpu|dp|rf|Mux0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~18_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux0~15_combout\ & ((\mips_cpu|dp|rf|Mux0~17_combout\))) # (!\mips_cpu|dp|rf|Mux0~15_combout\ & (\mips_cpu|dp|rf|Mux0~10_combout\)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux0~10_combout\,
	datac => \mips_cpu|dp|rf|Mux0~15_combout\,
	datad => \mips_cpu|dp|rf|Mux0~17_combout\,
	combout => \mips_cpu|dp|rf|Mux0~18_combout\);

-- Location: FF_X22_Y25_N1
\mips_cpu|dp|rf|R9[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(31));

-- Location: FF_X22_Y25_N11
\mips_cpu|dp|rf|R11[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(31));

-- Location: FF_X21_Y25_N5
\mips_cpu|dp|rf|R10[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(31));

-- Location: FF_X21_Y25_N31
\mips_cpu|dp|rf|R8[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(31));

-- Location: LCCOMB_X21_Y25_N30
\mips_cpu|dp|rf|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~6_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R10\(31))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R8\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R10\(31),
	datac => \mips_cpu|dp|rf|R8\(31),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux0~6_combout\);

-- Location: LCCOMB_X22_Y25_N10
\mips_cpu|dp|rf|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~7_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux0~6_combout\ & ((\mips_cpu|dp|rf|R11\(31)))) # (!\mips_cpu|dp|rf|Mux0~6_combout\ & (\mips_cpu|dp|rf|R9\(31))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R9\(31),
	datac => \mips_cpu|dp|rf|R11\(31),
	datad => \mips_cpu|dp|rf|Mux0~6_combout\,
	combout => \mips_cpu|dp|rf|Mux0~7_combout\);

-- Location: FF_X20_Y24_N9
\mips_cpu|dp|rf|R3[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(31));

-- Location: FF_X21_Y22_N23
\mips_cpu|dp|rf|R2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(31));

-- Location: FF_X21_Y22_N25
\mips_cpu|dp|rf|R1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(31));

-- Location: FF_X14_Y18_N21
\mips_cpu|dp|rf|R5[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(31));

-- Location: FF_X14_Y18_N15
\mips_cpu|dp|rf|R4[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(31));

-- Location: LCCOMB_X14_Y18_N14
\mips_cpu|dp|rf|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~2_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R5\(31))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R4\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R5\(31),
	datac => \mips_cpu|dp|rf|R4\(31),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux0~2_combout\);

-- Location: FF_X17_Y22_N13
\mips_cpu|dp|rf|R7[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(31));

-- Location: FF_X17_Y22_N11
\mips_cpu|dp|rf|R6[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(31));

-- Location: LCCOMB_X17_Y22_N12
\mips_cpu|dp|rf|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~3_combout\ = (\mips_cpu|dp|rf|Mux0~2_combout\ & (((\mips_cpu|dp|rf|R7\(31))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux0~2_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R6\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux0~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R7\(31),
	datad => \mips_cpu|dp|rf|R6\(31),
	combout => \mips_cpu|dp|rf|Mux0~3_combout\);

-- Location: LCCOMB_X21_Y22_N24
\mips_cpu|dp|rf|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~4_combout\ = (\mips_cpu|dp|rf|Mux7~2_combout\ & ((\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux0~3_combout\))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|R1\(31))))) # (!\mips_cpu|dp|rf|Mux7~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~2_combout\,
	datab => \mips_cpu|dp|rf|Mux7~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(31),
	datad => \mips_cpu|dp|rf|Mux0~3_combout\,
	combout => \mips_cpu|dp|rf|Mux0~4_combout\);

-- Location: LCCOMB_X21_Y22_N22
\mips_cpu|dp|rf|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~5_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (((\mips_cpu|dp|rf|Mux0~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux0~4_combout\ & (\mips_cpu|dp|rf|R3\(31))) # (!\mips_cpu|dp|rf|Mux0~4_combout\ & 
-- ((\mips_cpu|dp|rf|R2\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~1_combout\,
	datab => \mips_cpu|dp|rf|R3\(31),
	datac => \mips_cpu|dp|rf|R2\(31),
	datad => \mips_cpu|dp|rf|Mux0~4_combout\,
	combout => \mips_cpu|dp|rf|Mux0~5_combout\);

-- Location: LCCOMB_X17_Y19_N4
\mips_cpu|dp|rf|Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~8_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux7~0_combout\) # (\mips_cpu|dp|rf|Mux0~5_combout\)))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & (\mips_cpu|dp|rf|Mux0~7_combout\ & (!\mips_cpu|dp|rf|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~4_combout\,
	datab => \mips_cpu|dp|rf|Mux0~7_combout\,
	datac => \mips_cpu|dp|rf|Mux7~0_combout\,
	datad => \mips_cpu|dp|rf|Mux0~5_combout\,
	combout => \mips_cpu|dp|rf|Mux0~8_combout\);

-- Location: FF_X21_Y20_N13
\mips_cpu|dp|rf|R15[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(31));

-- Location: FF_X17_Y20_N1
\mips_cpu|dp|rf|R12[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(31));

-- Location: FF_X20_Y23_N31
\mips_cpu|dp|rf|R13[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(31));

-- Location: LCCOMB_X17_Y20_N0
\mips_cpu|dp|rf|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R13\(31)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R12\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(31),
	datad => \mips_cpu|dp|rf|R13\(31),
	combout => \mips_cpu|dp|rf|Mux0~0_combout\);

-- Location: FF_X20_Y23_N1
\mips_cpu|dp|rf|R14[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[31]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(31));

-- Location: LCCOMB_X17_Y19_N2
\mips_cpu|dp|rf|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~1_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux0~0_combout\ & (\mips_cpu|dp|rf|R15\(31))) # (!\mips_cpu|dp|rf|Mux0~0_combout\ & ((\mips_cpu|dp|rf|R14\(31)))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R15\(31),
	datac => \mips_cpu|dp|rf|Mux0~0_combout\,
	datad => \mips_cpu|dp|rf|R14\(31),
	combout => \mips_cpu|dp|rf|Mux0~1_combout\);

-- Location: LCCOMB_X17_Y19_N26
\mips_cpu|dp|rf|Mux0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~19_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux0~8_combout\ & (\mips_cpu|dp|rf|Mux0~18_combout\)) # (!\mips_cpu|dp|rf|Mux0~8_combout\ & ((\mips_cpu|dp|rf|Mux0~1_combout\))))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ 
-- & (((\mips_cpu|dp|rf|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux0~18_combout\,
	datac => \mips_cpu|dp|rf|Mux0~8_combout\,
	datad => \mips_cpu|dp|rf|Mux0~1_combout\,
	combout => \mips_cpu|dp|rf|Mux0~19_combout\);

-- Location: FF_X26_Y19_N3
\mips_cpu|dp|ID_EX|q[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[78]~12_combout\,
	asdata => \mips_cpu|dp|rf|Mux0~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(78));

-- Location: LCCOMB_X26_Y19_N18
\mips_cpu|dp|fwd_after_writedata|y[31]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[31]~29_combout\ = (\mips_cpu|fwd|ForwardD[1]~2_combout\ & ((\mips_cpu|fwd|ForwardD[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[78]~12_combout\))) # (!\mips_cpu|fwd|ForwardD[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(78))))) # 
-- (!\mips_cpu|fwd|ForwardD[1]~2_combout\ & (\mips_cpu|dp|ID_EX|q\(78)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[1]~2_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(78),
	datac => \mips_cpu|fwd|ForwardD[1]~7_combout\,
	datad => \mips_cpu|dp|ID_EX|q[78]~12_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[31]~29_combout\);

-- Location: LCCOMB_X27_Y20_N18
\mips_cpu|dp|fwd_after_writedata|y[31]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[31]~30_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|dp|EX_MEM|q\(68))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|fwd_after_writedata|y[31]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(68),
	datab => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[31]~29_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[31]~30_combout\);

-- Location: FF_X27_Y20_N19
\mips_cpu|dp|EX_MEM|q[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[31]~30_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(36));

-- Location: FF_X26_Y22_N27
\mips_cpu|dp|MEM_WB|q[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[67]~4_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(30),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(67));

-- Location: LCCOMB_X29_Y20_N30
\mips_cpu|dp|MEM_WB|q[35]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[35]~feeder_combout\ = \mips_cpu|dp|EX_MEM|q\(67)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|EX_MEM|q\(67),
	combout => \mips_cpu|dp|MEM_WB|q[35]~feeder_combout\);

-- Location: FF_X29_Y20_N31
\mips_cpu|dp|MEM_WB|q[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[35]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(35));

-- Location: LCCOMB_X26_Y19_N20
\mips_cpu|dp|ID_EX|q[77]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[77]~13_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(67))) # (!\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(67),
	datab => \mips_cpu|dp|MEM_WB|q\(35),
	datad => \mips_cpu|c|MEM_WB|q\(0),
	combout => \mips_cpu|dp|ID_EX|q[77]~13_combout\);

-- Location: LCCOMB_X23_Y17_N18
\mips_cpu|dp|wd_mux|y[30]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[30]~13_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(30))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[77]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(30),
	datad => \mips_cpu|dp|ID_EX|q[77]~13_combout\,
	combout => \mips_cpu|dp|wd_mux|y[30]~13_combout\);

-- Location: FF_X14_Y19_N29
\mips_cpu|dp|rf|R19[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[30]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(30));

-- Location: LCCOMB_X12_Y19_N20
\mips_cpu|dp|fwd_before_srca|y[30]~281\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~281_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R23\(30)) # (\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R19\(30) & ((!\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(30),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R23\(30),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~281_combout\);

-- Location: LCCOMB_X16_Y19_N22
\mips_cpu|dp|fwd_before_srca|y[30]~282\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~282_combout\ = (\mips_cpu|dp|fwd_before_srca|y[30]~281_combout\ & ((\mips_cpu|dp|rf|R31\(30)) # ((!\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|fwd_before_srca|y[30]~281_combout\ & (((\mips_cpu|dp|rf|R27\(30) & 
-- \mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[30]~281_combout\,
	datab => \mips_cpu|dp|rf|R31\(30),
	datac => \mips_cpu|dp|rf|R27\(30),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~282_combout\);

-- Location: LCCOMB_X12_Y16_N12
\mips_cpu|dp|fwd_before_srca|y[30]~274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~274_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R22\(30)) # (\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R18\(30) & ((!\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(30),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R22\(30),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~274_combout\);

-- Location: LCCOMB_X16_Y18_N8
\mips_cpu|dp|fwd_before_srca|y[30]~275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~275_combout\ = (\mips_cpu|dp|fwd_before_srca|y[30]~274_combout\ & (((\mips_cpu|dp|rf|R30\(30))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[30]~274_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R26\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[30]~274_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R26\(30),
	datad => \mips_cpu|dp|rf|R30\(30),
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~275_combout\);

-- Location: LCCOMB_X16_Y15_N24
\mips_cpu|dp|fwd_before_srca|y[30]~278\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~278_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|rf|R24\(30)) # (\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R16\(30) & ((!\mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(30),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R24\(30),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~278_combout\);

-- Location: LCCOMB_X15_Y15_N8
\mips_cpu|dp|fwd_before_srca|y[30]~279\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~279_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[30]~278_combout\ & ((\mips_cpu|dp|rf|R28\(30)))) # (!\mips_cpu|dp|fwd_before_srca|y[30]~278_combout\ & (\mips_cpu|dp|rf|R20\(30))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[30]~278_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[30]~278_combout\,
	datac => \mips_cpu|dp|rf|R20\(30),
	datad => \mips_cpu|dp|rf|R28\(30),
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~279_combout\);

-- Location: LCCOMB_X20_Y16_N10
\mips_cpu|dp|fwd_before_srca|y[30]~276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~276_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R25\(30)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R17\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R17\(30),
	datad => \mips_cpu|dp|rf|R25\(30),
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~276_combout\);

-- Location: LCCOMB_X19_Y16_N30
\mips_cpu|dp|fwd_before_srca|y[30]~277\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~277_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[30]~276_combout\ & (\mips_cpu|dp|rf|R29\(30))) # (!\mips_cpu|dp|fwd_before_srca|y[30]~276_combout\ & ((\mips_cpu|dp|rf|R21\(30)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[30]~276_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[30]~276_combout\,
	datac => \mips_cpu|dp|rf|R29\(30),
	datad => \mips_cpu|dp|rf|R21\(30),
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~277_combout\);

-- Location: LCCOMB_X16_Y19_N12
\mips_cpu|dp|fwd_before_srca|y[30]~280\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~280_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[30]~277_combout\))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[30]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[30]~279_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|fwd_before_srca|y[30]~277_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~280_combout\);

-- Location: LCCOMB_X16_Y19_N16
\mips_cpu|dp|fwd_before_srca|y[30]~283\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~283_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[30]~280_combout\ & (\mips_cpu|dp|fwd_before_srca|y[30]~282_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[30]~280_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[30]~275_combout\))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[30]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[30]~282_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[30]~275_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|fwd_before_srca|y[30]~280_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~283_combout\);

-- Location: LCCOMB_X14_Y18_N16
\mips_cpu|dp|fwd_before_srca|y[30]~286\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~286_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R5\(30)))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|rf|R4\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R4\(30),
	datac => \mips_cpu|dp|rf|R5\(30),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~286_combout\);

-- Location: LCCOMB_X14_Y20_N8
\mips_cpu|dp|fwd_before_srca|y[30]~287\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~287_combout\ = (\mips_cpu|dp|fwd_before_srca|y[30]~286_combout\ & ((\mips_cpu|dp|rf|R7\(30)) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|fwd_before_srca|y[30]~286_combout\ & (((\mips_cpu|dp|rf|R6\(30) & 
-- \mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(30),
	datab => \mips_cpu|dp|fwd_before_srca|y[30]~286_combout\,
	datac => \mips_cpu|dp|rf|R6\(30),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~287_combout\);

-- Location: LCCOMB_X20_Y21_N16
\mips_cpu|dp|fwd_before_srca|y[30]~288\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~288_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~34_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (\mips_cpu|dp|rf|R2\(30))) # 
-- (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|rf|R1\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(30),
	datab => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datac => \mips_cpu|dp|rf|R1\(30),
	datad => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~288_combout\);

-- Location: LCCOMB_X16_Y19_N26
\mips_cpu|dp|fwd_before_srca|y[30]~289\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~289_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[30]~288_combout\ & ((\mips_cpu|dp|rf|R3\(30)))) # (!\mips_cpu|dp|fwd_before_srca|y[30]~288_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[30]~287_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[30]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[30]~287_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datac => \mips_cpu|dp|rf|R3\(30),
	datad => \mips_cpu|dp|fwd_before_srca|y[30]~288_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~289_combout\);

-- Location: LCCOMB_X15_Y23_N10
\mips_cpu|dp|fwd_before_srca|y[30]~284\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~284_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R10\(30)))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R8\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R8\(30),
	datac => \mips_cpu|dp|rf|R10\(30),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~284_combout\);

-- Location: LCCOMB_X14_Y23_N0
\mips_cpu|dp|fwd_before_srca|y[30]~285\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~285_combout\ = (\mips_cpu|dp|fwd_before_srca|y[30]~284_combout\ & ((\mips_cpu|dp|rf|R11\(30)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[30]~284_combout\ & (((\mips_cpu|dp|rf|R9\(30) & 
-- \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[30]~284_combout\,
	datab => \mips_cpu|dp|rf|R11\(30),
	datac => \mips_cpu|dp|rf|R9\(30),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~285_combout\);

-- Location: LCCOMB_X16_Y19_N28
\mips_cpu|dp|fwd_before_srca|y[30]~290\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~290_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~32_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[30]~285_combout\))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (\mips_cpu|dp|fwd_before_srca|y[30]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[30]~289_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[30]~285_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~290_combout\);

-- Location: LCCOMB_X19_Y23_N4
\mips_cpu|dp|fwd_before_srca|y[30]~291\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~291_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22)) # ((\mips_cpu|dp|rf|R13\(30))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R12\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R13\(30),
	datad => \mips_cpu|dp|rf|R12\(30),
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~291_combout\);

-- Location: LCCOMB_X16_Y23_N24
\mips_cpu|dp|fwd_before_srca|y[30]~292\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~292_combout\ = (\mips_cpu|dp|fwd_before_srca|y[30]~291_combout\ & (((\mips_cpu|dp|rf|R15\(30))) # (!\mips_cpu|dp|IF_ID|q\(22)))) # (!\mips_cpu|dp|fwd_before_srca|y[30]~291_combout\ & (\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R14\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[30]~291_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R14\(30),
	datad => \mips_cpu|dp|rf|R15\(30),
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~292_combout\);

-- Location: LCCOMB_X16_Y19_N30
\mips_cpu|dp|fwd_before_srca|y[30]~293\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~293_combout\ = (\mips_cpu|dp|fwd_before_srca|y[30]~290_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[30]~292_combout\) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[30]~290_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[30]~283_combout\ & (\mips_cpu|dp|ID_EX|q[101]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[30]~283_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[30]~290_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[30]~292_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~293_combout\);

-- Location: LCCOMB_X24_Y18_N26
\mips_cpu|dp|fwd_before_srca|y[30]~294\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[30]~294_combout\ = (\mips_cpu|dp|fwd_before_srca|y[30]~293_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[77]~13_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\))) # 
-- (!\mips_cpu|dp|fwd_before_srca|y[30]~293_combout\ & (\mips_cpu|fwd|ForwardA~3_combout\ & ((\mips_cpu|dp|ID_EX|q[77]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[30]~293_combout\,
	datab => \mips_cpu|fwd|ForwardA~3_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datad => \mips_cpu|dp|ID_EX|q[77]~13_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[30]~294_combout\);

-- Location: FF_X24_Y18_N27
\mips_cpu|dp|ID_EX|q[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[30]~294_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(109));

-- Location: LCCOMB_X24_Y18_N12
\mips_cpu|dp|fwd_after_srca|y[30]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[30]~28_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[77]~13_combout\))) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(109)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(109),
	datab => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q[77]~13_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[30]~28_combout\);

-- Location: LCCOMB_X24_Y18_N30
\mips_cpu|dp|fwd_after_srca|y[30]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[30]~29_combout\ = (\mips_cpu|dp|fwd_after_srca|y[30]~28_combout\) # ((\mips_cpu|fwd|ForwardC[0]~3_combout\ & \mips_cpu|dp|EX_MEM|q\(67)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[30]~28_combout\,
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(67),
	combout => \mips_cpu|dp|fwd_after_srca|y[30]~29_combout\);

-- Location: LCCOMB_X27_Y20_N26
\mips_cpu|dp|sl16|y[30]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[30]~13_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & ((\mips_cpu|dp|IF_ID|q\(14)))) # (!\mips_cpu|c|md|Decoder0~3_combout\ & (\mips_cpu|dp|sze|y[31]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(14),
	datad => \mips_cpu|c|md|Decoder0~3_combout\,
	combout => \mips_cpu|dp|sl16|y[30]~13_combout\);

-- Location: FF_X27_Y20_N27
\mips_cpu|dp|ID_EX|q[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[30]~13_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(45));

-- Location: LCCOMB_X27_Y20_N14
\mips_cpu|dp|srcbmux|y[30]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[30]~15_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(45))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[30]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(45),
	datab => \mips_cpu|dp|fwd_after_writedata|y[30]~32_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	combout => \mips_cpu|dp|srcbmux|y[30]~15_combout\);

-- Location: LCCOMB_X27_Y20_N24
\mips_cpu|dp|alu|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux1~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[30]~29_combout\ & ((\mips_cpu|dp|srcbmux|y[30]~15_combout\) # (\mips_cpu|c|ad|Mux2~1_combout\))) # (!\mips_cpu|dp|fwd_after_srca|y[30]~29_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[30]~15_combout\ & \mips_cpu|c|ad|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[30]~29_combout\,
	datab => \mips_cpu|dp|srcbmux|y[30]~15_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux1~0_combout\);

-- Location: LCCOMB_X27_Y20_N4
\mips_cpu|dp|alu|b2[30]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[30]~19_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(45))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[30]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(45),
	datab => \mips_cpu|c|ad|Mux0~1_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|fwd_after_writedata|y[30]~32_combout\,
	combout => \mips_cpu|dp|alu|b2[30]~19_combout\);

-- Location: LCCOMB_X28_Y16_N2
\mips_cpu|dp|sl16|y[29]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[29]~14_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & ((\mips_cpu|dp|IF_ID|q\(13)))) # (!\mips_cpu|c|md|Decoder0~3_combout\ & (\mips_cpu|dp|sze|y[31]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|Decoder0~3_combout\,
	datac => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(13),
	combout => \mips_cpu|dp|sl16|y[29]~14_combout\);

-- Location: FF_X28_Y16_N3
\mips_cpu|dp|ID_EX|q[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[29]~14_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(44));

-- Location: LCCOMB_X30_Y18_N2
\mips_cpu|dp|alu|b2[29]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[29]~20_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(44))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[29]~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|ID_EX|q\(44),
	datac => \mips_cpu|dp|fwd_after_writedata|y[29]~34_combout\,
	datad => \mips_cpu|c|ad|Mux0~1_combout\,
	combout => \mips_cpu|dp|alu|b2[29]~20_combout\);

-- Location: LCCOMB_X16_Y23_N6
\mips_cpu|dp|fwd_before_srca|y[29]~312\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~312_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|IF_ID|q\(22))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R14\(29))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- ((\mips_cpu|dp|rf|R12\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R14\(29),
	datad => \mips_cpu|dp|rf|R12\(29),
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~312_combout\);

-- Location: LCCOMB_X16_Y23_N28
\mips_cpu|dp|fwd_before_srca|y[29]~313\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~313_combout\ = (\mips_cpu|dp|fwd_before_srca|y[29]~312_combout\ & ((\mips_cpu|dp|rf|R15\(29)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[29]~312_combout\ & (((\mips_cpu|dp|rf|R13\(29) & 
-- \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[29]~312_combout\,
	datab => \mips_cpu|dp|rf|R15\(29),
	datac => \mips_cpu|dp|rf|R13\(29),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~313_combout\);

-- Location: LCCOMB_X22_Y25_N28
\mips_cpu|dp|fwd_before_srca|y[29]~295\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~295_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|rf|R9\(29)) # (\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R8\(29) & ((!\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R8\(29),
	datac => \mips_cpu|dp|rf|R9\(29),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~295_combout\);

-- Location: LCCOMB_X21_Y25_N16
\mips_cpu|dp|fwd_before_srca|y[29]~296\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~296_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[29]~295_combout\ & (\mips_cpu|dp|rf|R11\(29))) # (!\mips_cpu|dp|fwd_before_srca|y[29]~295_combout\ & ((\mips_cpu|dp|rf|R10\(29)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[29]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(29),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R10\(29),
	datad => \mips_cpu|dp|fwd_before_srca|y[29]~295_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~296_combout\);

-- Location: LCCOMB_X16_Y22_N20
\mips_cpu|dp|fwd_before_srca|y[29]~307\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~307_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R6\(29)))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R4\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(29),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R6\(29),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~307_combout\);

-- Location: LCCOMB_X14_Y22_N28
\mips_cpu|dp|fwd_before_srca|y[29]~308\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~308_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[29]~307_combout\ & (\mips_cpu|dp|rf|R7\(29))) # (!\mips_cpu|dp|fwd_before_srca|y[29]~307_combout\ & ((\mips_cpu|dp|rf|R5\(29)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[29]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R7\(29),
	datac => \mips_cpu|dp|rf|R5\(29),
	datad => \mips_cpu|dp|fwd_before_srca|y[29]~307_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~308_combout\);

-- Location: LCCOMB_X14_Y22_N24
\mips_cpu|dp|fwd_before_srca|y[29]~309\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~309_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[29]~308_combout\) # (\mips_cpu|dp|ID_EX|q[101]~34_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (\mips_cpu|dp|rf|R1\(29) & ((!\mips_cpu|dp|ID_EX|q[101]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(29),
	datab => \mips_cpu|dp|fwd_before_srca|y[29]~308_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~309_combout\);

-- Location: LCCOMB_X20_Y22_N14
\mips_cpu|dp|fwd_before_srca|y[29]~310\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~310_combout\ = (\mips_cpu|dp|fwd_before_srca|y[29]~309_combout\ & (((\mips_cpu|dp|rf|R3\(29)) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[29]~309_combout\ & (\mips_cpu|dp|rf|R2\(29) & 
-- ((\mips_cpu|dp|ID_EX|q[101]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[29]~309_combout\,
	datab => \mips_cpu|dp|rf|R2\(29),
	datac => \mips_cpu|dp|rf|R3\(29),
	datad => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~310_combout\);

-- Location: LCCOMB_X10_Y17_N28
\mips_cpu|dp|fwd_before_srca|y[29]~297\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~297_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R25\(29)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R17\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(29),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R25\(29),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~297_combout\);

-- Location: LCCOMB_X14_Y17_N12
\mips_cpu|dp|fwd_before_srca|y[29]~298\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~298_combout\ = (\mips_cpu|dp|fwd_before_srca|y[29]~297_combout\ & ((\mips_cpu|dp|rf|R29\(29)) # ((!\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|fwd_before_srca|y[29]~297_combout\ & (((\mips_cpu|dp|rf|R21\(29) & 
-- \mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(29),
	datab => \mips_cpu|dp|fwd_before_srca|y[29]~297_combout\,
	datac => \mips_cpu|dp|rf|R21\(29),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~298_combout\);

-- Location: LCCOMB_X10_Y22_N6
\mips_cpu|dp|fwd_before_srca|y[29]~304\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~304_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(29)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R19\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R19\(29),
	datad => \mips_cpu|dp|rf|R23\(29),
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~304_combout\);

-- Location: LCCOMB_X11_Y22_N14
\mips_cpu|dp|fwd_before_srca|y[29]~305\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~305_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[29]~304_combout\ & (\mips_cpu|dp|rf|R31\(29))) # (!\mips_cpu|dp|fwd_before_srca|y[29]~304_combout\ & ((\mips_cpu|dp|rf|R27\(29)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|fwd_before_srca|y[29]~304_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|fwd_before_srca|y[29]~304_combout\,
	datac => \mips_cpu|dp|rf|R31\(29),
	datad => \mips_cpu|dp|rf|R27\(29),
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~305_combout\);

-- Location: LCCOMB_X12_Y16_N26
\mips_cpu|dp|fwd_before_srca|y[29]~299\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~299_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(29)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R18\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R18\(29),
	datad => \mips_cpu|dp|rf|R22\(29),
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~299_combout\);

-- Location: LCCOMB_X11_Y16_N10
\mips_cpu|dp|fwd_before_srca|y[29]~300\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~300_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[29]~299_combout\ & ((\mips_cpu|dp|rf|R30\(29)))) # (!\mips_cpu|dp|fwd_before_srca|y[29]~299_combout\ & (\mips_cpu|dp|rf|R26\(29))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[29]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R26\(29),
	datac => \mips_cpu|dp|rf|R30\(29),
	datad => \mips_cpu|dp|fwd_before_srca|y[29]~299_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~300_combout\);

-- Location: LCCOMB_X17_Y15_N26
\mips_cpu|dp|fwd_before_srca|y[29]~301\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~301_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R24\(29)) # ((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|rf|R16\(29) & !\mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R24\(29),
	datac => \mips_cpu|dp|rf|R16\(29),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~301_combout\);

-- Location: LCCOMB_X19_Y15_N18
\mips_cpu|dp|fwd_before_srca|y[29]~302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~302_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[29]~301_combout\ & ((\mips_cpu|dp|rf|R28\(29)))) # (!\mips_cpu|dp|fwd_before_srca|y[29]~301_combout\ & (\mips_cpu|dp|rf|R20\(29))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[29]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(29),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R28\(29),
	datad => \mips_cpu|dp|fwd_before_srca|y[29]~301_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~302_combout\);

-- Location: LCCOMB_X16_Y22_N0
\mips_cpu|dp|fwd_before_srca|y[29]~303\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~303_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|fwd_before_srca|y[29]~300_combout\)) # (!\mips_cpu|dp|IF_ID|q\(22) 
-- & ((\mips_cpu|dp|fwd_before_srca|y[29]~302_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[29]~300_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|fwd_before_srca|y[29]~302_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~303_combout\);

-- Location: LCCOMB_X16_Y22_N2
\mips_cpu|dp|fwd_before_srca|y[29]~306\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~306_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[29]~303_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[29]~305_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[29]~303_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[29]~298_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[29]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[29]~298_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|fwd_before_srca|y[29]~305_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[29]~303_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~306_combout\);

-- Location: LCCOMB_X16_Y22_N16
\mips_cpu|dp|fwd_before_srca|y[29]~311\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~311_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~33_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[29]~306_combout\))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (\mips_cpu|dp|fwd_before_srca|y[29]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[29]~310_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[29]~306_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~311_combout\);

-- Location: LCCOMB_X16_Y22_N10
\mips_cpu|dp|fwd_before_srca|y[29]~314\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~314_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[29]~311_combout\ & (\mips_cpu|dp|fwd_before_srca|y[29]~313_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[29]~311_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[29]~296_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[29]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[29]~313_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[29]~296_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[29]~311_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~314_combout\);

-- Location: LCCOMB_X23_Y19_N24
\mips_cpu|dp|fwd_before_srca|y[29]~315\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[29]~315_combout\ = (\mips_cpu|dp|fwd_before_srca|y[29]~314_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[76]~14_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\))) # 
-- (!\mips_cpu|dp|fwd_before_srca|y[29]~314_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[76]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[29]~314_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datac => \mips_cpu|fwd|ForwardA~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q[76]~14_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[29]~315_combout\);

-- Location: FF_X23_Y19_N25
\mips_cpu|dp|ID_EX|q[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[29]~315_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(108));

-- Location: LCCOMB_X23_Y19_N26
\mips_cpu|dp|fwd_after_srca|y[29]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[29]~30_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[76]~14_combout\))) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(108)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(108),
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q[76]~14_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[29]~30_combout\);

-- Location: LCCOMB_X27_Y18_N12
\mips_cpu|dp|sl16|y[28]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[28]~15_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & (\mips_cpu|dp|IF_ID|q\(12))) # (!\mips_cpu|c|md|Decoder0~3_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID|q\(12),
	datac => \mips_cpu|c|md|Decoder0~3_combout\,
	datad => \mips_cpu|dp|sze|y[31]~0_combout\,
	combout => \mips_cpu|dp|sl16|y[28]~15_combout\);

-- Location: FF_X27_Y18_N13
\mips_cpu|dp|ID_EX|q[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[28]~15_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(43));

-- Location: LCCOMB_X30_Y19_N30
\mips_cpu|dp|alu|b2[28]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[28]~21_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(43))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[28]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(43),
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|fwd_after_writedata|y[28]~36_combout\,
	combout => \mips_cpu|dp|alu|b2[28]~21_combout\);

-- Location: LCCOMB_X30_Y20_N10
\mips_cpu|dp|alu|Add0~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~58_combout\ = (\mips_cpu|dp|fwd_after_srca|y[28]~33_combout\ & ((\mips_cpu|dp|alu|b2[28]~21_combout\ & (\mips_cpu|dp|alu|Add0~57\ & VCC)) # (!\mips_cpu|dp|alu|b2[28]~21_combout\ & (!\mips_cpu|dp|alu|Add0~57\)))) # 
-- (!\mips_cpu|dp|fwd_after_srca|y[28]~33_combout\ & ((\mips_cpu|dp|alu|b2[28]~21_combout\ & (!\mips_cpu|dp|alu|Add0~57\)) # (!\mips_cpu|dp|alu|b2[28]~21_combout\ & ((\mips_cpu|dp|alu|Add0~57\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~59\ = CARRY((\mips_cpu|dp|fwd_after_srca|y[28]~33_combout\ & (!\mips_cpu|dp|alu|b2[28]~21_combout\ & !\mips_cpu|dp|alu|Add0~57\)) # (!\mips_cpu|dp|fwd_after_srca|y[28]~33_combout\ & ((!\mips_cpu|dp|alu|Add0~57\) # 
-- (!\mips_cpu|dp|alu|b2[28]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[28]~33_combout\,
	datab => \mips_cpu|dp|alu|b2[28]~21_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~57\,
	combout => \mips_cpu|dp|alu|Add0~58_combout\,
	cout => \mips_cpu|dp|alu|Add0~59\);

-- Location: LCCOMB_X30_Y20_N12
\mips_cpu|dp|alu|Add0~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~60_combout\ = ((\mips_cpu|dp|alu|b2[29]~20_combout\ $ (\mips_cpu|dp|fwd_after_srca|y[29]~31_combout\ $ (!\mips_cpu|dp|alu|Add0~59\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~61\ = CARRY((\mips_cpu|dp|alu|b2[29]~20_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[29]~31_combout\) # (!\mips_cpu|dp|alu|Add0~59\))) # (!\mips_cpu|dp|alu|b2[29]~20_combout\ & (\mips_cpu|dp|fwd_after_srca|y[29]~31_combout\ & 
-- !\mips_cpu|dp|alu|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[29]~20_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[29]~31_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~59\,
	combout => \mips_cpu|dp|alu|Add0~60_combout\,
	cout => \mips_cpu|dp|alu|Add0~61\);

-- Location: LCCOMB_X30_Y18_N20
\mips_cpu|dp|srcbmux|y[29]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[29]~18_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(44))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[29]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|ID_EX|q\(44),
	datac => \mips_cpu|dp|fwd_after_writedata|y[29]~34_combout\,
	combout => \mips_cpu|dp|srcbmux|y[29]~18_combout\);

-- Location: LCCOMB_X30_Y18_N22
\mips_cpu|dp|alu|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux2~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|srcbmux|y[29]~18_combout\) # (\mips_cpu|dp|fwd_after_srca|y[29]~31_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[29]~18_combout\ & \mips_cpu|dp|fwd_after_srca|y[29]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|dp|srcbmux|y[29]~18_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[29]~31_combout\,
	combout => \mips_cpu|dp|alu|Mux2~0_combout\);

-- Location: LCCOMB_X31_Y20_N30
\mips_cpu|dp|alu|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux2~1_combout\ = (\mips_cpu|dp|alu|Mux2~0_combout\) # ((\mips_cpu|dp|alu|Add0~60_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~60_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Mux2~0_combout\,
	combout => \mips_cpu|dp|alu|Mux2~1_combout\);

-- Location: FF_X31_Y20_N31
\mips_cpu|dp|EX_MEM|q[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux2~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(66));

-- Location: LCCOMB_X30_Y18_N6
\mips_cpu|dp|fwd_after_srca|y[29]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[29]~31_combout\ = (\mips_cpu|dp|fwd_after_srca|y[29]~30_combout\) # ((\mips_cpu|fwd|ForwardC[0]~3_combout\ & \mips_cpu|dp|EX_MEM|q\(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|dp|fwd_after_srca|y[29]~30_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(66),
	combout => \mips_cpu|dp|fwd_after_srca|y[29]~31_combout\);

-- Location: LCCOMB_X30_Y20_N14
\mips_cpu|dp|alu|Add0~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~62_combout\ = (\mips_cpu|dp|fwd_after_srca|y[30]~29_combout\ & ((\mips_cpu|dp|alu|b2[30]~19_combout\ & (\mips_cpu|dp|alu|Add0~61\ & VCC)) # (!\mips_cpu|dp|alu|b2[30]~19_combout\ & (!\mips_cpu|dp|alu|Add0~61\)))) # 
-- (!\mips_cpu|dp|fwd_after_srca|y[30]~29_combout\ & ((\mips_cpu|dp|alu|b2[30]~19_combout\ & (!\mips_cpu|dp|alu|Add0~61\)) # (!\mips_cpu|dp|alu|b2[30]~19_combout\ & ((\mips_cpu|dp|alu|Add0~61\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~63\ = CARRY((\mips_cpu|dp|fwd_after_srca|y[30]~29_combout\ & (!\mips_cpu|dp|alu|b2[30]~19_combout\ & !\mips_cpu|dp|alu|Add0~61\)) # (!\mips_cpu|dp|fwd_after_srca|y[30]~29_combout\ & ((!\mips_cpu|dp|alu|Add0~61\) # 
-- (!\mips_cpu|dp|alu|b2[30]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[30]~29_combout\,
	datab => \mips_cpu|dp|alu|b2[30]~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~61\,
	combout => \mips_cpu|dp|alu|Add0~62_combout\,
	cout => \mips_cpu|dp|alu|Add0~63\);

-- Location: LCCOMB_X31_Y20_N4
\mips_cpu|dp|alu|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux1~1_combout\ = (\mips_cpu|dp|alu|Mux1~0_combout\) # ((!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~62_combout\,
	combout => \mips_cpu|dp|alu|Mux1~1_combout\);

-- Location: FF_X31_Y20_N5
\mips_cpu|dp|EX_MEM|q[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux1~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(67));

-- Location: FF_X26_Y19_N21
\mips_cpu|dp|ID_EX|q[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[77]~13_combout\,
	asdata => \mips_cpu|dp|rf|Mux1~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(77));

-- Location: LCCOMB_X26_Y19_N12
\mips_cpu|dp|fwd_after_writedata|y[30]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[30]~31_combout\ = (\mips_cpu|fwd|ForwardD[1]~2_combout\ & ((\mips_cpu|fwd|ForwardD[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[77]~13_combout\))) # (!\mips_cpu|fwd|ForwardD[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(77))))) # 
-- (!\mips_cpu|fwd|ForwardD[1]~2_combout\ & (\mips_cpu|dp|ID_EX|q\(77)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[1]~2_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(77),
	datac => \mips_cpu|fwd|ForwardD[1]~7_combout\,
	datad => \mips_cpu|dp|ID_EX|q[77]~13_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[30]~31_combout\);

-- Location: LCCOMB_X27_Y20_N0
\mips_cpu|dp|fwd_after_writedata|y[30]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[30]~32_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|dp|EX_MEM|q\(67))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|fwd_after_writedata|y[30]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(67),
	datad => \mips_cpu|dp|fwd_after_writedata|y[30]~31_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[30]~32_combout\);

-- Location: FF_X27_Y20_N1
\mips_cpu|dp|EX_MEM|q[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[30]~32_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(35));

-- Location: FF_X26_Y21_N29
\mips_cpu|dp|MEM_WB|q[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[66]~5_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(29),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(66));

-- Location: LCCOMB_X29_Y19_N26
\mips_cpu|dp|MEM_WB|q[34]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[34]~feeder_combout\ = \mips_cpu|dp|EX_MEM|q\(66)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|EX_MEM|q\(66),
	combout => \mips_cpu|dp|MEM_WB|q[34]~feeder_combout\);

-- Location: FF_X29_Y19_N27
\mips_cpu|dp|MEM_WB|q[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[34]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(34));

-- Location: LCCOMB_X26_Y19_N14
\mips_cpu|dp|ID_EX|q[76]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[76]~14_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(66))) # (!\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(66),
	datab => \mips_cpu|c|MEM_WB|q\(0),
	datad => \mips_cpu|dp|MEM_WB|q\(34),
	combout => \mips_cpu|dp|ID_EX|q[76]~14_combout\);

-- Location: FF_X26_Y19_N15
\mips_cpu|dp|ID_EX|q[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[76]~14_combout\,
	asdata => \mips_cpu|dp|rf|Mux2~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(76));

-- Location: LCCOMB_X26_Y19_N22
\mips_cpu|dp|fwd_after_writedata|y[29]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[29]~33_combout\ = (\mips_cpu|fwd|ForwardD[1]~2_combout\ & ((\mips_cpu|fwd|ForwardD[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q[76]~14_combout\)) # (!\mips_cpu|fwd|ForwardD[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q\(76)))))) # 
-- (!\mips_cpu|fwd|ForwardD[1]~2_combout\ & (((\mips_cpu|dp|ID_EX|q\(76)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[1]~2_combout\,
	datab => \mips_cpu|dp|ID_EX|q[76]~14_combout\,
	datac => \mips_cpu|fwd|ForwardD[1]~7_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(76),
	combout => \mips_cpu|dp|fwd_after_writedata|y[29]~33_combout\);

-- Location: LCCOMB_X30_Y18_N8
\mips_cpu|dp|fwd_after_writedata|y[29]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[29]~34_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|EX_MEM|q\(66)))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|dp|fwd_after_writedata|y[29]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[29]~33_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(66),
	combout => \mips_cpu|dp|fwd_after_writedata|y[29]~34_combout\);

-- Location: FF_X30_Y18_N9
\mips_cpu|dp|EX_MEM|q[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[29]~34_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(34));

-- Location: FF_X26_Y21_N7
\mips_cpu|dp|MEM_WB|q[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[65]~6_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(28),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(65));

-- Location: LCCOMB_X24_Y21_N22
\mips_cpu|dp|ID_EX|q[75]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[75]~15_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(65)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(33),
	datad => \mips_cpu|dp|MEM_WB|q\(65),
	combout => \mips_cpu|dp|ID_EX|q[75]~15_combout\);

-- Location: LCCOMB_X20_Y20_N6
\mips_cpu|dp|fwd_before_srca|y[28]~333\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~333_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22)) # (\mips_cpu|dp|rf|R13\(28))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R12\(28) & (!\mips_cpu|dp|IF_ID|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(28),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|rf|R13\(28),
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~333_combout\);

-- Location: LCCOMB_X20_Y20_N2
\mips_cpu|dp|fwd_before_srca|y[28]~334\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~334_combout\ = (\mips_cpu|dp|fwd_before_srca|y[28]~333_combout\ & (((\mips_cpu|dp|rf|R15\(28))) # (!\mips_cpu|dp|IF_ID|q\(22)))) # (!\mips_cpu|dp|fwd_before_srca|y[28]~333_combout\ & (\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R14\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[28]~333_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R14\(28),
	datad => \mips_cpu|dp|rf|R15\(28),
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~334_combout\);

-- Location: LCCOMB_X19_Y18_N28
\mips_cpu|dp|fwd_before_srca|y[28]~316\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~316_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(28)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R18\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R18\(28),
	datac => \mips_cpu|dp|rf|R22\(28),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~316_combout\);

-- Location: LCCOMB_X20_Y18_N4
\mips_cpu|dp|fwd_before_srca|y[28]~317\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~317_combout\ = (\mips_cpu|dp|fwd_before_srca|y[28]~316_combout\ & ((\mips_cpu|dp|rf|R30\(28)) # ((!\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|fwd_before_srca|y[28]~316_combout\ & (((\mips_cpu|dp|rf|R26\(28) & 
-- \mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(28),
	datab => \mips_cpu|dp|fwd_before_srca|y[28]~316_combout\,
	datac => \mips_cpu|dp|rf|R26\(28),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~317_combout\);

-- Location: LCCOMB_X16_Y15_N4
\mips_cpu|dp|fwd_before_srca|y[28]~320\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~320_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|rf|R24\(28)) # (\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R16\(28) & ((!\mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(28),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R24\(28),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~320_combout\);

-- Location: LCCOMB_X15_Y15_N28
\mips_cpu|dp|fwd_before_srca|y[28]~321\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~321_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[28]~320_combout\ & (\mips_cpu|dp|rf|R28\(28))) # (!\mips_cpu|dp|fwd_before_srca|y[28]~320_combout\ & ((\mips_cpu|dp|rf|R20\(28)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[28]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(28),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R20\(28),
	datad => \mips_cpu|dp|fwd_before_srca|y[28]~320_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~321_combout\);

-- Location: LCCOMB_X14_Y16_N18
\mips_cpu|dp|fwd_before_srca|y[28]~318\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~318_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R25\(28))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R17\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R25\(28),
	datac => \mips_cpu|dp|rf|R17\(28),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~318_combout\);

-- Location: LCCOMB_X15_Y16_N26
\mips_cpu|dp|fwd_before_srca|y[28]~319\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~319_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[28]~318_combout\ & ((\mips_cpu|dp|rf|R29\(28)))) # (!\mips_cpu|dp|fwd_before_srca|y[28]~318_combout\ & (\mips_cpu|dp|rf|R21\(28))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[28]~318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R21\(28),
	datac => \mips_cpu|dp|rf|R29\(28),
	datad => \mips_cpu|dp|fwd_before_srca|y[28]~318_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~319_combout\);

-- Location: LCCOMB_X16_Y22_N28
\mips_cpu|dp|fwd_before_srca|y[28]~322\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~322_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|IF_ID|q\(21))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[28]~319_combout\))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|fwd_before_srca|y[28]~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|fwd_before_srca|y[28]~321_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[28]~319_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~322_combout\);

-- Location: LCCOMB_X12_Y21_N14
\mips_cpu|dp|fwd_before_srca|y[28]~323\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~323_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R23\(28))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R19\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R23\(28),
	datad => \mips_cpu|dp|rf|R19\(28),
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~323_combout\);

-- Location: LCCOMB_X11_Y21_N16
\mips_cpu|dp|fwd_before_srca|y[28]~324\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~324_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[28]~323_combout\ & (\mips_cpu|dp|rf|R31\(28))) # (!\mips_cpu|dp|fwd_before_srca|y[28]~323_combout\ & ((\mips_cpu|dp|rf|R27\(28)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[28]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R31\(28),
	datac => \mips_cpu|dp|rf|R27\(28),
	datad => \mips_cpu|dp|fwd_before_srca|y[28]~323_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~324_combout\);

-- Location: LCCOMB_X16_Y22_N22
\mips_cpu|dp|fwd_before_srca|y[28]~325\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~325_combout\ = (\mips_cpu|dp|fwd_before_srca|y[28]~322_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[28]~324_combout\) # (!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|fwd_before_srca|y[28]~322_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[28]~317_combout\ & ((\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[28]~317_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[28]~322_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[28]~324_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~325_combout\);

-- Location: LCCOMB_X15_Y23_N30
\mips_cpu|dp|fwd_before_srca|y[28]~326\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~326_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R10\(28)))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R8\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(28),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R10\(28),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~326_combout\);

-- Location: LCCOMB_X14_Y23_N12
\mips_cpu|dp|fwd_before_srca|y[28]~327\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~327_combout\ = (\mips_cpu|dp|fwd_before_srca|y[28]~326_combout\ & (((\mips_cpu|dp|rf|R11\(28))) # (!\mips_cpu|dp|IF_ID|q\(21)))) # (!\mips_cpu|dp|fwd_before_srca|y[28]~326_combout\ & (\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|rf|R9\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[28]~326_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R9\(28),
	datad => \mips_cpu|dp|rf|R11\(28),
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~327_combout\);

-- Location: LCCOMB_X21_Y22_N6
\mips_cpu|dp|fwd_before_srca|y[28]~330\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~330_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|rf|R2\(28)) # ((\mips_cpu|dp|ID_EX|q[101]~35_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (((\mips_cpu|dp|rf|R1\(28) & 
-- !\mips_cpu|dp|ID_EX|q[101]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datab => \mips_cpu|dp|rf|R2\(28),
	datac => \mips_cpu|dp|rf|R1\(28),
	datad => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~330_combout\);

-- Location: LCCOMB_X15_Y21_N0
\mips_cpu|dp|fwd_before_srca|y[28]~328\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~328_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|IF_ID|q\(21))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R5\(28))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|rf|R4\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R5\(28),
	datad => \mips_cpu|dp|rf|R4\(28),
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~328_combout\);

-- Location: LCCOMB_X14_Y20_N28
\mips_cpu|dp|fwd_before_srca|y[28]~329\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~329_combout\ = (\mips_cpu|dp|fwd_before_srca|y[28]~328_combout\ & (((\mips_cpu|dp|rf|R7\(28))) # (!\mips_cpu|dp|IF_ID|q\(22)))) # (!\mips_cpu|dp|fwd_before_srca|y[28]~328_combout\ & (\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R6\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[28]~328_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R6\(28),
	datad => \mips_cpu|dp|rf|R7\(28),
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~329_combout\);

-- Location: LCCOMB_X20_Y24_N18
\mips_cpu|dp|fwd_before_srca|y[28]~331\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~331_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[28]~330_combout\ & (\mips_cpu|dp|rf|R3\(28))) # (!\mips_cpu|dp|fwd_before_srca|y[28]~330_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[28]~329_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (\mips_cpu|dp|fwd_before_srca|y[28]~330_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[28]~330_combout\,
	datac => \mips_cpu|dp|rf|R3\(28),
	datad => \mips_cpu|dp|fwd_before_srca|y[28]~329_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~331_combout\);

-- Location: LCCOMB_X21_Y21_N4
\mips_cpu|dp|fwd_before_srca|y[28]~332\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~332_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[28]~327_combout\) # ((\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & 
-- (((\mips_cpu|dp|fwd_before_srca|y[28]~331_combout\ & !\mips_cpu|dp|ID_EX|q[101]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[28]~327_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[28]~331_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~332_combout\);

-- Location: LCCOMB_X24_Y21_N26
\mips_cpu|dp|fwd_before_srca|y[28]~335\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~335_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[28]~332_combout\ & (\mips_cpu|dp|fwd_before_srca|y[28]~334_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[28]~332_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[28]~325_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[28]~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[28]~334_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[28]~325_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[28]~332_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~335_combout\);

-- Location: LCCOMB_X24_Y21_N2
\mips_cpu|dp|fwd_before_srca|y[28]~336\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[28]~336_combout\ = (\mips_cpu|dp|ID_EX|q[75]~15_combout\ & ((\mips_cpu|fwd|ForwardA~3_combout\) # ((!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & \mips_cpu|dp|fwd_before_srca|y[28]~335_combout\)))) # 
-- (!\mips_cpu|dp|ID_EX|q[75]~15_combout\ & (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & (\mips_cpu|dp|fwd_before_srca|y[28]~335_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[75]~15_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[28]~335_combout\,
	datad => \mips_cpu|fwd|ForwardA~3_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[28]~336_combout\);

-- Location: FF_X24_Y21_N3
\mips_cpu|dp|ID_EX|q[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[28]~336_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(107));

-- Location: LCCOMB_X24_Y21_N12
\mips_cpu|dp|fwd_after_srca|y[28]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[28]~32_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q[75]~15_combout\)) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q\(107))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datab => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|dp|ID_EX|q[75]~15_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(107),
	combout => \mips_cpu|dp|fwd_after_srca|y[28]~32_combout\);

-- Location: LCCOMB_X24_Y21_N30
\mips_cpu|dp|fwd_after_srca|y[28]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[28]~33_combout\ = (\mips_cpu|dp|fwd_after_srca|y[28]~32_combout\) # ((\mips_cpu|dp|EX_MEM|q\(65) & \mips_cpu|fwd|ForwardC[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[28]~32_combout\,
	datab => \mips_cpu|dp|EX_MEM|q\(65),
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[28]~33_combout\);

-- Location: LCCOMB_X28_Y20_N26
\mips_cpu|dp|srcbmux|y[28]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[28]~19_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(43))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[28]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(43),
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|fwd_after_writedata|y[28]~36_combout\,
	combout => \mips_cpu|dp|srcbmux|y[28]~19_combout\);

-- Location: LCCOMB_X28_Y20_N28
\mips_cpu|dp|alu|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux3~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[28]~19_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[28]~33_combout\) # (\mips_cpu|c|ad|Mux2~1_combout\))) # (!\mips_cpu|dp|srcbmux|y[28]~19_combout\ & 
-- (\mips_cpu|dp|fwd_after_srca|y[28]~33_combout\ & \mips_cpu|c|ad|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[28]~19_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[28]~33_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux3~0_combout\);

-- Location: LCCOMB_X28_Y20_N18
\mips_cpu|dp|alu|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux3~1_combout\ = (\mips_cpu|dp|alu|Mux3~0_combout\) # ((\mips_cpu|dp|alu|Add0~58_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & !\mips_cpu|c|ad|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~58_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|alu|Mux3~0_combout\,
	combout => \mips_cpu|dp|alu|Mux3~1_combout\);

-- Location: LCCOMB_X29_Y22_N20
\mips_cpu|dp|alu|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~7_combout\ = (\mips_cpu|dp|alu|Mux24~1_combout\) # ((\mips_cpu|dp|alu|Mux29~1_combout\) # (\mips_cpu|dp|alu|Mux22~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux24~1_combout\,
	datab => \mips_cpu|dp|alu|Mux29~1_combout\,
	datac => \mips_cpu|dp|alu|Mux22~1_combout\,
	combout => \mips_cpu|dp|alu|Equal0~7_combout\);

-- Location: LCCOMB_X29_Y22_N30
\mips_cpu|dp|alu|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~8_combout\ = (!\mips_cpu|dp|alu|Equal0~7_combout\ & (!\mips_cpu|dp|alu|Mux21~1_combout\ & (!\mips_cpu|dp|alu|Mux23~1_combout\ & !\mips_cpu|dp|alu|Mux30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Equal0~7_combout\,
	datab => \mips_cpu|dp|alu|Mux21~1_combout\,
	datac => \mips_cpu|dp|alu|Mux23~1_combout\,
	datad => \mips_cpu|dp|alu|Mux30~1_combout\,
	combout => \mips_cpu|dp|alu|Equal0~8_combout\);

-- Location: LCCOMB_X30_Y22_N12
\mips_cpu|dp|alu|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~6_combout\ = (!\mips_cpu|dp|alu|Mux27~1_combout\ & (!\mips_cpu|dp|alu|Mux28~1_combout\ & (!\mips_cpu|dp|alu|Mux26~1_combout\ & !\mips_cpu|dp|alu|Mux25~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux27~1_combout\,
	datab => \mips_cpu|dp|alu|Mux28~1_combout\,
	datac => \mips_cpu|dp|alu|Mux26~1_combout\,
	datad => \mips_cpu|dp|alu|Mux25~1_combout\,
	combout => \mips_cpu|dp|alu|Equal0~6_combout\);

-- Location: LCCOMB_X30_Y20_N22
\mips_cpu|dp|alu|Equal0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~9_combout\ = (\mips_cpu|dp|alu|Equal0~8_combout\ & (!\mips_cpu|dp|alu|Mux5~1_combout\ & (!\mips_cpu|dp|alu|Mux4~1_combout\ & \mips_cpu|dp|alu|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Equal0~8_combout\,
	datab => \mips_cpu|dp|alu|Mux5~1_combout\,
	datac => \mips_cpu|dp|alu|Mux4~1_combout\,
	datad => \mips_cpu|dp|alu|Equal0~6_combout\,
	combout => \mips_cpu|dp|alu|Equal0~9_combout\);

-- Location: FF_X22_Y20_N5
\mips_cpu|dp|rf|R14[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(13));

-- Location: FF_X22_Y23_N31
\mips_cpu|dp|rf|R12[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(13));

-- Location: LCCOMB_X22_Y23_N30
\mips_cpu|dp|fwd_before_srca|y[13]~648\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~648_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R14\(13)) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R12\(13) & !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(13),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R12\(13),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~648_combout\);

-- Location: FF_X24_Y20_N19
\mips_cpu|dp|rf|R15[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(13));

-- Location: FF_X20_Y20_N15
\mips_cpu|dp|rf|R13[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(13));

-- Location: LCCOMB_X22_Y20_N30
\mips_cpu|dp|fwd_before_srca|y[13]~649\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~649_combout\ = (\mips_cpu|dp|fwd_before_srca|y[13]~648_combout\ & ((\mips_cpu|dp|rf|R15\(13)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[13]~648_combout\ & (((\mips_cpu|dp|rf|R13\(13) & 
-- \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[13]~648_combout\,
	datab => \mips_cpu|dp|rf|R15\(13),
	datac => \mips_cpu|dp|rf|R13\(13),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~649_combout\);

-- Location: FF_X20_Y25_N11
\mips_cpu|dp|rf|R11[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(13));

-- Location: FF_X21_Y25_N29
\mips_cpu|dp|rf|R10[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(13));

-- Location: FF_X20_Y25_N25
\mips_cpu|dp|rf|R9[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(13));

-- Location: LCCOMB_X20_Y25_N24
\mips_cpu|dp|fwd_before_srca|y[13]~631\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~631_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R9\(13)))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|rf|R8\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(13),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R9\(13),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~631_combout\);

-- Location: LCCOMB_X21_Y25_N28
\mips_cpu|dp|fwd_before_srca|y[13]~632\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~632_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[13]~631_combout\ & (\mips_cpu|dp|rf|R11\(13))) # (!\mips_cpu|dp|fwd_before_srca|y[13]~631_combout\ & ((\mips_cpu|dp|rf|R10\(13)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[13]~631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(13),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R10\(13),
	datad => \mips_cpu|dp|fwd_before_srca|y[13]~631_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~632_combout\);

-- Location: FF_X16_Y21_N1
\mips_cpu|dp|rf|R6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(13));

-- Location: FF_X15_Y21_N23
\mips_cpu|dp|rf|R4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(13));

-- Location: LCCOMB_X15_Y21_N22
\mips_cpu|dp|fwd_before_srca|y[13]~643\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~643_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R6\(13)) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R4\(13) & !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R6\(13),
	datac => \mips_cpu|dp|rf|R4\(13),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~643_combout\);

-- Location: FF_X15_Y21_N5
\mips_cpu|dp|rf|R5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(13));

-- Location: FF_X16_Y21_N11
\mips_cpu|dp|rf|R7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(13));

-- Location: LCCOMB_X16_Y21_N10
\mips_cpu|dp|fwd_before_srca|y[13]~644\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~644_combout\ = (\mips_cpu|dp|fwd_before_srca|y[13]~643_combout\ & (((\mips_cpu|dp|rf|R7\(13)) # (!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[13]~643_combout\ & (\mips_cpu|dp|rf|R5\(13) & 
-- ((\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[13]~643_combout\,
	datab => \mips_cpu|dp|rf|R5\(13),
	datac => \mips_cpu|dp|rf|R7\(13),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~644_combout\);

-- Location: FF_X16_Y24_N19
\mips_cpu|dp|rf|R1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(13));

-- Location: LCCOMB_X16_Y24_N18
\mips_cpu|dp|fwd_before_srca|y[13]~645\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~645_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~35_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[13]~644_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|rf|R1\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[13]~644_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R1\(13),
	datad => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~645_combout\);

-- Location: FF_X17_Y24_N19
\mips_cpu|dp|rf|R3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(13));

-- Location: FF_X17_Y24_N17
\mips_cpu|dp|rf|R2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(13));

-- Location: LCCOMB_X17_Y24_N18
\mips_cpu|dp|fwd_before_srca|y[13]~646\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~646_combout\ = (\mips_cpu|dp|fwd_before_srca|y[13]~645_combout\ & (((\mips_cpu|dp|rf|R3\(13))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[13]~645_combout\ & 
-- (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|rf|R2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[13]~645_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R3\(13),
	datad => \mips_cpu|dp|rf|R2\(13),
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~646_combout\);

-- Location: FF_X12_Y16_N11
\mips_cpu|dp|rf|R18[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(13));

-- Location: FF_X12_Y16_N1
\mips_cpu|dp|rf|R22[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(13));

-- Location: LCCOMB_X12_Y16_N10
\mips_cpu|dp|fwd_before_srca|y[13]~635\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~635_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(13)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R18\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R18\(13),
	datad => \mips_cpu|dp|rf|R22\(13),
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~635_combout\);

-- Location: FF_X12_Y17_N23
\mips_cpu|dp|rf|R30[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(13));

-- Location: FF_X12_Y17_N13
\mips_cpu|dp|rf|R26[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(13));

-- Location: LCCOMB_X12_Y17_N22
\mips_cpu|dp|fwd_before_srca|y[13]~636\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~636_combout\ = (\mips_cpu|dp|fwd_before_srca|y[13]~635_combout\ & (((\mips_cpu|dp|rf|R30\(13))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[13]~635_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R26\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[13]~635_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R30\(13),
	datad => \mips_cpu|dp|rf|R26\(13),
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~636_combout\);

-- Location: FF_X16_Y17_N15
\mips_cpu|dp|rf|R16[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(13));

-- Location: FF_X17_Y17_N31
\mips_cpu|dp|rf|R24[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(13));

-- Location: LCCOMB_X16_Y17_N14
\mips_cpu|dp|fwd_before_srca|y[13]~637\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~637_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R24\(13)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R16\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R16\(13),
	datad => \mips_cpu|dp|rf|R24\(13),
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~637_combout\);

-- Location: FF_X17_Y17_N9
\mips_cpu|dp|rf|R28[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(13));

-- Location: FF_X16_Y17_N29
\mips_cpu|dp|rf|R20[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(13));

-- Location: LCCOMB_X17_Y17_N8
\mips_cpu|dp|fwd_before_srca|y[13]~638\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~638_combout\ = (\mips_cpu|dp|fwd_before_srca|y[13]~637_combout\ & (((\mips_cpu|dp|rf|R28\(13))) # (!\mips_cpu|dp|IF_ID|q\(23)))) # (!\mips_cpu|dp|fwd_before_srca|y[13]~637_combout\ & (\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R20\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[13]~637_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R28\(13),
	datad => \mips_cpu|dp|rf|R20\(13),
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~638_combout\);

-- Location: LCCOMB_X17_Y17_N26
\mips_cpu|dp|fwd_before_srca|y[13]~639\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~639_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21)) # ((\mips_cpu|dp|fwd_before_srca|y[13]~636_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (!\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|fwd_before_srca|y[13]~638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|fwd_before_srca|y[13]~636_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[13]~638_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~639_combout\);

-- Location: FF_X16_Y16_N27
\mips_cpu|dp|rf|R17[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(13));

-- Location: FF_X16_Y16_N25
\mips_cpu|dp|rf|R25[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(13));

-- Location: LCCOMB_X16_Y16_N24
\mips_cpu|dp|fwd_before_srca|y[13]~633\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~633_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R25\(13)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R17\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(13),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R25\(13),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~633_combout\);

-- Location: FF_X17_Y16_N1
\mips_cpu|dp|rf|R21[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(13));

-- Location: FF_X17_Y16_N19
\mips_cpu|dp|rf|R29[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(13));

-- Location: LCCOMB_X17_Y16_N0
\mips_cpu|dp|fwd_before_srca|y[13]~634\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~634_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[13]~633_combout\ & ((\mips_cpu|dp|rf|R29\(13)))) # (!\mips_cpu|dp|fwd_before_srca|y[13]~633_combout\ & (\mips_cpu|dp|rf|R21\(13))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[13]~633_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[13]~633_combout\,
	datac => \mips_cpu|dp|rf|R21\(13),
	datad => \mips_cpu|dp|rf|R29\(13),
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~634_combout\);

-- Location: FF_X11_Y19_N9
\mips_cpu|dp|rf|R27[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(13));

-- Location: FF_X11_Y19_N11
\mips_cpu|dp|rf|R19[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(13));

-- Location: FF_X11_Y22_N25
\mips_cpu|dp|rf|R23[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(13));

-- Location: LCCOMB_X11_Y19_N10
\mips_cpu|dp|fwd_before_srca|y[13]~640\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~640_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(13)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R19\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R19\(13),
	datad => \mips_cpu|dp|rf|R23\(13),
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~640_combout\);

-- Location: FF_X11_Y22_N19
\mips_cpu|dp|rf|R31[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(13));

-- Location: LCCOMB_X11_Y22_N18
\mips_cpu|dp|fwd_before_srca|y[13]~641\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~641_combout\ = (\mips_cpu|dp|fwd_before_srca|y[13]~640_combout\ & (((\mips_cpu|dp|rf|R31\(13)) # (!\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|fwd_before_srca|y[13]~640_combout\ & (\mips_cpu|dp|rf|R27\(13) & 
-- ((\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(13),
	datab => \mips_cpu|dp|fwd_before_srca|y[13]~640_combout\,
	datac => \mips_cpu|dp|rf|R31\(13),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~641_combout\);

-- Location: LCCOMB_X17_Y17_N20
\mips_cpu|dp|fwd_before_srca|y[13]~642\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~642_combout\ = (\mips_cpu|dp|fwd_before_srca|y[13]~639_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[13]~641_combout\) # (!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[13]~639_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[13]~634_combout\ & ((\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[13]~639_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[13]~634_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[13]~641_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~642_combout\);

-- Location: LCCOMB_X22_Y20_N26
\mips_cpu|dp|fwd_before_srca|y[13]~647\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~647_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[13]~642_combout\) # (\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[13]~646_combout\ & ((!\mips_cpu|dp|ID_EX|q[101]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[13]~646_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[13]~642_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~647_combout\);

-- Location: LCCOMB_X22_Y20_N0
\mips_cpu|dp|fwd_before_srca|y[13]~650\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~650_combout\ = (\mips_cpu|dp|fwd_before_srca|y[13]~647_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[13]~649_combout\) # ((!\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[13]~647_combout\ & 
-- (((\mips_cpu|dp|fwd_before_srca|y[13]~632_combout\ & \mips_cpu|dp|ID_EX|q[101]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[13]~649_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[13]~632_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[13]~647_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~650_combout\);

-- Location: LCCOMB_X28_Y21_N6
\mips_cpu|dp|fwd_before_srca|y[13]~651\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[13]~651_combout\ = (\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & (\mips_cpu|fwd|ForwardA~3_combout\ & ((\mips_cpu|dp|ID_EX|q[60]~30_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[13]~650_combout\) # ((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[60]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datab => \mips_cpu|fwd|ForwardA~3_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[13]~650_combout\,
	datad => \mips_cpu|dp|ID_EX|q[60]~30_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[13]~651_combout\);

-- Location: FF_X28_Y21_N7
\mips_cpu|dp|ID_EX|q[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[13]~651_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(92));

-- Location: LCCOMB_X28_Y21_N8
\mips_cpu|dp|fwd_after_srca|y[13]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[13]~62_combout\ = (\mips_cpu|fwd|ForwardC[0]~3_combout\ & (((\mips_cpu|dp|EX_MEM|q\(50))))) # (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & (\mips_cpu|dp|ID_EX|q\(92) & (!\mips_cpu|fwd|ForwardC[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(92),
	datab => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(50),
	combout => \mips_cpu|dp|fwd_after_srca|y[13]~62_combout\);

-- Location: LCCOMB_X28_Y21_N26
\mips_cpu|dp|fwd_after_srca|y[13]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[13]~63_combout\ = (\mips_cpu|dp|fwd_after_srca|y[13]~62_combout\) # ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & \mips_cpu|dp|ID_EX|q[60]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datac => \mips_cpu|dp|fwd_after_srca|y[13]~62_combout\,
	datad => \mips_cpu|dp|ID_EX|q[60]~30_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[13]~63_combout\);

-- Location: LCCOMB_X28_Y21_N22
\mips_cpu|dp|srcbmux|y[13]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[13]~11_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(28))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[13]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|ID_EX|q\(28),
	datad => \mips_cpu|dp|fwd_after_writedata|y[13]~63_combout\,
	combout => \mips_cpu|dp|srcbmux|y[13]~11_combout\);

-- Location: LCCOMB_X28_Y21_N0
\mips_cpu|dp|alu|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux18~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[13]~63_combout\ & ((\mips_cpu|dp|srcbmux|y[13]~11_combout\) # (\mips_cpu|c|ad|Mux2~1_combout\))) # (!\mips_cpu|dp|fwd_after_srca|y[13]~63_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[13]~11_combout\ & \mips_cpu|c|ad|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[13]~63_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|srcbmux|y[13]~11_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux18~0_combout\);

-- Location: LCCOMB_X22_Y19_N26
\mips_cpu|dp|sl16|y[12]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[12]~31_combout\ = (\mips_cpu|dp|IF_ID|q\(12) & (((!\mips_cpu|dp|IF_ID|q\(27)) # (!\mips_cpu|c|md|Decoder0~0_combout\)) # (!\mips_cpu|dp|IF_ID|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(26),
	datab => \mips_cpu|c|md|Decoder0~0_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(27),
	datad => \mips_cpu|dp|IF_ID|q\(12),
	combout => \mips_cpu|dp|sl16|y[12]~31_combout\);

-- Location: FF_X22_Y19_N27
\mips_cpu|dp|ID_EX|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[12]~31_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(27));

-- Location: LCCOMB_X22_Y19_N20
\mips_cpu|dp|alu|b2[12]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[12]~46_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (!\mips_cpu|dp|ID_EX|q\(27))) # (!\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\) # (!\mips_cpu|dp|ID_EX|q[59]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(27),
	datab => \mips_cpu|dp|ID_EX|q[59]~31_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datad => \mips_cpu|c|ID_EX|q\(10),
	combout => \mips_cpu|dp|alu|b2[12]~46_combout\);

-- Location: LCCOMB_X22_Y19_N6
\mips_cpu|dp|alu|b2[12]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[12]~47_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ ((((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|fwd_after_writedata|y[12]~58_combout\)) # (!\mips_cpu|dp|alu|b2[12]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|fwd_after_writedata|y[12]~58_combout\,
	datac => \mips_cpu|c|ad|Mux0~1_combout\,
	datad => \mips_cpu|dp|alu|b2[12]~46_combout\,
	combout => \mips_cpu|dp|alu|b2[12]~47_combout\);

-- Location: FF_X15_Y20_N23
\mips_cpu|dp|rf|R5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(12));

-- Location: FF_X15_Y20_N17
\mips_cpu|dp|rf|R4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(12));

-- Location: LCCOMB_X15_Y20_N16
\mips_cpu|dp|fwd_before_srca|y[12]~664\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~664_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R5\(12)) # ((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|rf|R4\(12) & !\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R5\(12),
	datac => \mips_cpu|dp|rf|R4\(12),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~664_combout\);

-- Location: FF_X15_Y25_N29
\mips_cpu|dp|rf|R7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(12));

-- Location: FF_X17_Y20_N21
\mips_cpu|dp|rf|R6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(12));

-- Location: LCCOMB_X15_Y25_N28
\mips_cpu|dp|fwd_before_srca|y[12]~665\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~665_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[12]~664_combout\ & (\mips_cpu|dp|rf|R7\(12))) # (!\mips_cpu|dp|fwd_before_srca|y[12]~664_combout\ & ((\mips_cpu|dp|rf|R6\(12)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|fwd_before_srca|y[12]~664_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|fwd_before_srca|y[12]~664_combout\,
	datac => \mips_cpu|dp|rf|R7\(12),
	datad => \mips_cpu|dp|rf|R6\(12),
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~665_combout\);

-- Location: FF_X19_Y24_N5
\mips_cpu|dp|rf|R2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(12));

-- Location: FF_X16_Y24_N29
\mips_cpu|dp|rf|R1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(12));

-- Location: LCCOMB_X16_Y24_N28
\mips_cpu|dp|fwd_before_srca|y[12]~666\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~666_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|rf|R2\(12)) # ((\mips_cpu|dp|ID_EX|q[101]~35_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (((\mips_cpu|dp|rf|R1\(12) & 
-- !\mips_cpu|dp|ID_EX|q[101]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(12),
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R1\(12),
	datad => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~666_combout\);

-- Location: FF_X19_Y24_N7
\mips_cpu|dp|rf|R3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(12));

-- Location: LCCOMB_X19_Y24_N6
\mips_cpu|dp|fwd_before_srca|y[12]~667\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~667_combout\ = (\mips_cpu|dp|fwd_before_srca|y[12]~666_combout\ & (((\mips_cpu|dp|rf|R3\(12)) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[12]~666_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[12]~665_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[12]~665_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[12]~666_combout\,
	datac => \mips_cpu|dp|rf|R3\(12),
	datad => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~667_combout\);

-- Location: FF_X21_Y24_N29
\mips_cpu|dp|rf|R8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(12));

-- Location: FF_X21_Y24_N11
\mips_cpu|dp|rf|R10[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(12));

-- Location: LCCOMB_X21_Y24_N10
\mips_cpu|dp|fwd_before_srca|y[12]~662\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~662_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R10\(12)))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R8\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R8\(12),
	datac => \mips_cpu|dp|rf|R10\(12),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~662_combout\);

-- Location: FF_X22_Y24_N3
\mips_cpu|dp|rf|R9[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(12));

-- Location: FF_X22_Y24_N29
\mips_cpu|dp|rf|R11[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(12));

-- Location: LCCOMB_X22_Y24_N2
\mips_cpu|dp|fwd_before_srca|y[12]~663\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~663_combout\ = (\mips_cpu|dp|fwd_before_srca|y[12]~662_combout\ & (((\mips_cpu|dp|rf|R11\(12))) # (!\mips_cpu|dp|IF_ID|q\(21)))) # (!\mips_cpu|dp|fwd_before_srca|y[12]~662_combout\ & (\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|rf|R9\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[12]~662_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R9\(12),
	datad => \mips_cpu|dp|rf|R11\(12),
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~663_combout\);

-- Location: LCCOMB_X22_Y19_N10
\mips_cpu|dp|fwd_before_srca|y[12]~668\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~668_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[12]~663_combout\) # (\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[12]~667_combout\ & ((!\mips_cpu|dp|ID_EX|q[101]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[12]~667_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[12]~663_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~668_combout\);

-- Location: FF_X11_Y20_N15
\mips_cpu|dp|rf|R28[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(12));

-- Location: FF_X12_Y20_N9
\mips_cpu|dp|rf|R20[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(12));

-- Location: FF_X12_Y20_N19
\mips_cpu|dp|rf|R16[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(12));

-- Location: FF_X11_Y20_N29
\mips_cpu|dp|rf|R24[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(12));

-- Location: LCCOMB_X11_Y20_N28
\mips_cpu|dp|fwd_before_srca|y[12]~656\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~656_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R24\(12)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R16\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R16\(12),
	datac => \mips_cpu|dp|rf|R24\(12),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~656_combout\);

-- Location: LCCOMB_X12_Y20_N8
\mips_cpu|dp|fwd_before_srca|y[12]~657\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~657_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[12]~656_combout\ & (\mips_cpu|dp|rf|R28\(12))) # (!\mips_cpu|dp|fwd_before_srca|y[12]~656_combout\ & ((\mips_cpu|dp|rf|R20\(12)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[12]~656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(12),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R20\(12),
	datad => \mips_cpu|dp|fwd_before_srca|y[12]~656_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~657_combout\);

-- Location: FF_X16_Y16_N29
\mips_cpu|dp|rf|R25[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(12));

-- Location: FF_X16_Y16_N31
\mips_cpu|dp|rf|R17[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(12));

-- Location: LCCOMB_X16_Y16_N30
\mips_cpu|dp|fwd_before_srca|y[12]~654\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~654_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R25\(12)) # ((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|rf|R17\(12) & !\mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R25\(12),
	datac => \mips_cpu|dp|rf|R17\(12),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~654_combout\);

-- Location: FF_X19_Y16_N27
\mips_cpu|dp|rf|R29[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(12));

-- Location: FF_X19_Y16_N25
\mips_cpu|dp|rf|R21[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(12));

-- Location: LCCOMB_X19_Y16_N26
\mips_cpu|dp|fwd_before_srca|y[12]~655\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~655_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[12]~654_combout\ & (\mips_cpu|dp|rf|R29\(12))) # (!\mips_cpu|dp|fwd_before_srca|y[12]~654_combout\ & ((\mips_cpu|dp|rf|R21\(12)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[12]~654_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[12]~654_combout\,
	datac => \mips_cpu|dp|rf|R29\(12),
	datad => \mips_cpu|dp|rf|R21\(12),
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~655_combout\);

-- Location: LCCOMB_X22_Y19_N30
\mips_cpu|dp|fwd_before_srca|y[12]~658\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~658_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22)) # (\mips_cpu|dp|fwd_before_srca|y[12]~655_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[12]~657_combout\ & 
-- (!\mips_cpu|dp|IF_ID|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[12]~657_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|fwd_before_srca|y[12]~655_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~658_combout\);

-- Location: FF_X12_Y19_N1
\mips_cpu|dp|rf|R23[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(12));

-- Location: LCCOMB_X12_Y19_N0
\mips_cpu|dp|fwd_before_srca|y[12]~659\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~659_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R23\(12))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R19\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R23\(12),
	datad => \mips_cpu|dp|rf|R19\(12),
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~659_combout\);

-- Location: FF_X11_Y19_N5
\mips_cpu|dp|rf|R27[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(12));

-- Location: FF_X12_Y19_N27
\mips_cpu|dp|rf|R31[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(12));

-- Location: LCCOMB_X11_Y19_N4
\mips_cpu|dp|fwd_before_srca|y[12]~660\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~660_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[12]~659_combout\ & ((\mips_cpu|dp|rf|R31\(12)))) # (!\mips_cpu|dp|fwd_before_srca|y[12]~659_combout\ & (\mips_cpu|dp|rf|R27\(12))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|fwd_before_srca|y[12]~659_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|fwd_before_srca|y[12]~659_combout\,
	datac => \mips_cpu|dp|rf|R27\(12),
	datad => \mips_cpu|dp|rf|R31\(12),
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~660_combout\);

-- Location: FF_X12_Y16_N31
\mips_cpu|dp|rf|R18[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(12));

-- Location: FF_X12_Y16_N21
\mips_cpu|dp|rf|R22[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(12));

-- Location: LCCOMB_X12_Y16_N20
\mips_cpu|dp|fwd_before_srca|y[12]~652\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~652_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R22\(12)) # (\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R18\(12) & ((!\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(12),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R22\(12),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~652_combout\);

-- Location: FF_X11_Y16_N17
\mips_cpu|dp|rf|R26[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(12));

-- Location: FF_X11_Y16_N27
\mips_cpu|dp|rf|R30[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(12));

-- Location: LCCOMB_X11_Y16_N16
\mips_cpu|dp|fwd_before_srca|y[12]~653\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~653_combout\ = (\mips_cpu|dp|fwd_before_srca|y[12]~652_combout\ & (((\mips_cpu|dp|rf|R30\(12))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[12]~652_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R26\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[12]~652_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R26\(12),
	datad => \mips_cpu|dp|rf|R30\(12),
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~653_combout\);

-- Location: LCCOMB_X22_Y19_N8
\mips_cpu|dp|fwd_before_srca|y[12]~661\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~661_combout\ = (\mips_cpu|dp|fwd_before_srca|y[12]~658_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[12]~660_combout\) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|fwd_before_srca|y[12]~658_combout\ & 
-- (((\mips_cpu|dp|IF_ID|q\(22) & \mips_cpu|dp|fwd_before_srca|y[12]~653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[12]~658_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[12]~660_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|fwd_before_srca|y[12]~653_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~661_combout\);

-- Location: FF_X22_Y19_N5
\mips_cpu|dp|rf|R15[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(12));

-- Location: FF_X20_Y23_N5
\mips_cpu|dp|rf|R14[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(12));

-- Location: FF_X17_Y20_N23
\mips_cpu|dp|rf|R12[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(12));

-- Location: FF_X20_Y23_N23
\mips_cpu|dp|rf|R13[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(12));

-- Location: LCCOMB_X20_Y23_N22
\mips_cpu|dp|fwd_before_srca|y[12]~669\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~669_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R13\(12)))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|rf|R12\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R12\(12),
	datac => \mips_cpu|dp|rf|R13\(12),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~669_combout\);

-- Location: LCCOMB_X20_Y23_N4
\mips_cpu|dp|fwd_before_srca|y[12]~670\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~670_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[12]~669_combout\ & (\mips_cpu|dp|rf|R15\(12))) # (!\mips_cpu|dp|fwd_before_srca|y[12]~669_combout\ & ((\mips_cpu|dp|rf|R14\(12)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[12]~669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R15\(12),
	datac => \mips_cpu|dp|rf|R14\(12),
	datad => \mips_cpu|dp|fwd_before_srca|y[12]~669_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~670_combout\);

-- Location: LCCOMB_X22_Y19_N14
\mips_cpu|dp|fwd_before_srca|y[12]~671\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~671_combout\ = (\mips_cpu|dp|fwd_before_srca|y[12]~668_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[12]~670_combout\) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[12]~668_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[12]~661_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[12]~668_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[12]~661_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[12]~670_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~671_combout\);

-- Location: LCCOMB_X22_Y19_N18
\mips_cpu|dp|fwd_before_srca|y[12]~672\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[12]~672_combout\ = (\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[59]~31_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[12]~671_combout\) # ((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[59]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[12]~671_combout\,
	datac => \mips_cpu|fwd|ForwardA~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q[59]~31_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[12]~672_combout\);

-- Location: FF_X22_Y19_N19
\mips_cpu|dp|ID_EX|q[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[12]~672_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(91));

-- Location: LCCOMB_X22_Y19_N12
\mips_cpu|dp|fwd_after_srca|y[12]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[12]~64_combout\ = (\mips_cpu|fwd|ForwardC[0]~3_combout\ & (((\mips_cpu|dp|EX_MEM|q\(49))))) # (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & (\mips_cpu|dp|ID_EX|q\(91) & ((!\mips_cpu|fwd|ForwardC[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(91),
	datac => \mips_cpu|dp|EX_MEM|q\(49),
	datad => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[12]~64_combout\);

-- Location: LCCOMB_X22_Y19_N22
\mips_cpu|dp|fwd_after_srca|y[12]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[12]~65_combout\ = (\mips_cpu|dp|fwd_after_srca|y[12]~64_combout\) # ((\mips_cpu|dp|ID_EX|q[59]~31_combout\ & \mips_cpu|fwd|ForwardC[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[12]~64_combout\,
	datab => \mips_cpu|dp|ID_EX|q[59]~31_combout\,
	datad => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[12]~65_combout\);

-- Location: LCCOMB_X27_Y18_N20
\mips_cpu|dp|sl16|y[11]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[11]~4_combout\ = (\mips_cpu|dp|IF_ID|q\(11) & (((!\mips_cpu|c|md|Decoder0~0_combout\) # (!\mips_cpu|dp|IF_ID|q\(26))) # (!\mips_cpu|dp|IF_ID|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(11),
	datab => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|c|md|Decoder0~0_combout\,
	combout => \mips_cpu|dp|sl16|y[11]~4_combout\);

-- Location: FF_X27_Y18_N21
\mips_cpu|dp|ID_EX|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[11]~4_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(26));

-- Location: LCCOMB_X29_Y21_N12
\mips_cpu|dp|alu|b2[11]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[11]~4_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q\(26))))) # (!\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q[58]~1_combout\)) # (!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datac => \mips_cpu|dp|ID_EX|q\(26),
	datad => \mips_cpu|dp|ID_EX|q[58]~1_combout\,
	combout => \mips_cpu|dp|alu|b2[11]~4_combout\);

-- Location: LCCOMB_X29_Y21_N6
\mips_cpu|dp|alu|b2[11]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[11]~5_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ ((((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|fwd_after_writedata|y[11]~13_combout\)) # (!\mips_cpu|dp|alu|b2[11]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|fwd_after_writedata|y[11]~13_combout\,
	datac => \mips_cpu|dp|alu|b2[11]~4_combout\,
	datad => \mips_cpu|c|ad|Mux0~1_combout\,
	combout => \mips_cpu|dp|alu|b2[11]~5_combout\);

-- Location: FF_X24_Y21_N1
\mips_cpu|dp|rf|R15[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(10));

-- Location: FF_X22_Y23_N15
\mips_cpu|dp|rf|R14[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(10));

-- Location: FF_X22_Y23_N17
\mips_cpu|dp|rf|R12[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(10));

-- Location: LCCOMB_X22_Y23_N16
\mips_cpu|dp|fwd_before_srca|y[10]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~123_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R14\(10)) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R12\(10) & !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R14\(10),
	datac => \mips_cpu|dp|rf|R12\(10),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~123_combout\);

-- Location: LCCOMB_X21_Y21_N22
\mips_cpu|dp|fwd_before_srca|y[10]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~124_combout\ = (\mips_cpu|dp|fwd_before_srca|y[10]~123_combout\ & ((\mips_cpu|dp|rf|R15\(10)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[10]~123_combout\ & (((\mips_cpu|dp|IF_ID|q\(21) & 
-- \mips_cpu|dp|rf|R13\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(10),
	datab => \mips_cpu|dp|fwd_before_srca|y[10]~123_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|rf|R13\(10),
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~124_combout\);

-- Location: FF_X22_Y25_N19
\mips_cpu|dp|rf|R11[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(10));

-- Location: FF_X21_Y25_N3
\mips_cpu|dp|rf|R8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(10));

-- Location: FF_X22_Y25_N25
\mips_cpu|dp|rf|R9[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(10));

-- Location: LCCOMB_X22_Y25_N24
\mips_cpu|dp|fwd_before_srca|y[10]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~106_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|rf|R9\(10)) # (\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R8\(10) & ((!\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R8\(10),
	datac => \mips_cpu|dp|rf|R9\(10),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~106_combout\);

-- Location: FF_X21_Y25_N9
\mips_cpu|dp|rf|R10[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(10));

-- Location: LCCOMB_X21_Y25_N8
\mips_cpu|dp|fwd_before_srca|y[10]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~107_combout\ = (\mips_cpu|dp|fwd_before_srca|y[10]~106_combout\ & ((\mips_cpu|dp|rf|R11\(10)) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|fwd_before_srca|y[10]~106_combout\ & (((\mips_cpu|dp|rf|R10\(10) & 
-- \mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(10),
	datab => \mips_cpu|dp|fwd_before_srca|y[10]~106_combout\,
	datac => \mips_cpu|dp|rf|R10\(10),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~107_combout\);

-- Location: FF_X10_Y22_N3
\mips_cpu|dp|rf|R19[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(10));

-- Location: FF_X11_Y22_N9
\mips_cpu|dp|rf|R23[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(10));

-- Location: LCCOMB_X10_Y22_N2
\mips_cpu|dp|fwd_before_srca|y[10]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~115_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(10)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R19\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R19\(10),
	datad => \mips_cpu|dp|rf|R23\(10),
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~115_combout\);

-- Location: FF_X11_Y22_N11
\mips_cpu|dp|rf|R31[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(10));

-- Location: FF_X10_Y22_N9
\mips_cpu|dp|rf|R27[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(10));

-- Location: LCCOMB_X11_Y22_N10
\mips_cpu|dp|fwd_before_srca|y[10]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~116_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[10]~115_combout\ & (\mips_cpu|dp|rf|R31\(10))) # (!\mips_cpu|dp|fwd_before_srca|y[10]~115_combout\ & ((\mips_cpu|dp|rf|R27\(10)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|fwd_before_srca|y[10]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|fwd_before_srca|y[10]~115_combout\,
	datac => \mips_cpu|dp|rf|R31\(10),
	datad => \mips_cpu|dp|rf|R27\(10),
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~116_combout\);

-- Location: FF_X17_Y15_N1
\mips_cpu|dp|rf|R20[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(10));

-- Location: FF_X20_Y17_N11
\mips_cpu|dp|rf|R28[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(10));

-- Location: FF_X20_Y17_N17
\mips_cpu|dp|rf|R24[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(10));

-- Location: FF_X17_Y15_N19
\mips_cpu|dp|rf|R16[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(10));

-- Location: LCCOMB_X17_Y15_N18
\mips_cpu|dp|fwd_before_srca|y[10]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~112_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R24\(10)) # ((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|rf|R16\(10) & !\mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R24\(10),
	datac => \mips_cpu|dp|rf|R16\(10),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~112_combout\);

-- Location: LCCOMB_X20_Y17_N10
\mips_cpu|dp|fwd_before_srca|y[10]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~113_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[10]~112_combout\ & ((\mips_cpu|dp|rf|R28\(10)))) # (!\mips_cpu|dp|fwd_before_srca|y[10]~112_combout\ & (\mips_cpu|dp|rf|R20\(10))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[10]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(10),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R28\(10),
	datad => \mips_cpu|dp|fwd_before_srca|y[10]~112_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~113_combout\);

-- Location: FF_X20_Y18_N13
\mips_cpu|dp|rf|R26[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(10));

-- Location: FF_X12_Y18_N25
\mips_cpu|dp|rf|R22[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(10));

-- Location: FF_X12_Y18_N3
\mips_cpu|dp|rf|R18[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(10));

-- Location: LCCOMB_X12_Y18_N2
\mips_cpu|dp|fwd_before_srca|y[10]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~110_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(10)) # ((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R18\(10) & !\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R22\(10),
	datac => \mips_cpu|dp|rf|R18\(10),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~110_combout\);

-- Location: FF_X20_Y18_N15
\mips_cpu|dp|rf|R30[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(10));

-- Location: LCCOMB_X20_Y18_N14
\mips_cpu|dp|fwd_before_srca|y[10]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~111_combout\ = (\mips_cpu|dp|fwd_before_srca|y[10]~110_combout\ & (((\mips_cpu|dp|rf|R30\(10)) # (!\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|fwd_before_srca|y[10]~110_combout\ & (\mips_cpu|dp|rf|R26\(10) & 
-- ((\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(10),
	datab => \mips_cpu|dp|fwd_before_srca|y[10]~110_combout\,
	datac => \mips_cpu|dp|rf|R30\(10),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~111_combout\);

-- Location: LCCOMB_X21_Y21_N8
\mips_cpu|dp|fwd_before_srca|y[10]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~114_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21)) # (\mips_cpu|dp|fwd_before_srca|y[10]~111_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|fwd_before_srca|y[10]~113_combout\ & 
-- (!\mips_cpu|dp|IF_ID|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[10]~113_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|fwd_before_srca|y[10]~111_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~114_combout\);

-- Location: FF_X14_Y17_N31
\mips_cpu|dp|rf|R29[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(10));

-- Location: FF_X10_Y17_N15
\mips_cpu|dp|rf|R17[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(10));

-- Location: FF_X10_Y17_N5
\mips_cpu|dp|rf|R25[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(10));

-- Location: LCCOMB_X10_Y17_N4
\mips_cpu|dp|fwd_before_srca|y[10]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~108_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R25\(10)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R17\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R17\(10),
	datac => \mips_cpu|dp|rf|R25\(10),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~108_combout\);

-- Location: FF_X14_Y17_N5
\mips_cpu|dp|rf|R21[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(10));

-- Location: LCCOMB_X14_Y17_N4
\mips_cpu|dp|fwd_before_srca|y[10]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~109_combout\ = (\mips_cpu|dp|fwd_before_srca|y[10]~108_combout\ & ((\mips_cpu|dp|rf|R29\(10)) # ((!\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|fwd_before_srca|y[10]~108_combout\ & (((\mips_cpu|dp|rf|R21\(10) & 
-- \mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(10),
	datab => \mips_cpu|dp|fwd_before_srca|y[10]~108_combout\,
	datac => \mips_cpu|dp|rf|R21\(10),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~109_combout\);

-- Location: LCCOMB_X21_Y21_N18
\mips_cpu|dp|fwd_before_srca|y[10]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~117_combout\ = (\mips_cpu|dp|fwd_before_srca|y[10]~114_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[10]~116_combout\) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[10]~114_combout\ & 
-- (((\mips_cpu|dp|IF_ID|q\(21) & \mips_cpu|dp|fwd_before_srca|y[10]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[10]~116_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[10]~114_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|fwd_before_srca|y[10]~109_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~117_combout\);

-- Location: FF_X14_Y22_N9
\mips_cpu|dp|rf|R5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(10));

-- Location: FF_X15_Y22_N15
\mips_cpu|dp|rf|R7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(10));

-- Location: FF_X15_Y22_N13
\mips_cpu|dp|rf|R6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(10));

-- Location: FF_X14_Y22_N11
\mips_cpu|dp|rf|R4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(10));

-- Location: LCCOMB_X14_Y22_N10
\mips_cpu|dp|fwd_before_srca|y[10]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~118_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R6\(10)) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R4\(10) & !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R6\(10),
	datac => \mips_cpu|dp|rf|R4\(10),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~118_combout\);

-- Location: LCCOMB_X15_Y22_N14
\mips_cpu|dp|fwd_before_srca|y[10]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~119_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[10]~118_combout\ & ((\mips_cpu|dp|rf|R7\(10)))) # (!\mips_cpu|dp|fwd_before_srca|y[10]~118_combout\ & (\mips_cpu|dp|rf|R5\(10))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[10]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(10),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R7\(10),
	datad => \mips_cpu|dp|fwd_before_srca|y[10]~118_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~119_combout\);

-- Location: FF_X19_Y22_N21
\mips_cpu|dp|rf|R1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(10));

-- Location: LCCOMB_X19_Y22_N20
\mips_cpu|dp|fwd_before_srca|y[10]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~120_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[10]~119_combout\) # ((\mips_cpu|dp|ID_EX|q[101]~34_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (((\mips_cpu|dp|rf|R1\(10) & !\mips_cpu|dp|ID_EX|q[101]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[10]~119_combout\,
	datac => \mips_cpu|dp|rf|R1\(10),
	datad => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~120_combout\);

-- Location: FF_X20_Y22_N29
\mips_cpu|dp|rf|R3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(10));

-- Location: FF_X20_Y22_N3
\mips_cpu|dp|rf|R2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(10));

-- Location: LCCOMB_X20_Y22_N28
\mips_cpu|dp|fwd_before_srca|y[10]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~121_combout\ = (\mips_cpu|dp|fwd_before_srca|y[10]~120_combout\ & (((\mips_cpu|dp|rf|R3\(10))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[10]~120_combout\ & 
-- (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|rf|R2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[10]~120_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R3\(10),
	datad => \mips_cpu|dp|rf|R2\(10),
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~121_combout\);

-- Location: LCCOMB_X21_Y21_N12
\mips_cpu|dp|fwd_before_srca|y[10]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~122_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[10]~117_combout\) # ((\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & 
-- (((\mips_cpu|dp|fwd_before_srca|y[10]~121_combout\ & !\mips_cpu|dp|ID_EX|q[101]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[10]~117_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[10]~121_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~122_combout\);

-- Location: LCCOMB_X21_Y21_N16
\mips_cpu|dp|fwd_before_srca|y[10]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~125_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[10]~122_combout\ & (\mips_cpu|dp|fwd_before_srca|y[10]~124_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[10]~122_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[10]~107_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[10]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[10]~124_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[10]~107_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[10]~122_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~125_combout\);

-- Location: LCCOMB_X22_Y21_N2
\mips_cpu|dp|fwd_before_srca|y[10]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[10]~126_combout\ = (\mips_cpu|dp|fwd_before_srca|y[10]~125_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[57]~2_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\))) # 
-- (!\mips_cpu|dp|fwd_before_srca|y[10]~125_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[57]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[10]~125_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datac => \mips_cpu|fwd|ForwardA~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q[57]~2_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[10]~126_combout\);

-- Location: FF_X22_Y21_N3
\mips_cpu|dp|ID_EX|q[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[10]~126_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(89));

-- Location: LCCOMB_X22_Y21_N12
\mips_cpu|dp|fwd_after_srca|y[10]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[10]~12_combout\ = (\mips_cpu|fwd|ForwardC[0]~3_combout\ & (\mips_cpu|dp|EX_MEM|q\(47))) # (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & (((\mips_cpu|dp|ID_EX|q\(89) & !\mips_cpu|fwd|ForwardC[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(47),
	datab => \mips_cpu|dp|ID_EX|q\(89),
	datac => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datad => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[10]~12_combout\);

-- Location: LCCOMB_X22_Y21_N22
\mips_cpu|dp|fwd_after_srca|y[10]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[10]~13_combout\ = (\mips_cpu|dp|fwd_after_srca|y[10]~12_combout\) # ((\mips_cpu|dp|ID_EX|q[57]~2_combout\ & \mips_cpu|fwd|ForwardC[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[10]~12_combout\,
	datab => \mips_cpu|dp|ID_EX|q[57]~2_combout\,
	datac => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[10]~13_combout\);

-- Location: FF_X19_Y23_N7
\mips_cpu|dp|rf|R12[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(9));

-- Location: FF_X20_Y23_N15
\mips_cpu|dp|rf|R13[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(9));

-- Location: LCCOMB_X20_Y23_N14
\mips_cpu|dp|fwd_before_srca|y[9]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~144_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R13\(9)))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|rf|R12\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R12\(9),
	datac => \mips_cpu|dp|rf|R13\(9),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~144_combout\);

-- Location: FF_X20_Y23_N29
\mips_cpu|dp|rf|R14[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(9));

-- Location: FF_X24_Y22_N19
\mips_cpu|dp|rf|R15[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(9));

-- Location: LCCOMB_X20_Y23_N28
\mips_cpu|dp|fwd_before_srca|y[9]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~145_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[9]~144_combout\ & ((\mips_cpu|dp|rf|R15\(9)))) # (!\mips_cpu|dp|fwd_before_srca|y[9]~144_combout\ & (\mips_cpu|dp|rf|R14\(9))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|fwd_before_srca|y[9]~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|fwd_before_srca|y[9]~144_combout\,
	datac => \mips_cpu|dp|rf|R14\(9),
	datad => \mips_cpu|dp|rf|R15\(9),
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~145_combout\);

-- Location: FF_X14_Y19_N3
\mips_cpu|dp|rf|R31[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(9));

-- Location: FF_X10_Y19_N25
\mips_cpu|dp|rf|R27[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(9));

-- Location: FF_X10_Y19_N19
\mips_cpu|dp|rf|R23[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(9));

-- Location: FF_X14_Y19_N1
\mips_cpu|dp|rf|R19[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(9));

-- Location: LCCOMB_X10_Y19_N18
\mips_cpu|dp|fwd_before_srca|y[9]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~134_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24)) # ((\mips_cpu|dp|rf|R23\(9))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R19\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R23\(9),
	datad => \mips_cpu|dp|rf|R19\(9),
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~134_combout\);

-- Location: LCCOMB_X10_Y19_N24
\mips_cpu|dp|fwd_before_srca|y[9]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~135_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[9]~134_combout\ & (\mips_cpu|dp|rf|R31\(9))) # (!\mips_cpu|dp|fwd_before_srca|y[9]~134_combout\ & ((\mips_cpu|dp|rf|R27\(9)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[9]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(9),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R27\(9),
	datad => \mips_cpu|dp|fwd_before_srca|y[9]~134_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~135_combout\);

-- Location: FF_X19_Y18_N19
\mips_cpu|dp|rf|R18[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(9));

-- Location: FF_X19_Y18_N17
\mips_cpu|dp|rf|R22[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(9));

-- Location: LCCOMB_X19_Y18_N16
\mips_cpu|dp|fwd_before_srca|y[9]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~127_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(9)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R18\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R18\(9),
	datac => \mips_cpu|dp|rf|R22\(9),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~127_combout\);

-- Location: FF_X20_Y18_N1
\mips_cpu|dp|rf|R26[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(9));

-- Location: FF_X20_Y18_N19
\mips_cpu|dp|rf|R30[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(9));

-- Location: LCCOMB_X20_Y18_N0
\mips_cpu|dp|fwd_before_srca|y[9]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~128_combout\ = (\mips_cpu|dp|fwd_before_srca|y[9]~127_combout\ & (((\mips_cpu|dp|rf|R30\(9))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[9]~127_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R26\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[9]~127_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R26\(9),
	datad => \mips_cpu|dp|rf|R30\(9),
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~128_combout\);

-- Location: FF_X16_Y15_N13
\mips_cpu|dp|rf|R24[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(9));

-- Location: FF_X17_Y15_N23
\mips_cpu|dp|rf|R16[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(9));

-- Location: LCCOMB_X16_Y15_N12
\mips_cpu|dp|fwd_before_srca|y[9]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~131_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R24\(9))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R16\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R24\(9),
	datad => \mips_cpu|dp|rf|R16\(9),
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~131_combout\);

-- Location: FF_X17_Y15_N21
\mips_cpu|dp|rf|R20[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(9));

-- Location: FF_X16_Y15_N15
\mips_cpu|dp|rf|R28[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(9));

-- Location: LCCOMB_X17_Y15_N20
\mips_cpu|dp|fwd_before_srca|y[9]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~132_combout\ = (\mips_cpu|dp|fwd_before_srca|y[9]~131_combout\ & (((\mips_cpu|dp|rf|R28\(9))) # (!\mips_cpu|dp|IF_ID|q\(23)))) # (!\mips_cpu|dp|fwd_before_srca|y[9]~131_combout\ & (\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R20\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[9]~131_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R20\(9),
	datad => \mips_cpu|dp|rf|R28\(9),
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~132_combout\);

-- Location: FF_X10_Y17_N19
\mips_cpu|dp|rf|R17[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(9));

-- Location: FF_X10_Y17_N9
\mips_cpu|dp|rf|R25[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(9));

-- Location: LCCOMB_X10_Y17_N18
\mips_cpu|dp|fwd_before_srca|y[9]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~129_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R25\(9))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R17\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R17\(9),
	datad => \mips_cpu|dp|rf|R25\(9),
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~129_combout\);

-- Location: FF_X14_Y17_N19
\mips_cpu|dp|rf|R29[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(9));

-- Location: FF_X14_Y17_N17
\mips_cpu|dp|rf|R21[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(9));

-- Location: LCCOMB_X14_Y17_N18
\mips_cpu|dp|fwd_before_srca|y[9]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~130_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[9]~129_combout\ & (\mips_cpu|dp|rf|R29\(9))) # (!\mips_cpu|dp|fwd_before_srca|y[9]~129_combout\ & ((\mips_cpu|dp|rf|R21\(9)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[9]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[9]~129_combout\,
	datac => \mips_cpu|dp|rf|R29\(9),
	datad => \mips_cpu|dp|rf|R21\(9),
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~130_combout\);

-- Location: LCCOMB_X22_Y21_N18
\mips_cpu|dp|fwd_before_srca|y[9]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~133_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22)) # (\mips_cpu|dp|fwd_before_srca|y[9]~130_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[9]~132_combout\ & 
-- (!\mips_cpu|dp|IF_ID|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|fwd_before_srca|y[9]~132_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|fwd_before_srca|y[9]~130_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~133_combout\);

-- Location: LCCOMB_X22_Y21_N4
\mips_cpu|dp|fwd_before_srca|y[9]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~136_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[9]~133_combout\ & (\mips_cpu|dp|fwd_before_srca|y[9]~135_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[9]~133_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[9]~128_combout\))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[9]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|fwd_before_srca|y[9]~135_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[9]~128_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[9]~133_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~136_combout\);

-- Location: FF_X21_Y22_N27
\mips_cpu|dp|rf|R1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(9));

-- Location: FF_X21_Y22_N17
\mips_cpu|dp|rf|R2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(9));

-- Location: LCCOMB_X21_Y22_N26
\mips_cpu|dp|fwd_before_srca|y[9]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~141_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~35_combout\) # ((\mips_cpu|dp|rf|R2\(9))))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (\mips_cpu|dp|rf|R1\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datac => \mips_cpu|dp|rf|R1\(9),
	datad => \mips_cpu|dp|rf|R2\(9),
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~141_combout\);

-- Location: FF_X20_Y22_N31
\mips_cpu|dp|rf|R3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(9));

-- Location: FF_X15_Y22_N9
\mips_cpu|dp|rf|R6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(9));

-- Location: FF_X15_Y22_N11
\mips_cpu|dp|rf|R7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(9));

-- Location: FF_X15_Y20_N29
\mips_cpu|dp|rf|R5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(9));

-- Location: FF_X15_Y20_N7
\mips_cpu|dp|rf|R4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(9));

-- Location: LCCOMB_X15_Y20_N6
\mips_cpu|dp|fwd_before_srca|y[9]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~139_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R5\(9)) # ((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|rf|R4\(9) & !\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R5\(9),
	datac => \mips_cpu|dp|rf|R4\(9),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~139_combout\);

-- Location: LCCOMB_X15_Y22_N10
\mips_cpu|dp|fwd_before_srca|y[9]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~140_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[9]~139_combout\ & ((\mips_cpu|dp|rf|R7\(9)))) # (!\mips_cpu|dp|fwd_before_srca|y[9]~139_combout\ & (\mips_cpu|dp|rf|R6\(9))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[9]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R6\(9),
	datac => \mips_cpu|dp|rf|R7\(9),
	datad => \mips_cpu|dp|fwd_before_srca|y[9]~139_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~140_combout\);

-- Location: LCCOMB_X20_Y22_N30
\mips_cpu|dp|fwd_before_srca|y[9]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~142_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[9]~141_combout\ & (\mips_cpu|dp|rf|R3\(9))) # (!\mips_cpu|dp|fwd_before_srca|y[9]~141_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[9]~140_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (\mips_cpu|dp|fwd_before_srca|y[9]~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[9]~141_combout\,
	datac => \mips_cpu|dp|rf|R3\(9),
	datad => \mips_cpu|dp|fwd_before_srca|y[9]~140_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~142_combout\);

-- Location: FF_X21_Y24_N3
\mips_cpu|dp|rf|R8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(9));

-- Location: FF_X21_Y24_N17
\mips_cpu|dp|rf|R10[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(9));

-- Location: LCCOMB_X21_Y24_N16
\mips_cpu|dp|fwd_before_srca|y[9]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~137_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R10\(9)))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R8\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R8\(9),
	datac => \mips_cpu|dp|rf|R10\(9),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~137_combout\);

-- Location: FF_X17_Y23_N23
\mips_cpu|dp|rf|R11[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(9));

-- Location: LCCOMB_X22_Y24_N12
\mips_cpu|dp|fwd_before_srca|y[9]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~138_combout\ = (\mips_cpu|dp|fwd_before_srca|y[9]~137_combout\ & ((\mips_cpu|dp|rf|R11\(9)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[9]~137_combout\ & (((\mips_cpu|dp|rf|R9\(9) & 
-- \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[9]~137_combout\,
	datab => \mips_cpu|dp|rf|R11\(9),
	datac => \mips_cpu|dp|rf|R9\(9),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~138_combout\);

-- Location: LCCOMB_X24_Y22_N24
\mips_cpu|dp|fwd_before_srca|y[9]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~143_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~33_combout\) # (\mips_cpu|dp|fwd_before_srca|y[9]~138_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[9]~142_combout\ & (!\mips_cpu|dp|ID_EX|q[101]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[9]~142_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[9]~138_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~143_combout\);

-- Location: LCCOMB_X24_Y22_N4
\mips_cpu|dp|fwd_before_srca|y[9]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~146_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[9]~143_combout\ & (\mips_cpu|dp|fwd_before_srca|y[9]~145_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[9]~143_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[9]~136_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[9]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[9]~145_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[9]~136_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[9]~143_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~146_combout\);

-- Location: LCCOMB_X24_Y22_N20
\mips_cpu|dp|fwd_before_srca|y[9]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[9]~147_combout\ = (\mips_cpu|fwd|ForwardA~3_combout\ & ((\mips_cpu|dp|ID_EX|q[56]~3_combout\) # ((!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & \mips_cpu|dp|fwd_before_srca|y[9]~146_combout\)))) # 
-- (!\mips_cpu|fwd|ForwardA~3_combout\ & (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & (\mips_cpu|dp|fwd_before_srca|y[9]~146_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardA~3_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[9]~146_combout\,
	datad => \mips_cpu|dp|ID_EX|q[56]~3_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[9]~147_combout\);

-- Location: FF_X24_Y22_N21
\mips_cpu|dp|ID_EX|q[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[9]~147_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(88));

-- Location: LCCOMB_X24_Y22_N6
\mips_cpu|dp|fwd_after_srca|y[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[9]~14_combout\ = (\mips_cpu|fwd|ForwardC[0]~3_combout\ & (((\mips_cpu|dp|EX_MEM|q\(46))))) # (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q\(88)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datab => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(46),
	datad => \mips_cpu|dp|ID_EX|q\(88),
	combout => \mips_cpu|dp|fwd_after_srca|y[9]~14_combout\);

-- Location: LCCOMB_X24_Y22_N0
\mips_cpu|dp|fwd_after_srca|y[9]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[9]~15_combout\ = (\mips_cpu|dp|fwd_after_srca|y[9]~14_combout\) # ((\mips_cpu|dp|ID_EX|q[56]~3_combout\ & \mips_cpu|fwd|ForwardC[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[56]~3_combout\,
	datac => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[9]~14_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[9]~15_combout\);

-- Location: LCCOMB_X27_Y18_N26
\mips_cpu|dp|sl16|y[8]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[8]~7_combout\ = (\mips_cpu|dp|IF_ID|q\(8) & (((!\mips_cpu|dp|IF_ID|q\(26)) # (!\mips_cpu|dp|IF_ID|q\(27))) # (!\mips_cpu|c|md|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~0_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|dp|IF_ID|q\(8),
	combout => \mips_cpu|dp|sl16|y[8]~7_combout\);

-- Location: FF_X27_Y18_N27
\mips_cpu|dp|ID_EX|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[8]~7_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(23));

-- Location: LCCOMB_X23_Y18_N8
\mips_cpu|dp|alu|b2[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[8]~10_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q\(23))))) # (!\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q[55]~4_combout\)) # (!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datab => \mips_cpu|dp|ID_EX|q[55]~4_combout\,
	datac => \mips_cpu|dp|ID_EX|q\(23),
	datad => \mips_cpu|c|ID_EX|q\(10),
	combout => \mips_cpu|dp|alu|b2[8]~10_combout\);

-- Location: LCCOMB_X23_Y18_N16
\mips_cpu|dp|ID_EX|q[55]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[55]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[55]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[55]~4_combout\,
	combout => \mips_cpu|dp|ID_EX|q[55]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N26
\mips_cpu|dp|wd_mux|y[8]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[8]~7_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(8)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|ID_EX|q[55]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|ID_EX|q[55]~4_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(8),
	combout => \mips_cpu|dp|wd_mux|y[8]~7_combout\);

-- Location: FF_X12_Y18_N15
\mips_cpu|dp|rf|R18[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(8));

-- Location: FF_X12_Y18_N13
\mips_cpu|dp|rf|R22[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(8));

-- Location: LCCOMB_X12_Y18_N12
\mips_cpu|dp|rf|Mux23~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~9_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R18\(8))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R22\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(8),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R22\(8),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux23~9_combout\);

-- Location: FF_X16_Y18_N3
\mips_cpu|dp|rf|R30[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(8));

-- Location: FF_X16_Y18_N17
\mips_cpu|dp|rf|R26[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(8));

-- Location: LCCOMB_X16_Y18_N16
\mips_cpu|dp|rf|Mux23~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~10_combout\ = (\mips_cpu|dp|rf|Mux23~9_combout\ & ((\mips_cpu|dp|rf|R30\(8)) # ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux23~9_combout\ & (((\mips_cpu|dp|rf|R26\(8) & \mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~9_combout\,
	datab => \mips_cpu|dp|rf|R30\(8),
	datac => \mips_cpu|dp|rf|R26\(8),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux23~10_combout\);

-- Location: FF_X10_Y21_N27
\mips_cpu|dp|rf|R31[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(8));

-- Location: FF_X10_Y22_N23
\mips_cpu|dp|rf|R19[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(8));

-- Location: FF_X10_Y22_N5
\mips_cpu|dp|rf|R27[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(8));

-- Location: LCCOMB_X10_Y22_N4
\mips_cpu|dp|rf|Mux23~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R27\(8)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R19\(8) & 
-- ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(8),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R27\(8),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux23~16_combout\);

-- Location: FF_X10_Y21_N1
\mips_cpu|dp|rf|R23[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(8));

-- Location: LCCOMB_X10_Y21_N0
\mips_cpu|dp|rf|Mux23~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~17_combout\ = (\mips_cpu|dp|rf|Mux23~16_combout\ & ((\mips_cpu|dp|rf|R31\(8)) # ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux23~16_combout\ & (((\mips_cpu|dp|rf|R23\(8) & !\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(8),
	datab => \mips_cpu|dp|rf|Mux23~16_combout\,
	datac => \mips_cpu|dp|rf|R23\(8),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux23~17_combout\);

-- Location: FF_X20_Y16_N25
\mips_cpu|dp|rf|R25[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(8));

-- Location: FF_X20_Y16_N27
\mips_cpu|dp|rf|R17[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(8));

-- Location: LCCOMB_X20_Y16_N26
\mips_cpu|dp|rf|Mux23~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R25\(8))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R17\(8)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R25\(8),
	datac => \mips_cpu|dp|rf|R17\(8),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux23~11_combout\);

-- Location: FF_X19_Y16_N3
\mips_cpu|dp|rf|R29[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(8));

-- Location: FF_X19_Y16_N1
\mips_cpu|dp|rf|R21[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(8));

-- Location: LCCOMB_X19_Y16_N2
\mips_cpu|dp|rf|Mux23~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~12_combout\ = (\mips_cpu|dp|rf|Mux23~11_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\) # ((\mips_cpu|dp|rf|R29\(8))))) # (!\mips_cpu|dp|rf|Mux23~11_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R21\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~11_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R29\(8),
	datad => \mips_cpu|dp|rf|R21\(8),
	combout => \mips_cpu|dp|rf|Mux23~12_combout\);

-- Location: FF_X20_Y17_N31
\mips_cpu|dp|rf|R28[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(8));

-- Location: FF_X20_Y17_N21
\mips_cpu|dp|rf|R24[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(8));

-- Location: FF_X15_Y15_N1
\mips_cpu|dp|rf|R20[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(8));

-- Location: FF_X15_Y15_N3
\mips_cpu|dp|rf|R16[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(8));

-- Location: LCCOMB_X15_Y15_N0
\mips_cpu|dp|rf|Mux23~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R16\(8)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R20\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R20\(8),
	datad => \mips_cpu|dp|rf|R16\(8),
	combout => \mips_cpu|dp|rf|Mux23~13_combout\);

-- Location: LCCOMB_X20_Y17_N20
\mips_cpu|dp|rf|Mux23~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux23~13_combout\ & (\mips_cpu|dp|rf|R28\(8))) # (!\mips_cpu|dp|rf|Mux23~13_combout\ & ((\mips_cpu|dp|rf|R24\(8)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux23~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(8),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R24\(8),
	datad => \mips_cpu|dp|rf|Mux23~13_combout\,
	combout => \mips_cpu|dp|rf|Mux23~14_combout\);

-- Location: LCCOMB_X23_Y18_N24
\mips_cpu|dp|rf|Mux23~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~15_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux23~12_combout\) # ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|Mux23~14_combout\ & 
-- !\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~12_combout\,
	datab => \mips_cpu|dp|rf|Mux23~14_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux23~15_combout\);

-- Location: LCCOMB_X23_Y18_N26
\mips_cpu|dp|rf|Mux23~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~18_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux23~15_combout\ & ((\mips_cpu|dp|rf|Mux23~17_combout\))) # (!\mips_cpu|dp|rf|Mux23~15_combout\ & (\mips_cpu|dp|rf|Mux23~10_combout\)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux23~10_combout\,
	datac => \mips_cpu|dp|rf|Mux23~17_combout\,
	datad => \mips_cpu|dp|rf|Mux23~15_combout\,
	combout => \mips_cpu|dp|rf|Mux23~18_combout\);

-- Location: FF_X22_Y25_N13
\mips_cpu|dp|rf|R9[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(8));

-- Location: FF_X22_Y25_N15
\mips_cpu|dp|rf|R11[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(8));

-- Location: FF_X23_Y23_N27
\mips_cpu|dp|rf|R10[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(8));

-- Location: FF_X21_Y23_N31
\mips_cpu|dp|rf|R8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(8));

-- Location: LCCOMB_X21_Y23_N30
\mips_cpu|dp|rf|Mux23~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~6_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R10\(8))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R8\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(8),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(8),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux23~6_combout\);

-- Location: LCCOMB_X22_Y25_N14
\mips_cpu|dp|rf|Mux23~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~7_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux23~6_combout\ & ((\mips_cpu|dp|rf|R11\(8)))) # (!\mips_cpu|dp|rf|Mux23~6_combout\ & (\mips_cpu|dp|rf|R9\(8))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(8),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R11\(8),
	datad => \mips_cpu|dp|rf|Mux23~6_combout\,
	combout => \mips_cpu|dp|rf|Mux23~7_combout\);

-- Location: FF_X20_Y21_N27
\mips_cpu|dp|rf|R1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(8));

-- Location: FF_X14_Y18_N25
\mips_cpu|dp|rf|R5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(8));

-- Location: FF_X14_Y18_N11
\mips_cpu|dp|rf|R4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(8));

-- Location: LCCOMB_X14_Y18_N24
\mips_cpu|dp|rf|Mux23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~2_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\) # ((\mips_cpu|dp|rf|R5\(8))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- ((\mips_cpu|dp|rf|R4\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(8),
	datad => \mips_cpu|dp|rf|R4\(8),
	combout => \mips_cpu|dp|rf|Mux23~2_combout\);

-- Location: FF_X14_Y20_N25
\mips_cpu|dp|rf|R6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(8));

-- Location: FF_X14_Y20_N11
\mips_cpu|dp|rf|R7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(8));

-- Location: LCCOMB_X14_Y20_N24
\mips_cpu|dp|rf|Mux23~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~3_combout\ = (\mips_cpu|dp|rf|Mux23~2_combout\ & (((\mips_cpu|dp|rf|R7\(8))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux23~2_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R6\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(8),
	datad => \mips_cpu|dp|rf|R7\(8),
	combout => \mips_cpu|dp|rf|Mux23~3_combout\);

-- Location: LCCOMB_X20_Y21_N12
\mips_cpu|dp|rf|Mux23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~4_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|Mux23~3_combout\) # (!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|R1\(8) & ((\mips_cpu|dp|rf|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~3_combout\,
	datab => \mips_cpu|dp|rf|R1\(8),
	datac => \mips_cpu|dp|rf|Mux23~3_combout\,
	datad => \mips_cpu|dp|rf|Mux7~2_combout\,
	combout => \mips_cpu|dp|rf|Mux23~4_combout\);

-- Location: FF_X20_Y22_N9
\mips_cpu|dp|rf|R3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(8));

-- Location: FF_X20_Y21_N1
\mips_cpu|dp|rf|R2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(8));

-- Location: LCCOMB_X20_Y21_N0
\mips_cpu|dp|rf|Mux23~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~5_combout\ = (\mips_cpu|dp|rf|Mux23~4_combout\ & ((\mips_cpu|dp|rf|R3\(8)) # ((\mips_cpu|dp|rf|Mux7~1_combout\)))) # (!\mips_cpu|dp|rf|Mux23~4_combout\ & (((\mips_cpu|dp|rf|R2\(8) & !\mips_cpu|dp|rf|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~4_combout\,
	datab => \mips_cpu|dp|rf|R3\(8),
	datac => \mips_cpu|dp|rf|R2\(8),
	datad => \mips_cpu|dp|rf|Mux7~1_combout\,
	combout => \mips_cpu|dp|rf|Mux23~5_combout\);

-- Location: LCCOMB_X23_Y18_N14
\mips_cpu|dp|rf|Mux23~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~8_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux23~5_combout\) # (\mips_cpu|dp|rf|Mux7~0_combout\)))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & (\mips_cpu|dp|rf|Mux23~7_combout\ & 
-- ((!\mips_cpu|dp|rf|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~7_combout\,
	datab => \mips_cpu|dp|rf|Mux23~5_combout\,
	datac => \mips_cpu|dp|rf|Mux7~4_combout\,
	datad => \mips_cpu|dp|rf|Mux7~0_combout\,
	combout => \mips_cpu|dp|rf|Mux23~8_combout\);

-- Location: FF_X24_Y15_N27
\mips_cpu|dp|rf|R15[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(8));

-- Location: FF_X22_Y23_N27
\mips_cpu|dp|rf|R14[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(8));

-- Location: FF_X22_Y23_N21
\mips_cpu|dp|rf|R12[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(8));

-- Location: FF_X21_Y23_N9
\mips_cpu|dp|rf|R13[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[8]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(8));

-- Location: LCCOMB_X21_Y23_N8
\mips_cpu|dp|rf|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~0_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|R13\(8)) # (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R12\(8) & 
-- ((!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(8),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R13\(8),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux23~0_combout\);

-- Location: LCCOMB_X22_Y23_N26
\mips_cpu|dp|rf|Mux23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~1_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux23~0_combout\ & (\mips_cpu|dp|rf|R15\(8))) # (!\mips_cpu|dp|rf|Mux23~0_combout\ & ((\mips_cpu|dp|rf|R14\(8)))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R15\(8),
	datac => \mips_cpu|dp|rf|R14\(8),
	datad => \mips_cpu|dp|rf|Mux23~0_combout\,
	combout => \mips_cpu|dp|rf|Mux23~1_combout\);

-- Location: LCCOMB_X23_Y18_N4
\mips_cpu|dp|rf|Mux23~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~19_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux23~8_combout\ & (\mips_cpu|dp|rf|Mux23~18_combout\)) # (!\mips_cpu|dp|rf|Mux23~8_combout\ & ((\mips_cpu|dp|rf|Mux23~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux7~0_combout\ & (((\mips_cpu|dp|rf|Mux23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~18_combout\,
	datab => \mips_cpu|dp|rf|Mux7~0_combout\,
	datac => \mips_cpu|dp|rf|Mux23~8_combout\,
	datad => \mips_cpu|dp|rf|Mux23~1_combout\,
	combout => \mips_cpu|dp|rf|Mux23~19_combout\);

-- Location: FF_X23_Y18_N17
\mips_cpu|dp|ID_EX|q[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[55]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux23~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(55));

-- Location: LCCOMB_X23_Y18_N6
\mips_cpu|dp|fwd_after_writedata|y[8]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[8]~17_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|EX_MEM|q\(45)) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & \mips_cpu|dp|ID_EX|q\(55))))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & 
-- (\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & ((\mips_cpu|dp|ID_EX|q\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(45),
	datad => \mips_cpu|dp|ID_EX|q\(55),
	combout => \mips_cpu|dp|fwd_after_writedata|y[8]~17_combout\);

-- Location: LCCOMB_X23_Y18_N2
\mips_cpu|dp|alu|b2[8]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[8]~11_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ ((((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|fwd_after_writedata|y[8]~17_combout\)) # (!\mips_cpu|dp|alu|b2[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|c|ad|Mux0~1_combout\,
	datac => \mips_cpu|dp|alu|b2[8]~10_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[8]~17_combout\,
	combout => \mips_cpu|dp|alu|b2[8]~11_combout\);

-- Location: LCCOMB_X27_Y18_N28
\mips_cpu|dp|sl16|y[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[7]~8_combout\ = (\mips_cpu|dp|IF_ID|q\(7) & (((!\mips_cpu|dp|IF_ID|q\(26)) # (!\mips_cpu|dp|IF_ID|q\(27))) # (!\mips_cpu|c|md|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~0_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|dp|IF_ID|q\(7),
	combout => \mips_cpu|dp|sl16|y[7]~8_combout\);

-- Location: FF_X27_Y18_N29
\mips_cpu|dp|ID_EX|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[7]~8_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(22));

-- Location: LCCOMB_X23_Y18_N30
\mips_cpu|dp|alu|b2[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[7]~12_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q\(22))))) # (!\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q[54]~5_combout\)) # (!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(22),
	datac => \mips_cpu|dp|ID_EX|q[54]~5_combout\,
	datad => \mips_cpu|c|ID_EX|q\(10),
	combout => \mips_cpu|dp|alu|b2[7]~12_combout\);

-- Location: LCCOMB_X23_Y18_N0
\mips_cpu|dp|alu|b2[7]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[7]~13_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ ((((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|fwd_after_writedata|y[7]~18_combout\)) # (!\mips_cpu|dp|alu|b2[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|c|ad|Mux0~1_combout\,
	datac => \mips_cpu|dp|alu|b2[7]~12_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[7]~18_combout\,
	combout => \mips_cpu|dp|alu|b2[7]~13_combout\);

-- Location: LCCOMB_X23_Y17_N4
\mips_cpu|dp|wd_mux|y[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[6]~9_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(6))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[53]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(6),
	datad => \mips_cpu|dp|ID_EX|q[53]~6_combout\,
	combout => \mips_cpu|dp|wd_mux|y[6]~9_combout\);

-- Location: FF_X22_Y23_N23
\mips_cpu|dp|rf|R14[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(6));

-- Location: FF_X22_Y23_N9
\mips_cpu|dp|rf|R12[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(6));

-- Location: LCCOMB_X22_Y23_N8
\mips_cpu|dp|fwd_before_srca|y[6]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~207_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R14\(6)) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R12\(6) & !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(6),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R12\(6),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~207_combout\);

-- Location: FF_X23_Y17_N5
\mips_cpu|dp|rf|R15[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(6));

-- Location: FF_X21_Y23_N21
\mips_cpu|dp|rf|R13[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(6));

-- Location: LCCOMB_X23_Y22_N28
\mips_cpu|dp|fwd_before_srca|y[6]~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~208_combout\ = (\mips_cpu|dp|fwd_before_srca|y[6]~207_combout\ & (((\mips_cpu|dp|rf|R15\(6))) # (!\mips_cpu|dp|IF_ID|q\(21)))) # (!\mips_cpu|dp|fwd_before_srca|y[6]~207_combout\ & (\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|rf|R13\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[6]~207_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R15\(6),
	datad => \mips_cpu|dp|rf|R13\(6),
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~208_combout\);

-- Location: FF_X14_Y18_N13
\mips_cpu|dp|rf|R5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(6));

-- Location: FF_X14_Y20_N31
\mips_cpu|dp|rf|R7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(6));

-- Location: FF_X14_Y20_N21
\mips_cpu|dp|rf|R6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(6));

-- Location: FF_X14_Y18_N7
\mips_cpu|dp|rf|R4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(6));

-- Location: LCCOMB_X14_Y18_N6
\mips_cpu|dp|fwd_before_srca|y[6]~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~202_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R6\(6)) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R4\(6) & !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R6\(6),
	datac => \mips_cpu|dp|rf|R4\(6),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~202_combout\);

-- Location: LCCOMB_X14_Y20_N30
\mips_cpu|dp|fwd_before_srca|y[6]~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~203_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[6]~202_combout\ & ((\mips_cpu|dp|rf|R7\(6)))) # (!\mips_cpu|dp|fwd_before_srca|y[6]~202_combout\ & (\mips_cpu|dp|rf|R5\(6))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[6]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(6),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R7\(6),
	datad => \mips_cpu|dp|fwd_before_srca|y[6]~202_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~203_combout\);

-- Location: FF_X19_Y20_N25
\mips_cpu|dp|rf|R1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(6));

-- Location: LCCOMB_X19_Y20_N24
\mips_cpu|dp|fwd_before_srca|y[6]~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~204_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[6]~203_combout\) # ((\mips_cpu|dp|ID_EX|q[101]~34_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (((\mips_cpu|dp|rf|R1\(6) 
-- & !\mips_cpu|dp|ID_EX|q[101]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[6]~203_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datac => \mips_cpu|dp|rf|R1\(6),
	datad => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~204_combout\);

-- Location: FF_X23_Y24_N25
\mips_cpu|dp|rf|R3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(6));

-- Location: FF_X19_Y20_N23
\mips_cpu|dp|rf|R2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(6));

-- Location: LCCOMB_X23_Y24_N24
\mips_cpu|dp|fwd_before_srca|y[6]~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~205_combout\ = (\mips_cpu|dp|fwd_before_srca|y[6]~204_combout\ & (((\mips_cpu|dp|rf|R3\(6))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[6]~204_combout\ & 
-- (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|rf|R2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[6]~204_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R3\(6),
	datad => \mips_cpu|dp|rf|R2\(6),
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~205_combout\);

-- Location: FF_X20_Y16_N1
\mips_cpu|dp|rf|R25[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(6));

-- Location: FF_X20_Y16_N3
\mips_cpu|dp|rf|R17[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(6));

-- Location: LCCOMB_X20_Y16_N0
\mips_cpu|dp|fwd_before_srca|y[6]~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~192_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R25\(6))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R17\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R25\(6),
	datad => \mips_cpu|dp|rf|R17\(6),
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~192_combout\);

-- Location: FF_X19_Y19_N17
\mips_cpu|dp|rf|R21[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(6));

-- Location: FF_X19_Y19_N11
\mips_cpu|dp|rf|R29[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(6));

-- Location: LCCOMB_X19_Y19_N16
\mips_cpu|dp|fwd_before_srca|y[6]~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~193_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[6]~192_combout\ & ((\mips_cpu|dp|rf|R29\(6)))) # (!\mips_cpu|dp|fwd_before_srca|y[6]~192_combout\ & (\mips_cpu|dp|rf|R21\(6))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[6]~192_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[6]~192_combout\,
	datac => \mips_cpu|dp|rf|R21\(6),
	datad => \mips_cpu|dp|rf|R29\(6),
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~193_combout\);

-- Location: FF_X19_Y18_N9
\mips_cpu|dp|rf|R22[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(6));

-- Location: FF_X19_Y18_N27
\mips_cpu|dp|rf|R18[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(6));

-- Location: LCCOMB_X19_Y18_N26
\mips_cpu|dp|fwd_before_srca|y[6]~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~194_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R22\(6))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R18\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R22\(6),
	datac => \mips_cpu|dp|rf|R18\(6),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~194_combout\);

-- Location: FF_X16_Y18_N27
\mips_cpu|dp|rf|R30[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(6));

-- Location: FF_X16_Y18_N25
\mips_cpu|dp|rf|R26[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(6));

-- Location: LCCOMB_X16_Y18_N26
\mips_cpu|dp|fwd_before_srca|y[6]~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~195_combout\ = (\mips_cpu|dp|fwd_before_srca|y[6]~194_combout\ & (((\mips_cpu|dp|rf|R30\(6))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[6]~194_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R26\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[6]~194_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R30\(6),
	datad => \mips_cpu|dp|rf|R26\(6),
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~195_combout\);

-- Location: FF_X15_Y15_N27
\mips_cpu|dp|rf|R16[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(6));

-- Location: FF_X15_Y17_N1
\mips_cpu|dp|rf|R24[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(6));

-- Location: LCCOMB_X15_Y15_N26
\mips_cpu|dp|fwd_before_srca|y[6]~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~196_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R24\(6))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R16\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R16\(6),
	datad => \mips_cpu|dp|rf|R24\(6),
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~196_combout\);

-- Location: FF_X15_Y17_N19
\mips_cpu|dp|rf|R28[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(6));

-- Location: FF_X15_Y15_N17
\mips_cpu|dp|rf|R20[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(6));

-- Location: LCCOMB_X15_Y17_N18
\mips_cpu|dp|fwd_before_srca|y[6]~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~197_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[6]~196_combout\ & (\mips_cpu|dp|rf|R28\(6))) # (!\mips_cpu|dp|fwd_before_srca|y[6]~196_combout\ & ((\mips_cpu|dp|rf|R20\(6)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[6]~196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[6]~196_combout\,
	datac => \mips_cpu|dp|rf|R28\(6),
	datad => \mips_cpu|dp|rf|R20\(6),
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~197_combout\);

-- Location: LCCOMB_X23_Y22_N22
\mips_cpu|dp|fwd_before_srca|y[6]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~198_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[6]~195_combout\) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[6]~197_combout\ & 
-- !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|fwd_before_srca|y[6]~195_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[6]~197_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~198_combout\);

-- Location: FF_X10_Y22_N1
\mips_cpu|dp|rf|R27[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(6));

-- Location: FF_X10_Y21_N23
\mips_cpu|dp|rf|R31[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(6));

-- Location: FF_X10_Y21_N29
\mips_cpu|dp|rf|R23[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(6));

-- Location: FF_X10_Y22_N19
\mips_cpu|dp|rf|R19[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(6));

-- Location: LCCOMB_X10_Y22_N18
\mips_cpu|dp|fwd_before_srca|y[6]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~199_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R23\(6))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R19\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R23\(6),
	datac => \mips_cpu|dp|rf|R19\(6),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~199_combout\);

-- Location: LCCOMB_X10_Y21_N22
\mips_cpu|dp|fwd_before_srca|y[6]~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~200_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[6]~199_combout\ & ((\mips_cpu|dp|rf|R31\(6)))) # (!\mips_cpu|dp|fwd_before_srca|y[6]~199_combout\ & (\mips_cpu|dp|rf|R27\(6))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[6]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R27\(6),
	datac => \mips_cpu|dp|rf|R31\(6),
	datad => \mips_cpu|dp|fwd_before_srca|y[6]~199_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~200_combout\);

-- Location: LCCOMB_X23_Y22_N24
\mips_cpu|dp|fwd_before_srca|y[6]~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~201_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[6]~198_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[6]~200_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[6]~198_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[6]~193_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[6]~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[6]~193_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|fwd_before_srca|y[6]~198_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[6]~200_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~201_combout\);

-- Location: LCCOMB_X23_Y22_N26
\mips_cpu|dp|fwd_before_srca|y[6]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~206_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~33_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[6]~201_combout\))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (\mips_cpu|dp|fwd_before_srca|y[6]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[6]~205_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[6]~201_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~206_combout\);

-- Location: FF_X22_Y25_N27
\mips_cpu|dp|rf|R11[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(6));

-- Location: FF_X23_Y22_N21
\mips_cpu|dp|rf|R10[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(6));

-- Location: FF_X22_Y25_N17
\mips_cpu|dp|rf|R9[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(6));

-- Location: FF_X21_Y23_N3
\mips_cpu|dp|rf|R8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[6]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(6));

-- Location: LCCOMB_X22_Y25_N16
\mips_cpu|dp|fwd_before_srca|y[6]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~190_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22)) # ((\mips_cpu|dp|rf|R9\(6))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R8\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R9\(6),
	datad => \mips_cpu|dp|rf|R8\(6),
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~190_combout\);

-- Location: LCCOMB_X23_Y22_N20
\mips_cpu|dp|fwd_before_srca|y[6]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~191_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[6]~190_combout\ & (\mips_cpu|dp|rf|R11\(6))) # (!\mips_cpu|dp|fwd_before_srca|y[6]~190_combout\ & ((\mips_cpu|dp|rf|R10\(6)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[6]~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(6),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R10\(6),
	datad => \mips_cpu|dp|fwd_before_srca|y[6]~190_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~191_combout\);

-- Location: LCCOMB_X23_Y22_N14
\mips_cpu|dp|fwd_before_srca|y[6]~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~209_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[6]~206_combout\ & (\mips_cpu|dp|fwd_before_srca|y[6]~208_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[6]~206_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[6]~191_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[6]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[6]~208_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[6]~206_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[6]~191_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~209_combout\);

-- Location: LCCOMB_X23_Y22_N2
\mips_cpu|dp|fwd_before_srca|y[6]~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[6]~210_combout\ = (\mips_cpu|fwd|ForwardA~3_combout\ & ((\mips_cpu|dp|ID_EX|q[53]~6_combout\) # ((\mips_cpu|dp|fwd_before_srca|y[6]~209_combout\ & !\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\)))) # 
-- (!\mips_cpu|fwd|ForwardA~3_combout\ & (\mips_cpu|dp|fwd_before_srca|y[6]~209_combout\ & ((!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardA~3_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[6]~209_combout\,
	datac => \mips_cpu|dp|ID_EX|q[53]~6_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[6]~210_combout\);

-- Location: FF_X23_Y22_N3
\mips_cpu|dp|ID_EX|q[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[6]~210_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(85));

-- Location: LCCOMB_X23_Y22_N12
\mips_cpu|dp|fwd_after_srca|y[6]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[6]~20_combout\ = (\mips_cpu|fwd|ForwardC[0]~3_combout\ & (((\mips_cpu|dp|EX_MEM|q\(43))))) # (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q\(85)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datab => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(43),
	datad => \mips_cpu|dp|ID_EX|q\(85),
	combout => \mips_cpu|dp|fwd_after_srca|y[6]~20_combout\);

-- Location: LCCOMB_X23_Y22_N16
\mips_cpu|dp|fwd_after_srca|y[6]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[6]~21_combout\ = (\mips_cpu|dp|fwd_after_srca|y[6]~20_combout\) # ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & \mips_cpu|dp|ID_EX|q[53]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datac => \mips_cpu|dp|ID_EX|q[53]~6_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[6]~20_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[6]~21_combout\);

-- Location: FF_X28_Y23_N9
\mips_cpu|dp|MEM_WB|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(42),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(10));

-- Location: LCCOMB_X24_Y23_N6
\uGPIO|LEDG_R~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~6_combout\ = (\mips_cpu|dp|EX_MEM|q\(10)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|EX_MEM|q\(10),
	combout => \uGPIO|LEDG_R~6_combout\);

-- Location: FF_X24_Y23_N7
\Timer|CompareR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~6_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(5));

-- Location: IOIBUF_X0_Y22_N15
\SW[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: LCCOMB_X9_Y24_N20
\uGPIO|sw5|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~36_combout\ = (\reset_ff~q\ & \SW[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \SW[5]~input_o\,
	combout => \uGPIO|sw5|c_state~36_combout\);

-- Location: FF_X9_Y24_N21
\uGPIO|sw5|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S0~q\);

-- Location: LCCOMB_X9_Y24_N10
\uGPIO|sw5|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~35_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & !\uGPIO|sw5|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw5|c_state.S0~q\,
	combout => \uGPIO|sw5|c_state~35_combout\);

-- Location: FF_X9_Y24_N11
\uGPIO|sw5|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S1~q\);

-- Location: LCCOMB_X9_Y24_N0
\uGPIO|sw5|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~34_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \uGPIO|sw5|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw5|c_state.S1~q\,
	combout => \uGPIO|sw5|c_state~34_combout\);

-- Location: FF_X9_Y24_N1
\uGPIO|sw5|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S2~q\);

-- Location: LCCOMB_X9_Y24_N14
\uGPIO|sw5|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~33_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \uGPIO|sw5|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw5|c_state.S2~q\,
	combout => \uGPIO|sw5|c_state~33_combout\);

-- Location: FF_X9_Y24_N15
\uGPIO|sw5|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S3~q\);

-- Location: LCCOMB_X9_Y24_N12
\uGPIO|sw5|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~32_combout\ = (\SW[5]~input_o\ & (\uGPIO|sw5|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \uGPIO|sw5|c_state.S3~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw5|c_state~32_combout\);

-- Location: FF_X9_Y24_N13
\uGPIO|sw5|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S4~q\);

-- Location: LCCOMB_X9_Y24_N2
\uGPIO|sw5|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~31_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \uGPIO|sw5|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw5|c_state.S4~q\,
	combout => \uGPIO|sw5|c_state~31_combout\);

-- Location: FF_X9_Y24_N3
\uGPIO|sw5|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S5~q\);

-- Location: LCCOMB_X9_Y24_N16
\uGPIO|sw5|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~30_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \uGPIO|sw5|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw5|c_state.S5~q\,
	combout => \uGPIO|sw5|c_state~30_combout\);

-- Location: FF_X9_Y24_N17
\uGPIO|sw5|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S6~q\);

-- Location: LCCOMB_X9_Y24_N6
\uGPIO|sw5|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~29_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \uGPIO|sw5|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw5|c_state.S6~q\,
	combout => \uGPIO|sw5|c_state~29_combout\);

-- Location: FF_X9_Y24_N7
\uGPIO|sw5|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S7~q\);

-- Location: LCCOMB_X9_Y24_N28
\uGPIO|sw5|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~28_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \uGPIO|sw5|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw5|c_state.S7~q\,
	combout => \uGPIO|sw5|c_state~28_combout\);

-- Location: FF_X9_Y24_N29
\uGPIO|sw5|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S8~q\);

-- Location: LCCOMB_X9_Y24_N26
\uGPIO|sw5|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~27_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \uGPIO|sw5|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw5|c_state.S8~q\,
	combout => \uGPIO|sw5|c_state~27_combout\);

-- Location: FF_X9_Y24_N27
\uGPIO|sw5|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S9~q\);

-- Location: LCCOMB_X9_Y24_N8
\uGPIO|sw5|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~26_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \uGPIO|sw5|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw5|c_state.S9~q\,
	combout => \uGPIO|sw5|c_state~26_combout\);

-- Location: FF_X9_Y24_N9
\uGPIO|sw5|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S10~q\);

-- Location: LCCOMB_X9_Y24_N22
\uGPIO|sw5|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~25_combout\ = (\SW[5]~input_o\ & (\uGPIO|sw5|c_state.S10~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \uGPIO|sw5|c_state.S10~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw5|c_state~25_combout\);

-- Location: FF_X9_Y24_N23
\uGPIO|sw5|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S11~q\);

-- Location: LCCOMB_X9_Y24_N4
\uGPIO|sw5|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~24_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \uGPIO|sw5|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw5|c_state.S11~q\,
	combout => \uGPIO|sw5|c_state~24_combout\);

-- Location: FF_X9_Y24_N5
\uGPIO|sw5|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S12~q\);

-- Location: LCCOMB_X9_Y24_N18
\uGPIO|sw5|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~23_combout\ = (\SW[5]~input_o\ & (\uGPIO|sw5|c_state.S12~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \uGPIO|sw5|c_state.S12~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw5|c_state~23_combout\);

-- Location: FF_X9_Y24_N19
\uGPIO|sw5|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S13~q\);

-- Location: LCCOMB_X9_Y24_N24
\uGPIO|sw5|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~22_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \uGPIO|sw5|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw5|c_state.S13~q\,
	combout => \uGPIO|sw5|c_state~22_combout\);

-- Location: FF_X9_Y24_N25
\uGPIO|sw5|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S14~q\);

-- Location: LCCOMB_X27_Y24_N18
\uGPIO|SW_StatusR~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~8_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|SW_StatusR\(5)) # (\uGPIO|sw5|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(5),
	datad => \uGPIO|sw5|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~8_combout\);

-- Location: FF_X27_Y24_N19
\uGPIO|SW_StatusR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~8_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(5));

-- Location: LCCOMB_X28_Y23_N14
\read_data[5]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[5]~23_combout\ = (\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & (((\Decoder|Equal1~6_combout\)))) # (!\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & ((\Decoder|Equal1~6_combout\ & (\Timer|CounterR\(5))) # (!\Decoder|Equal1~6_combout\ & 
-- ((\uGPIO|SW_StatusR\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(5),
	datab => \uGPIO|SW_StatusR\(5),
	datac => \mips_cpu|dp|MEM_WB|q[41]~53_combout\,
	datad => \Decoder|Equal1~6_combout\,
	combout => \read_data[5]~23_combout\);

-- Location: LCCOMB_X28_Y23_N0
\read_data[5]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[5]~24_combout\ = (\read_data[5]~23_combout\ & ((\Timer|CompareR\(5)) # ((!\mips_cpu|dp|MEM_WB|q[41]~53_combout\)))) # (!\read_data[5]~23_combout\ & (((\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(5),
	datab => \read_data[5]~23_combout\,
	datac => \mips_cpu|dp|MEM_WB|q[41]~53_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(5),
	combout => \read_data[5]~24_combout\);

-- Location: LCCOMB_X28_Y23_N6
\read_data[5]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[5]~25_combout\ = (!\mips_cpu|dp|MEM_WB|q[41]~51_combout\ & \read_data[5]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q[41]~51_combout\,
	datad => \read_data[5]~24_combout\,
	combout => \read_data[5]~25_combout\);

-- Location: FF_X28_Y23_N7
\mips_cpu|dp|MEM_WB|q[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[5]~25_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(42));

-- Location: LCCOMB_X28_Y23_N8
\mips_cpu|dp|ID_EX|q[52]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[52]~7_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(42)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(10),
	datad => \mips_cpu|dp|MEM_WB|q\(42),
	combout => \mips_cpu|dp|ID_EX|q[52]~7_combout\);

-- Location: LCCOMB_X23_Y17_N14
\mips_cpu|dp|wd_mux|y[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[5]~10_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(5)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|ID_EX|q[52]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|ID_EX|q[52]~7_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(5),
	combout => \mips_cpu|dp|wd_mux|y[5]~10_combout\);

-- Location: FF_X16_Y18_N23
\mips_cpu|dp|rf|R30[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(5));

-- Location: FF_X16_Y18_N21
\mips_cpu|dp|rf|R26[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(5));

-- Location: FF_X12_Y16_N17
\mips_cpu|dp|rf|R22[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(5));

-- Location: FF_X12_Y16_N19
\mips_cpu|dp|rf|R18[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(5));

-- Location: LCCOMB_X12_Y16_N16
\mips_cpu|dp|fwd_before_srca|y[5]~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~211_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R22\(5))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R18\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R22\(5),
	datad => \mips_cpu|dp|rf|R18\(5),
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~211_combout\);

-- Location: LCCOMB_X16_Y18_N20
\mips_cpu|dp|fwd_before_srca|y[5]~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~212_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[5]~211_combout\ & (\mips_cpu|dp|rf|R30\(5))) # (!\mips_cpu|dp|fwd_before_srca|y[5]~211_combout\ & ((\mips_cpu|dp|rf|R26\(5)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[5]~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(5),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R26\(5),
	datad => \mips_cpu|dp|fwd_before_srca|y[5]~211_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~212_combout\);

-- Location: FF_X12_Y19_N3
\mips_cpu|dp|rf|R23[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(5));

-- Location: FF_X14_Y19_N17
\mips_cpu|dp|rf|R19[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(5));

-- Location: LCCOMB_X12_Y19_N2
\mips_cpu|dp|fwd_before_srca|y[5]~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~218_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R23\(5))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R19\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R23\(5),
	datad => \mips_cpu|dp|rf|R19\(5),
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~218_combout\);

-- Location: FF_X14_Y19_N19
\mips_cpu|dp|rf|R31[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(5));

-- Location: FF_X16_Y19_N21
\mips_cpu|dp|rf|R27[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(5));

-- Location: LCCOMB_X16_Y19_N20
\mips_cpu|dp|fwd_before_srca|y[5]~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~219_combout\ = (\mips_cpu|dp|fwd_before_srca|y[5]~218_combout\ & ((\mips_cpu|dp|rf|R31\(5)) # ((!\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|fwd_before_srca|y[5]~218_combout\ & (((\mips_cpu|dp|rf|R27\(5) & 
-- \mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[5]~218_combout\,
	datab => \mips_cpu|dp|rf|R31\(5),
	datac => \mips_cpu|dp|rf|R27\(5),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~219_combout\);

-- Location: FF_X16_Y15_N31
\mips_cpu|dp|rf|R28[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(5));

-- Location: FF_X15_Y15_N5
\mips_cpu|dp|rf|R20[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(5));

-- Location: FF_X15_Y15_N7
\mips_cpu|dp|rf|R16[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(5));

-- Location: FF_X16_Y15_N21
\mips_cpu|dp|rf|R24[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(5));

-- Location: LCCOMB_X16_Y15_N20
\mips_cpu|dp|fwd_before_srca|y[5]~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~215_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R24\(5)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R16\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R16\(5),
	datac => \mips_cpu|dp|rf|R24\(5),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~215_combout\);

-- Location: LCCOMB_X15_Y15_N4
\mips_cpu|dp|fwd_before_srca|y[5]~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~216_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[5]~215_combout\ & (\mips_cpu|dp|rf|R28\(5))) # (!\mips_cpu|dp|fwd_before_srca|y[5]~215_combout\ & ((\mips_cpu|dp|rf|R20\(5)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[5]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(5),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R20\(5),
	datad => \mips_cpu|dp|fwd_before_srca|y[5]~215_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~216_combout\);

-- Location: FF_X17_Y16_N21
\mips_cpu|dp|rf|R21[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(5));

-- Location: FF_X17_Y16_N31
\mips_cpu|dp|rf|R29[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(5));

-- Location: FF_X20_Y16_N23
\mips_cpu|dp|rf|R17[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(5));

-- Location: FF_X20_Y16_N13
\mips_cpu|dp|rf|R25[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(5));

-- Location: LCCOMB_X20_Y16_N22
\mips_cpu|dp|fwd_before_srca|y[5]~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~213_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R25\(5)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R17\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R17\(5),
	datad => \mips_cpu|dp|rf|R25\(5),
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~213_combout\);

-- Location: LCCOMB_X17_Y16_N30
\mips_cpu|dp|fwd_before_srca|y[5]~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~214_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[5]~213_combout\ & ((\mips_cpu|dp|rf|R29\(5)))) # (!\mips_cpu|dp|fwd_before_srca|y[5]~213_combout\ & (\mips_cpu|dp|rf|R21\(5))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[5]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R21\(5),
	datac => \mips_cpu|dp|rf|R29\(5),
	datad => \mips_cpu|dp|fwd_before_srca|y[5]~213_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~214_combout\);

-- Location: LCCOMB_X16_Y19_N18
\mips_cpu|dp|fwd_before_srca|y[5]~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~217_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[5]~214_combout\))) # (!\mips_cpu|dp|IF_ID|q\(21) 
-- & (\mips_cpu|dp|fwd_before_srca|y[5]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[5]~216_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|fwd_before_srca|y[5]~214_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~217_combout\);

-- Location: LCCOMB_X16_Y19_N6
\mips_cpu|dp|fwd_before_srca|y[5]~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~220_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[5]~217_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[5]~219_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[5]~217_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[5]~212_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[5]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[5]~212_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[5]~219_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|fwd_before_srca|y[5]~217_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~220_combout\);

-- Location: FF_X15_Y23_N7
\mips_cpu|dp|rf|R11[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(5));

-- Location: FF_X14_Y23_N29
\mips_cpu|dp|rf|R9[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(5));

-- Location: FF_X15_Y23_N29
\mips_cpu|dp|rf|R10[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(5));

-- Location: FF_X14_Y23_N31
\mips_cpu|dp|rf|R8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(5));

-- Location: LCCOMB_X15_Y23_N28
\mips_cpu|dp|fwd_before_srca|y[5]~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~221_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|IF_ID|q\(22))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R10\(5))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- ((\mips_cpu|dp|rf|R8\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R10\(5),
	datad => \mips_cpu|dp|rf|R8\(5),
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~221_combout\);

-- Location: LCCOMB_X14_Y23_N28
\mips_cpu|dp|fwd_before_srca|y[5]~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~222_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[5]~221_combout\ & (\mips_cpu|dp|rf|R11\(5))) # (!\mips_cpu|dp|fwd_before_srca|y[5]~221_combout\ & ((\mips_cpu|dp|rf|R9\(5)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[5]~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(5),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R9\(5),
	datad => \mips_cpu|dp|fwd_before_srca|y[5]~221_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~222_combout\);

-- Location: FF_X19_Y20_N7
\mips_cpu|dp|rf|R1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(5));

-- Location: FF_X19_Y20_N29
\mips_cpu|dp|rf|R2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(5));

-- Location: LCCOMB_X19_Y20_N6
\mips_cpu|dp|fwd_before_srca|y[5]~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~225_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~35_combout\) # ((\mips_cpu|dp|rf|R2\(5))))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (\mips_cpu|dp|rf|R1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datac => \mips_cpu|dp|rf|R1\(5),
	datad => \mips_cpu|dp|rf|R2\(5),
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~225_combout\);

-- Location: FF_X20_Y22_N21
\mips_cpu|dp|rf|R3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(5));

-- Location: FF_X15_Y20_N31
\mips_cpu|dp|rf|R4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(5));

-- Location: FF_X15_Y20_N13
\mips_cpu|dp|rf|R5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(5));

-- Location: LCCOMB_X15_Y20_N30
\mips_cpu|dp|fwd_before_srca|y[5]~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~223_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|IF_ID|q\(21))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R5\(5)))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|rf|R4\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R4\(5),
	datad => \mips_cpu|dp|rf|R5\(5),
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~223_combout\);

-- Location: FF_X14_Y20_N19
\mips_cpu|dp|rf|R7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(5));

-- Location: FF_X14_Y20_N17
\mips_cpu|dp|rf|R6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(5));

-- Location: LCCOMB_X14_Y20_N18
\mips_cpu|dp|fwd_before_srca|y[5]~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~224_combout\ = (\mips_cpu|dp|fwd_before_srca|y[5]~223_combout\ & (((\mips_cpu|dp|rf|R7\(5))) # (!\mips_cpu|dp|IF_ID|q\(22)))) # (!\mips_cpu|dp|fwd_before_srca|y[5]~223_combout\ & (\mips_cpu|dp|IF_ID|q\(22) & 
-- ((\mips_cpu|dp|rf|R6\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[5]~223_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R7\(5),
	datad => \mips_cpu|dp|rf|R6\(5),
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~224_combout\);

-- Location: LCCOMB_X20_Y22_N20
\mips_cpu|dp|fwd_before_srca|y[5]~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~226_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[5]~225_combout\ & (\mips_cpu|dp|rf|R3\(5))) # (!\mips_cpu|dp|fwd_before_srca|y[5]~225_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[5]~224_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (\mips_cpu|dp|fwd_before_srca|y[5]~225_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[5]~225_combout\,
	datac => \mips_cpu|dp|rf|R3\(5),
	datad => \mips_cpu|dp|fwd_before_srca|y[5]~224_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~226_combout\);

-- Location: LCCOMB_X16_Y19_N8
\mips_cpu|dp|fwd_before_srca|y[5]~227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~227_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[5]~222_combout\) # ((\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & 
-- (((!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & \mips_cpu|dp|fwd_before_srca|y[5]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[5]~222_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[5]~226_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~227_combout\);

-- Location: FF_X23_Y17_N15
\mips_cpu|dp|rf|R15[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(5));

-- Location: FF_X20_Y23_N27
\mips_cpu|dp|rf|R14[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(5));

-- Location: FF_X20_Y23_N13
\mips_cpu|dp|rf|R13[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(5));

-- Location: FF_X19_Y23_N25
\mips_cpu|dp|rf|R12[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[5]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(5));

-- Location: LCCOMB_X20_Y23_N12
\mips_cpu|dp|fwd_before_srca|y[5]~228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~228_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|IF_ID|q\(21))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R13\(5))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|rf|R12\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R13\(5),
	datad => \mips_cpu|dp|rf|R12\(5),
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~228_combout\);

-- Location: LCCOMB_X20_Y23_N26
\mips_cpu|dp|fwd_before_srca|y[5]~229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~229_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[5]~228_combout\ & (\mips_cpu|dp|rf|R15\(5))) # (!\mips_cpu|dp|fwd_before_srca|y[5]~228_combout\ & ((\mips_cpu|dp|rf|R14\(5)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[5]~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R15\(5),
	datac => \mips_cpu|dp|rf|R14\(5),
	datad => \mips_cpu|dp|fwd_before_srca|y[5]~228_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~229_combout\);

-- Location: LCCOMB_X16_Y19_N10
\mips_cpu|dp|fwd_before_srca|y[5]~230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~230_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[5]~227_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[5]~229_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[5]~227_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[5]~220_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[5]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[5]~220_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[5]~227_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[5]~229_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~230_combout\);

-- Location: LCCOMB_X23_Y22_N10
\mips_cpu|dp|fwd_before_srca|y[5]~231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[5]~231_combout\ = (\mips_cpu|dp|ID_EX|q[52]~7_combout\ & ((\mips_cpu|fwd|ForwardA~3_combout\) # ((!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & \mips_cpu|dp|fwd_before_srca|y[5]~230_combout\)))) # 
-- (!\mips_cpu|dp|ID_EX|q[52]~7_combout\ & (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & (\mips_cpu|dp|fwd_before_srca|y[5]~230_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[52]~7_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[5]~230_combout\,
	datad => \mips_cpu|fwd|ForwardA~3_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[5]~231_combout\);

-- Location: FF_X23_Y22_N11
\mips_cpu|dp|ID_EX|q[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[5]~231_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(84));

-- Location: LCCOMB_X28_Y22_N28
\mips_cpu|dp|fwd_after_srca|y[5]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[5]~22_combout\ = (\mips_cpu|fwd|ForwardC[0]~3_combout\ & (((\mips_cpu|dp|EX_MEM|q\(42))))) # (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q\(84)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datab => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(42),
	datad => \mips_cpu|dp|ID_EX|q\(84),
	combout => \mips_cpu|dp|fwd_after_srca|y[5]~22_combout\);

-- Location: LCCOMB_X24_Y22_N16
\mips_cpu|dp|fwd_after_srca|y[5]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[5]~23_combout\ = (\mips_cpu|dp|fwd_after_srca|y[5]~22_combout\) # ((!\mips_cpu|fwd|ForwardC[0]~3_combout\ & (\mips_cpu|fwd|ForwardC[1]~7_combout\ & \mips_cpu|dp|ID_EX|q[52]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[5]~22_combout\,
	datac => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datad => \mips_cpu|dp|ID_EX|q[52]~7_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[5]~23_combout\);

-- Location: LCCOMB_X29_Y21_N18
\mips_cpu|dp|alu|b2[4]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[4]~17_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(19))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[4]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(19),
	datab => \mips_cpu|c|ad|Mux0~1_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[4]~25_combout\,
	datad => \mips_cpu|c|ID_EX|q\(10),
	combout => \mips_cpu|dp|alu|b2[4]~17_combout\);

-- Location: FF_X20_Y18_N23
\mips_cpu|dp|rf|R30[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(3));

-- Location: FF_X20_Y18_N21
\mips_cpu|dp|rf|R26[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(3));

-- Location: FF_X19_Y18_N3
\mips_cpu|dp|rf|R18[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(3));

-- Location: FF_X19_Y18_N25
\mips_cpu|dp|rf|R22[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(3));

-- Location: LCCOMB_X19_Y18_N24
\mips_cpu|dp|fwd_before_srca|y[3]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~64_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(3)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R18\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R18\(3),
	datac => \mips_cpu|dp|rf|R22\(3),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~64_combout\);

-- Location: LCCOMB_X20_Y18_N20
\mips_cpu|dp|fwd_before_srca|y[3]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~65_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[3]~64_combout\ & (\mips_cpu|dp|rf|R30\(3))) # (!\mips_cpu|dp|fwd_before_srca|y[3]~64_combout\ & ((\mips_cpu|dp|rf|R26\(3)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[3]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(3),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R26\(3),
	datad => \mips_cpu|dp|fwd_before_srca|y[3]~64_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~65_combout\);

-- Location: FF_X14_Y19_N25
\mips_cpu|dp|rf|R19[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(3));

-- Location: LCCOMB_X12_Y21_N0
\mips_cpu|dp|fwd_before_srca|y[3]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~71_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R23\(3))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R19\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R23\(3),
	datad => \mips_cpu|dp|rf|R19\(3),
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~71_combout\);

-- Location: FF_X11_Y19_N21
\mips_cpu|dp|rf|R27[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(3));

-- Location: FF_X14_Y19_N11
\mips_cpu|dp|rf|R31[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(3));

-- Location: LCCOMB_X11_Y19_N20
\mips_cpu|dp|fwd_before_srca|y[3]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~72_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[3]~71_combout\ & ((\mips_cpu|dp|rf|R31\(3)))) # (!\mips_cpu|dp|fwd_before_srca|y[3]~71_combout\ & (\mips_cpu|dp|rf|R27\(3))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|fwd_before_srca|y[3]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|fwd_before_srca|y[3]~71_combout\,
	datac => \mips_cpu|dp|rf|R27\(3),
	datad => \mips_cpu|dp|rf|R31\(3),
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~72_combout\);

-- Location: FF_X16_Y15_N9
\mips_cpu|dp|rf|R24[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(3));

-- Location: FF_X17_Y15_N3
\mips_cpu|dp|rf|R16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(3));

-- Location: LCCOMB_X16_Y15_N8
\mips_cpu|dp|fwd_before_srca|y[3]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~68_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R24\(3))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R16\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R24\(3),
	datad => \mips_cpu|dp|rf|R16\(3),
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~68_combout\);

-- Location: FF_X17_Y15_N9
\mips_cpu|dp|rf|R20[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(3));

-- Location: FF_X16_Y15_N11
\mips_cpu|dp|rf|R28[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(3));

-- Location: LCCOMB_X17_Y15_N8
\mips_cpu|dp|fwd_before_srca|y[3]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~69_combout\ = (\mips_cpu|dp|fwd_before_srca|y[3]~68_combout\ & (((\mips_cpu|dp|rf|R28\(3))) # (!\mips_cpu|dp|IF_ID|q\(23)))) # (!\mips_cpu|dp|fwd_before_srca|y[3]~68_combout\ & (\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R20\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[3]~68_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R20\(3),
	datad => \mips_cpu|dp|rf|R28\(3),
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~69_combout\);

-- Location: FF_X10_Y17_N31
\mips_cpu|dp|rf|R17[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(3));

-- Location: FF_X10_Y17_N13
\mips_cpu|dp|rf|R25[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(3));

-- Location: LCCOMB_X10_Y17_N30
\mips_cpu|dp|fwd_before_srca|y[3]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~66_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R25\(3))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R17\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R17\(3),
	datad => \mips_cpu|dp|rf|R25\(3),
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~66_combout\);

-- Location: FF_X14_Y17_N7
\mips_cpu|dp|rf|R29[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(3));

-- Location: FF_X14_Y17_N29
\mips_cpu|dp|rf|R21[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(3));

-- Location: LCCOMB_X14_Y17_N6
\mips_cpu|dp|fwd_before_srca|y[3]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~67_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[3]~66_combout\ & (\mips_cpu|dp|rf|R29\(3))) # (!\mips_cpu|dp|fwd_before_srca|y[3]~66_combout\ & ((\mips_cpu|dp|rf|R21\(3)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[3]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[3]~66_combout\,
	datac => \mips_cpu|dp|rf|R29\(3),
	datad => \mips_cpu|dp|rf|R21\(3),
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~67_combout\);

-- Location: LCCOMB_X17_Y22_N2
\mips_cpu|dp|fwd_before_srca|y[3]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~70_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[3]~67_combout\) # (\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[3]~69_combout\ & 
-- ((!\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[3]~69_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[3]~67_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~70_combout\);

-- Location: LCCOMB_X17_Y22_N20
\mips_cpu|dp|fwd_before_srca|y[3]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~73_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[3]~70_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[3]~72_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[3]~70_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[3]~65_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[3]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|fwd_before_srca|y[3]~65_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[3]~72_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[3]~70_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~73_combout\);

-- Location: FF_X22_Y17_N29
\mips_cpu|dp|rf|R11[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(3));

-- Location: FF_X22_Y24_N25
\mips_cpu|dp|rf|R9[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(3));

-- Location: FF_X21_Y24_N27
\mips_cpu|dp|rf|R8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(3));

-- Location: FF_X21_Y24_N9
\mips_cpu|dp|rf|R10[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(3));

-- Location: LCCOMB_X21_Y24_N8
\mips_cpu|dp|fwd_before_srca|y[3]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~74_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R10\(3)))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R8\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(3),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R10\(3),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~74_combout\);

-- Location: LCCOMB_X22_Y24_N24
\mips_cpu|dp|fwd_before_srca|y[3]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~75_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[3]~74_combout\ & (\mips_cpu|dp|rf|R11\(3))) # (!\mips_cpu|dp|fwd_before_srca|y[3]~74_combout\ & ((\mips_cpu|dp|rf|R9\(3)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[3]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(3),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R9\(3),
	datad => \mips_cpu|dp|fwd_before_srca|y[3]~74_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~75_combout\);

-- Location: FF_X15_Y22_N21
\mips_cpu|dp|rf|R6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(3));

-- Location: FF_X15_Y22_N31
\mips_cpu|dp|rf|R7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(3));

-- Location: FF_X15_Y21_N31
\mips_cpu|dp|rf|R4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(3));

-- Location: FF_X15_Y21_N13
\mips_cpu|dp|rf|R5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(3));

-- Location: LCCOMB_X15_Y21_N30
\mips_cpu|dp|fwd_before_srca|y[3]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~76_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|IF_ID|q\(21))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R5\(3)))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R4\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R4\(3),
	datad => \mips_cpu|dp|rf|R5\(3),
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~76_combout\);

-- Location: LCCOMB_X15_Y22_N30
\mips_cpu|dp|fwd_before_srca|y[3]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~77_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[3]~76_combout\ & ((\mips_cpu|dp|rf|R7\(3)))) # (!\mips_cpu|dp|fwd_before_srca|y[3]~76_combout\ & (\mips_cpu|dp|rf|R6\(3))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[3]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R6\(3),
	datac => \mips_cpu|dp|rf|R7\(3),
	datad => \mips_cpu|dp|fwd_before_srca|y[3]~76_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~77_combout\);

-- Location: FF_X17_Y24_N15
\mips_cpu|dp|rf|R3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(3));

-- Location: FF_X19_Y22_N17
\mips_cpu|dp|rf|R2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(3));

-- Location: FF_X19_Y22_N3
\mips_cpu|dp|rf|R1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(3));

-- Location: LCCOMB_X19_Y22_N2
\mips_cpu|dp|fwd_before_srca|y[3]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~78_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~34_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (\mips_cpu|dp|rf|R2\(3))) # 
-- (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|rf|R1\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|rf|R2\(3),
	datac => \mips_cpu|dp|rf|R1\(3),
	datad => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~78_combout\);

-- Location: LCCOMB_X17_Y24_N14
\mips_cpu|dp|fwd_before_srca|y[3]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~79_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[3]~78_combout\ & ((\mips_cpu|dp|rf|R3\(3)))) # (!\mips_cpu|dp|fwd_before_srca|y[3]~78_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[3]~77_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[3]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[3]~77_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datac => \mips_cpu|dp|rf|R3\(3),
	datad => \mips_cpu|dp|fwd_before_srca|y[3]~78_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~79_combout\);

-- Location: LCCOMB_X17_Y22_N14
\mips_cpu|dp|fwd_before_srca|y[3]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~80_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[3]~75_combout\) # ((\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & 
-- (((!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & \mips_cpu|dp|fwd_before_srca|y[3]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[3]~75_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[3]~79_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~80_combout\);

-- Location: FF_X24_Y15_N17
\mips_cpu|dp|rf|R15[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(3));

-- Location: FF_X20_Y23_N21
\mips_cpu|dp|rf|R14[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(3));

-- Location: FF_X20_Y23_N7
\mips_cpu|dp|rf|R13[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(3));

-- Location: FF_X19_Y23_N11
\mips_cpu|dp|rf|R12[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(3));

-- Location: LCCOMB_X20_Y23_N6
\mips_cpu|dp|fwd_before_srca|y[3]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~81_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|IF_ID|q\(21))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R13\(3))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|rf|R12\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R13\(3),
	datad => \mips_cpu|dp|rf|R12\(3),
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~81_combout\);

-- Location: LCCOMB_X20_Y23_N20
\mips_cpu|dp|fwd_before_srca|y[3]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~82_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[3]~81_combout\ & (\mips_cpu|dp|rf|R15\(3))) # (!\mips_cpu|dp|fwd_before_srca|y[3]~81_combout\ & ((\mips_cpu|dp|rf|R14\(3)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[3]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R15\(3),
	datac => \mips_cpu|dp|rf|R14\(3),
	datad => \mips_cpu|dp|fwd_before_srca|y[3]~81_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~82_combout\);

-- Location: LCCOMB_X17_Y22_N8
\mips_cpu|dp|fwd_before_srca|y[3]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~83_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[3]~80_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[3]~82_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[3]~80_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[3]~73_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[3]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[3]~73_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[3]~80_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[3]~82_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~83_combout\);

-- Location: LCCOMB_X28_Y22_N8
\mips_cpu|dp|fwd_before_srca|y[3]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[3]~84_combout\ = (\mips_cpu|dp|ID_EX|q[50]~9_combout\ & ((\mips_cpu|fwd|ForwardA~3_combout\) # ((!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & \mips_cpu|dp|fwd_before_srca|y[3]~83_combout\)))) # 
-- (!\mips_cpu|dp|ID_EX|q[50]~9_combout\ & (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & (\mips_cpu|dp|fwd_before_srca|y[3]~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[50]~9_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[3]~83_combout\,
	datad => \mips_cpu|fwd|ForwardA~3_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[3]~84_combout\);

-- Location: FF_X28_Y22_N9
\mips_cpu|dp|ID_EX|q[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[3]~84_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(82));

-- Location: LCCOMB_X28_Y22_N2
\mips_cpu|dp|fwd_after_srca|y[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[3]~8_combout\ = (\mips_cpu|fwd|ForwardC[0]~3_combout\ & (((\mips_cpu|dp|EX_MEM|q\(40))))) # (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & (\mips_cpu|dp|ID_EX|q\(82) & (!\mips_cpu|fwd|ForwardC[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(82),
	datab => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(40),
	datad => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[3]~8_combout\);

-- Location: LCCOMB_X29_Y21_N30
\mips_cpu|dp|fwd_after_srca|y[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[3]~9_combout\ = (\mips_cpu|dp|fwd_after_srca|y[3]~8_combout\) # ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q[50]~9_combout\ & !\mips_cpu|fwd|ForwardC[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datab => \mips_cpu|dp|ID_EX|q[50]~9_combout\,
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[3]~8_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[3]~9_combout\);

-- Location: LCCOMB_X27_Y18_N24
\mips_cpu|dp|sl16|y[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[2]~0_combout\ = (\mips_cpu|dp|IF_ID|q\(2) & (((!\mips_cpu|dp|IF_ID|q\(26)) # (!\mips_cpu|dp|IF_ID|q\(27))) # (!\mips_cpu|c|md|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~0_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|dp|IF_ID|q\(2),
	combout => \mips_cpu|dp|sl16|y[2]~0_combout\);

-- Location: FF_X27_Y18_N25
\mips_cpu|dp|ID_EX|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[2]~0_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(17));

-- Location: LCCOMB_X28_Y18_N26
\mips_cpu|dp|alu|b2[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[2]~0_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(17))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[2]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(17),
	datac => \mips_cpu|dp|fwd_after_writedata|y[2]~7_combout\,
	datad => \mips_cpu|c|ID_EX|q\(10),
	combout => \mips_cpu|dp|alu|b2[2]~0_combout\);

-- Location: LCCOMB_X17_Y22_N10
\mips_cpu|dp|fwd_before_srca|y[31]~265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~265_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R6\(31)))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R4\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R4\(31),
	datac => \mips_cpu|dp|rf|R6\(31),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~265_combout\);

-- Location: LCCOMB_X14_Y18_N20
\mips_cpu|dp|fwd_before_srca|y[31]~266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~266_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[31]~265_combout\ & ((\mips_cpu|dp|rf|R7\(31)))) # (!\mips_cpu|dp|fwd_before_srca|y[31]~265_combout\ & (\mips_cpu|dp|rf|R5\(31))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[31]~265_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|fwd_before_srca|y[31]~265_combout\,
	datac => \mips_cpu|dp|rf|R5\(31),
	datad => \mips_cpu|dp|rf|R7\(31),
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~266_combout\);

-- Location: LCCOMB_X21_Y22_N2
\mips_cpu|dp|fwd_before_srca|y[31]~267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~267_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (\mips_cpu|dp|ID_EX|q[101]~35_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[31]~266_combout\))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (\mips_cpu|dp|rf|R1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datac => \mips_cpu|dp|rf|R1\(31),
	datad => \mips_cpu|dp|fwd_before_srca|y[31]~266_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~267_combout\);

-- Location: LCCOMB_X20_Y24_N8
\mips_cpu|dp|fwd_before_srca|y[31]~268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~268_combout\ = (\mips_cpu|dp|fwd_before_srca|y[31]~267_combout\ & (((\mips_cpu|dp|rf|R3\(31)) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[31]~267_combout\ & (\mips_cpu|dp|rf|R2\(31) & 
-- ((\mips_cpu|dp|ID_EX|q[101]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[31]~267_combout\,
	datab => \mips_cpu|dp|rf|R2\(31),
	datac => \mips_cpu|dp|rf|R3\(31),
	datad => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~268_combout\);

-- Location: LCCOMB_X10_Y22_N26
\mips_cpu|dp|fwd_before_srca|y[31]~262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~262_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(31)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R19\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R19\(31),
	datad => \mips_cpu|dp|rf|R23\(31),
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~262_combout\);

-- Location: LCCOMB_X10_Y21_N30
\mips_cpu|dp|fwd_before_srca|y[31]~263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~263_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[31]~262_combout\ & (\mips_cpu|dp|rf|R31\(31))) # (!\mips_cpu|dp|fwd_before_srca|y[31]~262_combout\ & ((\mips_cpu|dp|rf|R27\(31)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|fwd_before_srca|y[31]~262_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|fwd_before_srca|y[31]~262_combout\,
	datac => \mips_cpu|dp|rf|R31\(31),
	datad => \mips_cpu|dp|rf|R27\(31),
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~263_combout\);

-- Location: LCCOMB_X12_Y18_N30
\mips_cpu|dp|fwd_before_srca|y[31]~257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~257_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(31)) # ((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R18\(31) & !\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R22\(31),
	datac => \mips_cpu|dp|rf|R18\(31),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~257_combout\);

-- Location: LCCOMB_X16_Y18_N14
\mips_cpu|dp|fwd_before_srca|y[31]~258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~258_combout\ = (\mips_cpu|dp|fwd_before_srca|y[31]~257_combout\ & (((\mips_cpu|dp|rf|R30\(31))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[31]~257_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R26\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[31]~257_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R30\(31),
	datad => \mips_cpu|dp|rf|R26\(31),
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~258_combout\);

-- Location: LCCOMB_X15_Y15_N22
\mips_cpu|dp|fwd_before_srca|y[31]~259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~259_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R24\(31))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R16\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R16\(31),
	datad => \mips_cpu|dp|rf|R24\(31),
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~259_combout\);

-- Location: LCCOMB_X15_Y17_N2
\mips_cpu|dp|fwd_before_srca|y[31]~260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~260_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[31]~259_combout\ & (\mips_cpu|dp|rf|R28\(31))) # (!\mips_cpu|dp|fwd_before_srca|y[31]~259_combout\ & ((\mips_cpu|dp|rf|R20\(31)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[31]~259_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[31]~259_combout\,
	datac => \mips_cpu|dp|rf|R28\(31),
	datad => \mips_cpu|dp|rf|R20\(31),
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~260_combout\);

-- Location: LCCOMB_X21_Y20_N14
\mips_cpu|dp|fwd_before_srca|y[31]~261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~261_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|fwd_before_srca|y[31]~258_combout\)) # (!\mips_cpu|dp|IF_ID|q\(22) 
-- & ((\mips_cpu|dp|fwd_before_srca|y[31]~260_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[31]~258_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[31]~260_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~261_combout\);

-- Location: LCCOMB_X20_Y16_N4
\mips_cpu|dp|fwd_before_srca|y[31]~255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~255_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R25\(31))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R17\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R25\(31),
	datad => \mips_cpu|dp|rf|R17\(31),
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~255_combout\);

-- Location: LCCOMB_X19_Y16_N16
\mips_cpu|dp|fwd_before_srca|y[31]~256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~256_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[31]~255_combout\ & (\mips_cpu|dp|rf|R29\(31))) # (!\mips_cpu|dp|fwd_before_srca|y[31]~255_combout\ & ((\mips_cpu|dp|rf|R21\(31)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[31]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R29\(31),
	datac => \mips_cpu|dp|rf|R21\(31),
	datad => \mips_cpu|dp|fwd_before_srca|y[31]~255_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~256_combout\);

-- Location: LCCOMB_X21_Y20_N24
\mips_cpu|dp|fwd_before_srca|y[31]~264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~264_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[31]~261_combout\ & (\mips_cpu|dp|fwd_before_srca|y[31]~263_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[31]~261_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[31]~256_combout\))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[31]~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|fwd_before_srca|y[31]~263_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[31]~261_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[31]~256_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~264_combout\);

-- Location: LCCOMB_X21_Y20_N26
\mips_cpu|dp|fwd_before_srca|y[31]~269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~269_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~32_combout\) # ((\mips_cpu|dp|fwd_before_srca|y[31]~264_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & 
-- (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (\mips_cpu|dp|fwd_before_srca|y[31]~268_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[31]~268_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[31]~264_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~269_combout\);

-- Location: LCCOMB_X20_Y23_N0
\mips_cpu|dp|fwd_before_srca|y[31]~270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~270_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R14\(31)) # (\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R12\(31) & ((!\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R12\(31),
	datac => \mips_cpu|dp|rf|R14\(31),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~270_combout\);

-- Location: LCCOMB_X20_Y23_N30
\mips_cpu|dp|fwd_before_srca|y[31]~271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~271_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[31]~270_combout\ & ((\mips_cpu|dp|rf|R15\(31)))) # (!\mips_cpu|dp|fwd_before_srca|y[31]~270_combout\ & (\mips_cpu|dp|rf|R13\(31))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[31]~270_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|fwd_before_srca|y[31]~270_combout\,
	datac => \mips_cpu|dp|rf|R13\(31),
	datad => \mips_cpu|dp|rf|R15\(31),
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~271_combout\);

-- Location: LCCOMB_X22_Y25_N0
\mips_cpu|dp|fwd_before_srca|y[31]~253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~253_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|rf|R9\(31)) # (\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R8\(31) & ((!\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R8\(31),
	datac => \mips_cpu|dp|rf|R9\(31),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~253_combout\);

-- Location: LCCOMB_X21_Y25_N4
\mips_cpu|dp|fwd_before_srca|y[31]~254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~254_combout\ = (\mips_cpu|dp|fwd_before_srca|y[31]~253_combout\ & ((\mips_cpu|dp|rf|R11\(31)) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|fwd_before_srca|y[31]~253_combout\ & (((\mips_cpu|dp|rf|R10\(31) & 
-- \mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(31),
	datab => \mips_cpu|dp|fwd_before_srca|y[31]~253_combout\,
	datac => \mips_cpu|dp|rf|R10\(31),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~254_combout\);

-- Location: LCCOMB_X21_Y20_N6
\mips_cpu|dp|fwd_before_srca|y[31]~272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~272_combout\ = (\mips_cpu|dp|fwd_before_srca|y[31]~269_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[31]~271_combout\) # ((!\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[31]~269_combout\ & 
-- (((\mips_cpu|dp|fwd_before_srca|y[31]~254_combout\ & \mips_cpu|dp|ID_EX|q[101]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[31]~269_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[31]~271_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[31]~254_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~272_combout\);

-- Location: LCCOMB_X21_Y20_N8
\mips_cpu|dp|fwd_before_srca|y[31]~273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[31]~273_combout\ = (\mips_cpu|fwd|ForwardA~3_combout\ & ((\mips_cpu|dp|ID_EX|q[78]~12_combout\) # ((!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & \mips_cpu|dp|fwd_before_srca|y[31]~272_combout\)))) # 
-- (!\mips_cpu|fwd|ForwardA~3_combout\ & (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[31]~272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardA~3_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datac => \mips_cpu|dp|ID_EX|q[78]~12_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[31]~272_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[31]~273_combout\);

-- Location: FF_X21_Y20_N9
\mips_cpu|dp|ID_EX|q[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[31]~273_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(110));

-- Location: LCCOMB_X21_Y20_N2
\mips_cpu|dp|fwd_after_srca|y[31]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[31]~26_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q[78]~12_combout\)) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q\(110))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datab => \mips_cpu|dp|ID_EX|q[78]~12_combout\,
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(110),
	combout => \mips_cpu|dp|fwd_after_srca|y[31]~26_combout\);

-- Location: LCCOMB_X21_Y20_N28
\mips_cpu|dp|fwd_after_srca|y[31]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[31]~27_combout\ = (\mips_cpu|dp|fwd_after_srca|y[31]~26_combout\) # ((\mips_cpu|fwd|ForwardC[0]~3_combout\ & \mips_cpu|dp|EX_MEM|q\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(68),
	datad => \mips_cpu|dp|fwd_after_srca|y[31]~26_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[31]~27_combout\);

-- Location: LCCOMB_X27_Y20_N28
\mips_cpu|c|md|Decoder0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~1_combout\ = (!\mips_cpu|dp|IF_ID|q\(31) & !\mips_cpu|dp|IF_ID|q\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID|q\(31),
	datad => \mips_cpu|dp|IF_ID|q\(30),
	combout => \mips_cpu|c|md|Decoder0~1_combout\);

-- Location: LCCOMB_X27_Y20_N12
\mips_cpu|dp|sl16|y[31]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[31]~12_combout\ = (\mips_cpu|dp|IF_ID|q\(15) & (((\mips_cpu|c|md|Decoder0~3_combout\) # (\mips_cpu|c|md|WideOr1~0_combout\)) # (!\mips_cpu|c|md|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(15),
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \mips_cpu|c|md|Decoder0~3_combout\,
	datad => \mips_cpu|c|md|WideOr1~0_combout\,
	combout => \mips_cpu|dp|sl16|y[31]~12_combout\);

-- Location: FF_X27_Y20_N13
\mips_cpu|dp|ID_EX|q[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[31]~12_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(46));

-- Location: LCCOMB_X27_Y20_N6
\mips_cpu|dp|alu|b2[31]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[31]~18_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(46))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[31]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(46),
	datab => \mips_cpu|c|ad|Mux0~1_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|fwd_after_writedata|y[31]~30_combout\,
	combout => \mips_cpu|dp|alu|b2[31]~18_combout\);

-- Location: LCCOMB_X30_Y20_N16
\mips_cpu|dp|alu|Add0~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~64_combout\ = \mips_cpu|dp|fwd_after_srca|y[31]~27_combout\ $ (\mips_cpu|dp|alu|b2[31]~18_combout\ $ (!\mips_cpu|dp|alu|Add0~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[31]~27_combout\,
	datab => \mips_cpu|dp|alu|b2[31]~18_combout\,
	cin => \mips_cpu|dp|alu|Add0~63\,
	combout => \mips_cpu|dp|alu|Add0~64_combout\);

-- Location: LCCOMB_X27_Y18_N2
\mips_cpu|dp|sl16|y[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[0]~2_combout\ = (\mips_cpu|dp|IF_ID|q\(0) & (((!\mips_cpu|c|md|Decoder0~0_combout\) # (!\mips_cpu|dp|IF_ID|q\(26))) # (!\mips_cpu|dp|IF_ID|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(0),
	datab => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|c|md|Decoder0~0_combout\,
	combout => \mips_cpu|dp|sl16|y[0]~2_combout\);

-- Location: FF_X27_Y18_N3
\mips_cpu|dp|ID_EX|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[0]~2_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(15));

-- Location: LCCOMB_X28_Y18_N18
\mips_cpu|dp|srcbmux|y[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[0]~8_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(15))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(15),
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~3_combout\,
	datad => \mips_cpu|c|ID_EX|q\(10),
	combout => \mips_cpu|dp|srcbmux|y[0]~8_combout\);

-- Location: LCCOMB_X31_Y20_N14
\mips_cpu|dp|alu|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux31~0_combout\ = (\mips_cpu|dp|srcbmux|y[0]~8_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # ((!\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|fwd_after_srca|y[0]~7_combout\)))) # (!\mips_cpu|dp|srcbmux|y[0]~8_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|c|ad|Mux1~0_combout\) # (\mips_cpu|dp|fwd_after_srca|y[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[0]~8_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[0]~7_combout\,
	combout => \mips_cpu|dp|alu|Mux31~0_combout\);

-- Location: LCCOMB_X28_Y18_N8
\mips_cpu|dp|alu|b2[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[0]~2_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(15)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~3_combout\,
	datac => \mips_cpu|c|ad|Mux0~1_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(15),
	combout => \mips_cpu|dp|alu|b2[0]~2_combout\);

-- Location: LCCOMB_X30_Y18_N4
\mips_cpu|c|ad|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux0~2_combout\ = (!\mips_cpu|c|ID_EX|q\(7)) # (!\mips_cpu|c|ad|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|c|ad|Mux0~0_combout\,
	datad => \mips_cpu|c|ID_EX|q\(7),
	combout => \mips_cpu|c|ad|Mux0~2_combout\);

-- Location: LCCOMB_X30_Y22_N16
\mips_cpu|dp|alu|Add0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~1_cout\ = CARRY((\mips_cpu|c|ad|Mux0~2_combout\ & \mips_cpu|c|ID_EX|q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|c|ID_EX|q\(6),
	datad => VCC,
	cout => \mips_cpu|dp|alu|Add0~1_cout\);

-- Location: LCCOMB_X30_Y22_N18
\mips_cpu|dp|alu|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~2_combout\ = (\mips_cpu|dp|fwd_after_srca|y[0]~7_combout\ & ((\mips_cpu|dp|alu|b2[0]~2_combout\ & (\mips_cpu|dp|alu|Add0~1_cout\ & VCC)) # (!\mips_cpu|dp|alu|b2[0]~2_combout\ & (!\mips_cpu|dp|alu|Add0~1_cout\)))) # 
-- (!\mips_cpu|dp|fwd_after_srca|y[0]~7_combout\ & ((\mips_cpu|dp|alu|b2[0]~2_combout\ & (!\mips_cpu|dp|alu|Add0~1_cout\)) # (!\mips_cpu|dp|alu|b2[0]~2_combout\ & ((\mips_cpu|dp|alu|Add0~1_cout\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~3\ = CARRY((\mips_cpu|dp|fwd_after_srca|y[0]~7_combout\ & (!\mips_cpu|dp|alu|b2[0]~2_combout\ & !\mips_cpu|dp|alu|Add0~1_cout\)) # (!\mips_cpu|dp|fwd_after_srca|y[0]~7_combout\ & ((!\mips_cpu|dp|alu|Add0~1_cout\) # 
-- (!\mips_cpu|dp|alu|b2[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[0]~7_combout\,
	datab => \mips_cpu|dp|alu|b2[0]~2_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~1_cout\,
	combout => \mips_cpu|dp|alu|Add0~2_combout\,
	cout => \mips_cpu|dp|alu|Add0~3\);

-- Location: LCCOMB_X31_Y20_N16
\mips_cpu|dp|alu|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux31~1_combout\ = (\mips_cpu|dp|alu|Mux31~0_combout\ & ((\mips_cpu|dp|alu|Add0~64_combout\) # ((!\mips_cpu|c|ad|Mux1~0_combout\)))) # (!\mips_cpu|dp|alu|Mux31~0_combout\ & (((\mips_cpu|dp|alu|Add0~2_combout\ & 
-- \mips_cpu|c|ad|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~64_combout\,
	datab => \mips_cpu|dp|alu|Mux31~0_combout\,
	datac => \mips_cpu|dp|alu|Add0~2_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux31~1_combout\);

-- Location: FF_X31_Y20_N17
\mips_cpu|dp|EX_MEM|q[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux31~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(37));

-- Location: FF_X28_Y17_N29
\mips_cpu|dp|ID_EX|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(22),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(11));

-- Location: FF_X28_Y17_N31
\mips_cpu|dp|ID_EX|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(21),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(10));

-- Location: LCCOMB_X28_Y17_N30
\mips_cpu|fwd|ForwardC[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardC[1]~4_combout\ = (\mips_cpu|dp|MEM_WB|q\(0) & (\mips_cpu|dp|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(11) $ (!\mips_cpu|dp|MEM_WB|q\(1))))) # (!\mips_cpu|dp|MEM_WB|q\(0) & (!\mips_cpu|dp|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(11) $ 
-- (!\mips_cpu|dp|MEM_WB|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(0),
	datab => \mips_cpu|dp|ID_EX|q\(11),
	datac => \mips_cpu|dp|ID_EX|q\(10),
	datad => \mips_cpu|dp|MEM_WB|q\(1),
	combout => \mips_cpu|fwd|ForwardC[1]~4_combout\);

-- Location: LCCOMB_X28_Y15_N2
\mips_cpu|fwd|ForwardC[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardC[1]~6_combout\ = (\mips_cpu|c|MEM_WB|q\(1) & (\mips_cpu|dp|MEM_WB|q\(4) $ (!\mips_cpu|dp|ID_EX|q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|MEM_WB|q\(1),
	datac => \mips_cpu|dp|MEM_WB|q\(4),
	datad => \mips_cpu|dp|ID_EX|q\(14),
	combout => \mips_cpu|fwd|ForwardC[1]~6_combout\);

-- Location: LCCOMB_X28_Y22_N26
\mips_cpu|dp|fwd_after_srca|y[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[0]~5_combout\ = ((!\mips_cpu|fwd|ForwardC[1]~6_combout\) # (!\mips_cpu|fwd|ForwardC[1]~4_combout\)) # (!\mips_cpu|fwd|ForwardC[1]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~5_combout\,
	datac => \mips_cpu|fwd|ForwardC[1]~4_combout\,
	datad => \mips_cpu|fwd|ForwardC[1]~6_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[0]~5_combout\);

-- Location: FF_X21_Y17_N23
\mips_cpu|dp|ID_EX_pcplus4|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(0),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(0));

-- Location: FF_X20_Y18_N11
\mips_cpu|dp|rf|R30[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(0));

-- Location: FF_X20_Y18_N25
\mips_cpu|dp|rf|R26[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(0));

-- Location: FF_X21_Y16_N25
\mips_cpu|dp|rf|R18[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(0));

-- Location: LCCOMB_X20_Y15_N0
\mips_cpu|dp|rf|R22[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|R22[0]~feeder_combout\ = \mips_cpu|dp|wd_mux|y[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|R22[0]~feeder_combout\);

-- Location: FF_X20_Y15_N1
\mips_cpu|dp|rf|R22[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|R22[0]~feeder_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(0));

-- Location: LCCOMB_X21_Y16_N24
\mips_cpu|dp|rf|Mux31~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~9_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R18\(0))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R22\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R18\(0),
	datad => \mips_cpu|dp|rf|R22\(0),
	combout => \mips_cpu|dp|rf|Mux31~9_combout\);

-- Location: LCCOMB_X20_Y18_N24
\mips_cpu|dp|rf|Mux31~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~10_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux31~9_combout\ & (\mips_cpu|dp|rf|R30\(0))) # (!\mips_cpu|dp|rf|Mux31~9_combout\ & ((\mips_cpu|dp|rf|R26\(0)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(0),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(0),
	datad => \mips_cpu|dp|rf|Mux31~9_combout\,
	combout => \mips_cpu|dp|rf|Mux31~10_combout\);

-- Location: FF_X15_Y19_N9
\mips_cpu|dp|rf|R20[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(0));

-- Location: FF_X15_Y19_N19
\mips_cpu|dp|rf|R16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(0));

-- Location: LCCOMB_X15_Y19_N18
\mips_cpu|dp|rf|Mux31~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R16\(0)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R20\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R20\(0),
	datac => \mips_cpu|dp|rf|R16\(0),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux31~13_combout\);

-- Location: FF_X20_Y17_N25
\mips_cpu|dp|rf|R24[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(0));

-- Location: FF_X20_Y17_N3
\mips_cpu|dp|rf|R28[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(0));

-- Location: LCCOMB_X20_Y17_N24
\mips_cpu|dp|rf|Mux31~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux31~13_combout\ & ((\mips_cpu|dp|rf|R28\(0)))) # (!\mips_cpu|dp|rf|Mux31~13_combout\ & (\mips_cpu|dp|rf|R24\(0))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux31~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux31~13_combout\,
	datac => \mips_cpu|dp|rf|R24\(0),
	datad => \mips_cpu|dp|rf|R28\(0),
	combout => \mips_cpu|dp|rf|Mux31~14_combout\);

-- Location: FF_X10_Y17_N1
\mips_cpu|dp|rf|R25[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(0));

-- Location: LCCOMB_X10_Y17_N0
\mips_cpu|dp|rf|Mux31~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R25\(0))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R17\(0)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R25\(0),
	datad => \mips_cpu|dp|rf|R17\(0),
	combout => \mips_cpu|dp|rf|Mux31~11_combout\);

-- Location: FF_X14_Y17_N11
\mips_cpu|dp|rf|R29[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(0));

-- Location: FF_X14_Y17_N25
\mips_cpu|dp|rf|R21[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(0));

-- Location: LCCOMB_X14_Y17_N10
\mips_cpu|dp|rf|Mux31~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~12_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|Mux31~11_combout\)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux31~11_combout\ & (\mips_cpu|dp|rf|R29\(0))) # 
-- (!\mips_cpu|dp|rf|Mux31~11_combout\ & ((\mips_cpu|dp|rf|R21\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux31~11_combout\,
	datac => \mips_cpu|dp|rf|R29\(0),
	datad => \mips_cpu|dp|rf|R21\(0),
	combout => \mips_cpu|dp|rf|Mux31~12_combout\);

-- Location: LCCOMB_X19_Y21_N2
\mips_cpu|dp|rf|Mux31~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux31~12_combout\))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux31~14_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux31~12_combout\,
	combout => \mips_cpu|dp|rf|Mux31~15_combout\);

-- Location: FF_X11_Y19_N19
\mips_cpu|dp|rf|R19[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(0));

-- Location: FF_X11_Y19_N17
\mips_cpu|dp|rf|R27[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(0));

-- Location: LCCOMB_X15_Y19_N4
\mips_cpu|dp|rf|Mux31~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R27\(0))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & 
-- (\mips_cpu|dp|rf|R19\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R19\(0),
	datad => \mips_cpu|dp|rf|R27\(0),
	combout => \mips_cpu|dp|rf|Mux31~16_combout\);

-- Location: FF_X12_Y19_N17
\mips_cpu|dp|rf|R23[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(0));

-- Location: FF_X21_Y17_N11
\mips_cpu|dp|rf|R31[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(0));

-- Location: LCCOMB_X12_Y19_N16
\mips_cpu|dp|rf|Mux31~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~17_combout\ = (\mips_cpu|dp|rf|Mux31~16_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\) # ((\mips_cpu|dp|rf|R31\(0))))) # (!\mips_cpu|dp|rf|Mux31~16_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R23\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~16_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R23\(0),
	datad => \mips_cpu|dp|rf|R31\(0),
	combout => \mips_cpu|dp|rf|Mux31~17_combout\);

-- Location: LCCOMB_X19_Y21_N12
\mips_cpu|dp|rf|Mux31~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~18_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux31~15_combout\ & ((\mips_cpu|dp|rf|Mux31~17_combout\))) # (!\mips_cpu|dp|rf|Mux31~15_combout\ & (\mips_cpu|dp|rf|Mux31~10_combout\)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux31~10_combout\,
	datac => \mips_cpu|dp|rf|Mux31~15_combout\,
	datad => \mips_cpu|dp|rf|Mux31~17_combout\,
	combout => \mips_cpu|dp|rf|Mux31~18_combout\);

-- Location: FF_X21_Y23_N17
\mips_cpu|dp|rf|R13[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(0));

-- Location: FF_X22_Y23_N25
\mips_cpu|dp|rf|R12[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(0));

-- Location: LCCOMB_X21_Y23_N16
\mips_cpu|dp|rf|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R13\(0))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R12\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R13\(0),
	datad => \mips_cpu|dp|rf|R12\(0),
	combout => \mips_cpu|dp|rf|Mux31~0_combout\);

-- Location: FF_X23_Y17_N9
\mips_cpu|dp|rf|R15[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(0));

-- Location: FF_X20_Y20_N1
\mips_cpu|dp|rf|R14[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(0));

-- Location: LCCOMB_X20_Y20_N0
\mips_cpu|dp|rf|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~1_combout\ = (\mips_cpu|dp|rf|Mux31~0_combout\ & ((\mips_cpu|dp|rf|R15\(0)) # ((!\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux31~0_combout\ & (((\mips_cpu|dp|rf|R14\(0) & \mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~0_combout\,
	datab => \mips_cpu|dp|rf|R15\(0),
	datac => \mips_cpu|dp|rf|R14\(0),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux31~1_combout\);

-- Location: FF_X21_Y25_N11
\mips_cpu|dp|rf|R8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(0));

-- Location: FF_X21_Y25_N1
\mips_cpu|dp|rf|R10[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(0));

-- Location: LCCOMB_X21_Y25_N10
\mips_cpu|dp|rf|Mux31~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R10\(0))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R8\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(0),
	datad => \mips_cpu|dp|rf|R10\(0),
	combout => \mips_cpu|dp|rf|Mux31~6_combout\);

-- Location: FF_X22_Y25_N9
\mips_cpu|dp|rf|R9[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(0));

-- Location: FF_X22_Y25_N3
\mips_cpu|dp|rf|R11[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(0));

-- Location: LCCOMB_X22_Y25_N2
\mips_cpu|dp|rf|Mux31~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~7_combout\ = (\mips_cpu|dp|rf|Mux31~6_combout\ & (((\mips_cpu|dp|rf|R11\(0)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux31~6_combout\ & (\mips_cpu|dp|rf|R9\(0) & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~6_combout\,
	datab => \mips_cpu|dp|rf|R9\(0),
	datac => \mips_cpu|dp|rf|R11\(0),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux31~7_combout\);

-- Location: FF_X17_Y24_N9
\mips_cpu|dp|rf|R3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(0));

-- Location: FF_X15_Y24_N9
\mips_cpu|dp|rf|R2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(0));

-- Location: FF_X14_Y22_N1
\mips_cpu|dp|rf|R5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(0));

-- Location: FF_X14_Y22_N19
\mips_cpu|dp|rf|R4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(0));

-- Location: LCCOMB_X14_Y22_N0
\mips_cpu|dp|rf|Mux31~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~2_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\) # ((\mips_cpu|dp|rf|R5\(0))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- ((\mips_cpu|dp|rf|R4\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(0),
	datad => \mips_cpu|dp|rf|R4\(0),
	combout => \mips_cpu|dp|rf|Mux31~2_combout\);

-- Location: FF_X15_Y22_N25
\mips_cpu|dp|rf|R6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(0));

-- Location: FF_X15_Y22_N3
\mips_cpu|dp|rf|R7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(0));

-- Location: LCCOMB_X15_Y22_N24
\mips_cpu|dp|rf|Mux31~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~3_combout\ = (\mips_cpu|dp|rf|Mux31~2_combout\ & (((\mips_cpu|dp|rf|R7\(0))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux31~2_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R6\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(0),
	datad => \mips_cpu|dp|rf|R7\(0),
	combout => \mips_cpu|dp|rf|Mux31~3_combout\);

-- Location: FF_X15_Y24_N11
\mips_cpu|dp|rf|R1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(0));

-- Location: LCCOMB_X15_Y24_N28
\mips_cpu|dp|rf|Mux31~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~4_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux31~3_combout\) # ((!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|Mux7~2_combout\ & \mips_cpu|dp|rf|R1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~3_combout\,
	datab => \mips_cpu|dp|rf|Mux31~3_combout\,
	datac => \mips_cpu|dp|rf|Mux7~2_combout\,
	datad => \mips_cpu|dp|rf|R1\(0),
	combout => \mips_cpu|dp|rf|Mux31~4_combout\);

-- Location: LCCOMB_X15_Y24_N8
\mips_cpu|dp|rf|Mux31~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~5_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (((\mips_cpu|dp|rf|Mux31~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux31~4_combout\ & (\mips_cpu|dp|rf|R3\(0))) # (!\mips_cpu|dp|rf|Mux31~4_combout\ & 
-- ((\mips_cpu|dp|rf|R2\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(0),
	datab => \mips_cpu|dp|rf|Mux7~1_combout\,
	datac => \mips_cpu|dp|rf|R2\(0),
	datad => \mips_cpu|dp|rf|Mux31~4_combout\,
	combout => \mips_cpu|dp|rf|Mux31~5_combout\);

-- Location: LCCOMB_X19_Y21_N24
\mips_cpu|dp|rf|Mux31~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux7~4_combout\)) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux31~5_combout\))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & 
-- (\mips_cpu|dp|rf|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux7~4_combout\,
	datac => \mips_cpu|dp|rf|Mux31~7_combout\,
	datad => \mips_cpu|dp|rf|Mux31~5_combout\,
	combout => \mips_cpu|dp|rf|Mux31~8_combout\);

-- Location: LCCOMB_X19_Y21_N14
\mips_cpu|dp|rf|Mux31~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~19_combout\ = (\mips_cpu|dp|rf|Mux31~8_combout\ & ((\mips_cpu|dp|rf|Mux31~18_combout\) # ((!\mips_cpu|dp|rf|Mux7~0_combout\)))) # (!\mips_cpu|dp|rf|Mux31~8_combout\ & (((\mips_cpu|dp|rf|Mux31~1_combout\ & 
-- \mips_cpu|dp|rf|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~18_combout\,
	datab => \mips_cpu|dp|rf|Mux31~1_combout\,
	datac => \mips_cpu|dp|rf|Mux31~8_combout\,
	datad => \mips_cpu|dp|rf|Mux7~0_combout\,
	combout => \mips_cpu|dp|rf|Mux31~19_combout\);

-- Location: LCCOMB_X26_Y17_N0
\mips_cpu|dp|pcmux|y[0]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[0]~22_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|comb~3_combout\ & ((\mips_cpu|dp|rf|Mux31~19_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|ID_EX_pcplus4|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~3_combout\,
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(0),
	datac => \mips_cpu|dp|rf|Mux31~19_combout\,
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[0]~22_combout\);

-- Location: FF_X26_Y17_N1
\mips_cpu|dp|pcreg|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[0]~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|pcreg|q[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(0));

-- Location: LCCOMB_X26_Y17_N20
\mips_cpu|dp|IF_ID_pcplus4|q[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[0]~feeder_combout\ = \mips_cpu|dp|pcreg|q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|pcreg|q\(0),
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[0]~feeder_combout\);

-- Location: FF_X26_Y17_N21
\mips_cpu|dp|IF_ID_pcplus4|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[0]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(0));

-- Location: IOIBUF_X0_Y24_N1
\SW[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X10_Y24_N12
\uGPIO|sw0|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~36_combout\ = (\reset_ff~q\ & \SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~36_combout\);

-- Location: FF_X10_Y24_N13
\uGPIO|sw0|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S0~q\);

-- Location: LCCOMB_X10_Y24_N18
\uGPIO|sw0|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~35_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & !\uGPIO|sw0|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw0|c_state.S0~q\,
	combout => \uGPIO|sw0|c_state~35_combout\);

-- Location: FF_X10_Y24_N19
\uGPIO|sw0|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S1~q\);

-- Location: LCCOMB_X10_Y24_N16
\uGPIO|sw0|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~34_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \uGPIO|sw0|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw0|c_state.S1~q\,
	combout => \uGPIO|sw0|c_state~34_combout\);

-- Location: FF_X10_Y24_N17
\uGPIO|sw0|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S2~q\);

-- Location: LCCOMB_X10_Y24_N6
\uGPIO|sw0|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~33_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \uGPIO|sw0|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw0|c_state.S2~q\,
	combout => \uGPIO|sw0|c_state~33_combout\);

-- Location: FF_X10_Y24_N7
\uGPIO|sw0|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S3~q\);

-- Location: LCCOMB_X10_Y24_N28
\uGPIO|sw0|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~32_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \uGPIO|sw0|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw0|c_state.S3~q\,
	combout => \uGPIO|sw0|c_state~32_combout\);

-- Location: FF_X10_Y24_N29
\uGPIO|sw0|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S4~q\);

-- Location: LCCOMB_X10_Y24_N26
\uGPIO|sw0|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~31_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \uGPIO|sw0|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw0|c_state.S4~q\,
	combout => \uGPIO|sw0|c_state~31_combout\);

-- Location: FF_X10_Y24_N27
\uGPIO|sw0|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S5~q\);

-- Location: LCCOMB_X10_Y24_N0
\uGPIO|sw0|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~30_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \uGPIO|sw0|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw0|c_state.S5~q\,
	combout => \uGPIO|sw0|c_state~30_combout\);

-- Location: FF_X10_Y24_N1
\uGPIO|sw0|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S6~q\);

-- Location: LCCOMB_X10_Y24_N14
\uGPIO|sw0|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~29_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \uGPIO|sw0|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw0|c_state.S6~q\,
	combout => \uGPIO|sw0|c_state~29_combout\);

-- Location: FF_X10_Y24_N15
\uGPIO|sw0|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S7~q\);

-- Location: LCCOMB_X10_Y24_N4
\uGPIO|sw0|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~28_combout\ = (\SW[0]~input_o\ & (\uGPIO|sw0|c_state.S7~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \uGPIO|sw0|c_state.S7~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw0|c_state~28_combout\);

-- Location: FF_X10_Y24_N5
\uGPIO|sw0|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S8~q\);

-- Location: LCCOMB_X10_Y24_N2
\uGPIO|sw0|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~27_combout\ = (\SW[0]~input_o\ & (\uGPIO|sw0|c_state.S8~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \uGPIO|sw0|c_state.S8~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw0|c_state~27_combout\);

-- Location: FF_X10_Y24_N3
\uGPIO|sw0|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S9~q\);

-- Location: LCCOMB_X10_Y24_N8
\uGPIO|sw0|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~26_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \uGPIO|sw0|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw0|c_state.S9~q\,
	combout => \uGPIO|sw0|c_state~26_combout\);

-- Location: FF_X10_Y24_N9
\uGPIO|sw0|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S10~q\);

-- Location: LCCOMB_X10_Y24_N22
\uGPIO|sw0|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~25_combout\ = (\SW[0]~input_o\ & (\uGPIO|sw0|c_state.S10~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \uGPIO|sw0|c_state.S10~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw0|c_state~25_combout\);

-- Location: FF_X10_Y24_N23
\uGPIO|sw0|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S11~q\);

-- Location: LCCOMB_X10_Y24_N20
\uGPIO|sw0|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~24_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \uGPIO|sw0|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw0|c_state.S11~q\,
	combout => \uGPIO|sw0|c_state~24_combout\);

-- Location: FF_X10_Y24_N21
\uGPIO|sw0|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S12~q\);

-- Location: LCCOMB_X10_Y24_N10
\uGPIO|sw0|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~23_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \uGPIO|sw0|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw0|c_state.S12~q\,
	combout => \uGPIO|sw0|c_state~23_combout\);

-- Location: FF_X10_Y24_N11
\uGPIO|sw0|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S13~q\);

-- Location: LCCOMB_X10_Y24_N24
\uGPIO|sw0|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~22_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \uGPIO|sw0|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw0|c_state.S13~q\,
	combout => \uGPIO|sw0|c_state~22_combout\);

-- Location: FF_X10_Y24_N25
\uGPIO|sw0|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S14~q\);

-- Location: LCCOMB_X27_Y24_N16
\uGPIO|SW_StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~0_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|sw0|c_state.S14~q\) # (\uGPIO|SW_StatusR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw0|c_state.S14~q\,
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(0),
	combout => \uGPIO|SW_StatusR~0_combout\);

-- Location: FF_X27_Y24_N17
\uGPIO|SW_StatusR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(0));

-- Location: LCCOMB_X26_Y24_N24
\uGPIO|DataOut[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|DataOut[0]~2_combout\ = (!\mips_cpu|c|EX_MEM|q\(3) & (!\Decoder|Equal3~0_combout\ & (\uGPIO|SW_StatusR\(0) & \uGPIO|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|EX_MEM|q\(3),
	datab => \Decoder|Equal3~0_combout\,
	datac => \uGPIO|SW_StatusR\(0),
	datad => \uGPIO|Equal1~0_combout\,
	combout => \uGPIO|DataOut[0]~2_combout\);

-- Location: LCCOMB_X26_Y24_N16
\mips_cpu|dp|MEM_WB|q[37]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[37]~0_combout\ = (\Decoder|Equal3~0_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(0))) # (!\Decoder|Equal3~0_combout\ & ((\uGPIO|DataOut[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(0),
	datab => \uGPIO|DataOut[0]~2_combout\,
	datad => \Decoder|Equal3~0_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[37]~0_combout\);

-- Location: LCCOMB_X28_Y24_N26
\mips_cpu|dp|MEM_WB|q[39]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[39]~45_combout\ = (\Decoder|Equal1~5_combout\ & (!\mips_cpu|c|EX_MEM|q\(3) & !\mips_cpu|dp|EX_MEM|q\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~5_combout\,
	datab => \mips_cpu|c|EX_MEM|q\(3),
	datad => \mips_cpu|dp|EX_MEM|q\(50),
	combout => \mips_cpu|dp|MEM_WB|q[39]~45_combout\);

-- Location: LCCOMB_X26_Y24_N4
\uGPIO|LEDG_R~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~0_combout\ = (\mips_cpu|dp|EX_MEM|q\(5)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \mips_cpu|dp|EX_MEM|q\(5),
	combout => \uGPIO|LEDG_R~0_combout\);

-- Location: FF_X26_Y24_N5
\Timer|CompareR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~0_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(0));

-- Location: LCCOMB_X26_Y24_N0
\Timer|DataOut[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|DataOut[0]~0_combout\ = (\Timer|Equal2~1_combout\ & (((\Timer|CounterR\(0))))) # (!\Timer|Equal2~1_combout\ & (\Timer|StatusR\(0) & (\Timer|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|StatusR\(0),
	datab => \Timer|Equal3~0_combout\,
	datac => \Timer|Equal2~1_combout\,
	datad => \Timer|CounterR\(0),
	combout => \Timer|DataOut[0]~0_combout\);

-- Location: LCCOMB_X26_Y24_N26
\Timer|DataOut[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|DataOut[0]~1_combout\ = (\mips_cpu|dp|MEM_WB|q[39]~45_combout\ & ((\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(0))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|DataOut[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q[39]~45_combout\,
	datab => \Timer|CompareR\(0),
	datac => \uGPIO|Equal0~2_combout\,
	datad => \Timer|DataOut[0]~0_combout\,
	combout => \Timer|DataOut[0]~1_combout\);

-- Location: FF_X26_Y24_N17
\mips_cpu|dp|MEM_WB|q[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[37]~0_combout\,
	asdata => \Timer|DataOut[0]~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \Decoder|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(37));

-- Location: FF_X21_Y17_N9
\mips_cpu|dp|MEM_WB|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(37),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(5));

-- Location: LCCOMB_X21_Y17_N8
\mips_cpu|dp|ID_EX|q[47]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[47]~0_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(37))) # (!\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|MEM_WB|q\(37),
	datac => \mips_cpu|dp|MEM_WB|q\(5),
	datad => \mips_cpu|c|MEM_WB|q\(0),
	combout => \mips_cpu|dp|ID_EX|q[47]~0_combout\);

-- Location: LCCOMB_X21_Y17_N10
\mips_cpu|dp|wd_mux|y[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[0]~0_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(0))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[47]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(0),
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|ID_EX|q[47]~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[0]~0_combout\);

-- Location: FF_X10_Y17_N3
\mips_cpu|dp|rf|R17[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(0));

-- Location: LCCOMB_X10_Y17_N2
\mips_cpu|dp|fwd_before_srca|y[0]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~45_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R25\(0))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R17\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R17\(0),
	datad => \mips_cpu|dp|rf|R25\(0),
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~45_combout\);

-- Location: LCCOMB_X14_Y17_N24
\mips_cpu|dp|fwd_before_srca|y[0]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~46_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[0]~45_combout\ & ((\mips_cpu|dp|rf|R29\(0)))) # (!\mips_cpu|dp|fwd_before_srca|y[0]~45_combout\ & (\mips_cpu|dp|rf|R21\(0))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[0]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[0]~45_combout\,
	datac => \mips_cpu|dp|rf|R21\(0),
	datad => \mips_cpu|dp|rf|R29\(0),
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~46_combout\);

-- Location: LCCOMB_X21_Y16_N10
\mips_cpu|dp|fwd_before_srca|y[0]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~49_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R24\(0))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R16\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R24\(0),
	datac => \mips_cpu|dp|IF_ID|q\(24),
	datad => \mips_cpu|dp|rf|R16\(0),
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~49_combout\);

-- Location: LCCOMB_X20_Y17_N2
\mips_cpu|dp|fwd_before_srca|y[0]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~50_combout\ = (\mips_cpu|dp|fwd_before_srca|y[0]~49_combout\ & (((\mips_cpu|dp|rf|R28\(0))) # (!\mips_cpu|dp|IF_ID|q\(23)))) # (!\mips_cpu|dp|fwd_before_srca|y[0]~49_combout\ & (\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R20\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[0]~49_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R28\(0),
	datad => \mips_cpu|dp|rf|R20\(0),
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~50_combout\);

-- Location: LCCOMB_X21_Y16_N12
\mips_cpu|dp|fwd_before_srca|y[0]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~47_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(0)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R18\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R18\(0),
	datac => \mips_cpu|dp|IF_ID|q\(23),
	datad => \mips_cpu|dp|rf|R22\(0),
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~47_combout\);

-- Location: LCCOMB_X20_Y18_N10
\mips_cpu|dp|fwd_before_srca|y[0]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~48_combout\ = (\mips_cpu|dp|fwd_before_srca|y[0]~47_combout\ & (((\mips_cpu|dp|rf|R30\(0))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[0]~47_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R26\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[0]~47_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R30\(0),
	datad => \mips_cpu|dp|rf|R26\(0),
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~48_combout\);

-- Location: LCCOMB_X16_Y22_N24
\mips_cpu|dp|fwd_before_srca|y[0]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~51_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21)) # ((\mips_cpu|dp|fwd_before_srca|y[0]~48_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|fwd_before_srca|y[0]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|fwd_before_srca|y[0]~50_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[0]~48_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~51_combout\);

-- Location: LCCOMB_X11_Y19_N18
\mips_cpu|dp|fwd_before_srca|y[0]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~52_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(0)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R19\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R19\(0),
	datad => \mips_cpu|dp|rf|R23\(0),
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~52_combout\);

-- Location: LCCOMB_X11_Y19_N16
\mips_cpu|dp|fwd_before_srca|y[0]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~53_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[0]~52_combout\ & (\mips_cpu|dp|rf|R31\(0))) # (!\mips_cpu|dp|fwd_before_srca|y[0]~52_combout\ & ((\mips_cpu|dp|rf|R27\(0)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[0]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R31\(0),
	datac => \mips_cpu|dp|rf|R27\(0),
	datad => \mips_cpu|dp|fwd_before_srca|y[0]~52_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~53_combout\);

-- Location: LCCOMB_X16_Y22_N26
\mips_cpu|dp|fwd_before_srca|y[0]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~54_combout\ = (\mips_cpu|dp|fwd_before_srca|y[0]~51_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[0]~53_combout\) # (!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[0]~51_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[0]~46_combout\ & ((\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[0]~46_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[0]~51_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[0]~53_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~54_combout\);

-- Location: LCCOMB_X14_Y22_N18
\mips_cpu|dp|fwd_before_srca|y[0]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~55_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|IF_ID|q\(22))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R6\(0)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R4\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R4\(0),
	datad => \mips_cpu|dp|rf|R6\(0),
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~55_combout\);

-- Location: LCCOMB_X15_Y22_N2
\mips_cpu|dp|fwd_before_srca|y[0]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~56_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[0]~55_combout\ & ((\mips_cpu|dp|rf|R7\(0)))) # (!\mips_cpu|dp|fwd_before_srca|y[0]~55_combout\ & (\mips_cpu|dp|rf|R5\(0))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[0]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(0),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R7\(0),
	datad => \mips_cpu|dp|fwd_before_srca|y[0]~55_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~56_combout\);

-- Location: LCCOMB_X15_Y24_N10
\mips_cpu|dp|fwd_before_srca|y[0]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~57_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~35_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[0]~56_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|rf|R1\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[0]~56_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R1\(0),
	datad => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~57_combout\);

-- Location: LCCOMB_X17_Y24_N8
\mips_cpu|dp|fwd_before_srca|y[0]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~58_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[0]~57_combout\ & ((\mips_cpu|dp|rf|R3\(0)))) # (!\mips_cpu|dp|fwd_before_srca|y[0]~57_combout\ & (\mips_cpu|dp|rf|R2\(0))))) # 
-- (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[0]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(0),
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R3\(0),
	datad => \mips_cpu|dp|fwd_before_srca|y[0]~57_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~58_combout\);

-- Location: LCCOMB_X16_Y22_N12
\mips_cpu|dp|fwd_before_srca|y[0]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~59_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~33_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[0]~54_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[0]~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[0]~54_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[0]~58_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~59_combout\);

-- Location: LCCOMB_X22_Y25_N8
\mips_cpu|dp|fwd_before_srca|y[0]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~43_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22)) # ((\mips_cpu|dp|rf|R9\(0))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R8\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R9\(0),
	datad => \mips_cpu|dp|rf|R8\(0),
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~43_combout\);

-- Location: LCCOMB_X21_Y25_N0
\mips_cpu|dp|fwd_before_srca|y[0]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~44_combout\ = (\mips_cpu|dp|fwd_before_srca|y[0]~43_combout\ & ((\mips_cpu|dp|rf|R11\(0)) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|fwd_before_srca|y[0]~43_combout\ & (((\mips_cpu|dp|rf|R10\(0) & 
-- \mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(0),
	datab => \mips_cpu|dp|fwd_before_srca|y[0]~43_combout\,
	datac => \mips_cpu|dp|rf|R10\(0),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~44_combout\);

-- Location: LCCOMB_X22_Y23_N24
\mips_cpu|dp|fwd_before_srca|y[0]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~60_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R14\(0)) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R12\(0) & !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(0),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R12\(0),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~60_combout\);

-- Location: LCCOMB_X23_Y17_N8
\mips_cpu|dp|fwd_before_srca|y[0]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~61_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[0]~60_combout\ & (\mips_cpu|dp|rf|R15\(0))) # (!\mips_cpu|dp|fwd_before_srca|y[0]~60_combout\ & ((\mips_cpu|dp|rf|R13\(0)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[0]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|fwd_before_srca|y[0]~60_combout\,
	datac => \mips_cpu|dp|rf|R15\(0),
	datad => \mips_cpu|dp|rf|R13\(0),
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~61_combout\);

-- Location: LCCOMB_X16_Y22_N6
\mips_cpu|dp|fwd_before_srca|y[0]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~62_combout\ = (\mips_cpu|dp|fwd_before_srca|y[0]~59_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[0]~61_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[0]~59_combout\ & 
-- (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (\mips_cpu|dp|fwd_before_srca|y[0]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[0]~59_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[0]~44_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[0]~61_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~62_combout\);

-- Location: LCCOMB_X28_Y22_N0
\mips_cpu|dp|fwd_before_srca|y[0]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[0]~63_combout\ = (\mips_cpu|dp|fwd_before_srca|y[0]~62_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[47]~0_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\))) # 
-- (!\mips_cpu|dp|fwd_before_srca|y[0]~62_combout\ & (\mips_cpu|fwd|ForwardA~3_combout\ & (\mips_cpu|dp|ID_EX|q[47]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[0]~62_combout\,
	datab => \mips_cpu|fwd|ForwardA~3_combout\,
	datac => \mips_cpu|dp|ID_EX|q[47]~0_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[0]~63_combout\);

-- Location: FF_X28_Y22_N1
\mips_cpu|dp|ID_EX|q[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[0]~63_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(79));

-- Location: LCCOMB_X28_Y22_N12
\mips_cpu|dp|fwd_after_srca|y[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[0]~6_combout\ = (\mips_cpu|fwd|ForwardC[0]~3_combout\ & (\mips_cpu|dp|EX_MEM|q\(37))) # (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & (((\mips_cpu|dp|fwd_after_srca|y[0]~5_combout\ & \mips_cpu|dp|ID_EX|q\(79)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datab => \mips_cpu|dp|EX_MEM|q\(37),
	datac => \mips_cpu|dp|fwd_after_srca|y[0]~5_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(79),
	combout => \mips_cpu|dp|fwd_after_srca|y[0]~6_combout\);

-- Location: LCCOMB_X28_Y22_N22
\mips_cpu|dp|fwd_after_srca|y[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[0]~7_combout\ = (\mips_cpu|dp|fwd_after_srca|y[0]~6_combout\) # ((!\mips_cpu|fwd|ForwardC[0]~3_combout\ & (\mips_cpu|dp|ID_EX|q[47]~0_combout\ & \mips_cpu|fwd|ForwardC[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[0]~6_combout\,
	datab => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|dp|ID_EX|q[47]~0_combout\,
	datad => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[0]~7_combout\);

-- Location: LCCOMB_X30_Y22_N20
\mips_cpu|dp|alu|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~4_combout\ = ((\mips_cpu|dp|alu|b2[1]~1_combout\ $ (\mips_cpu|dp|fwd_after_srca|y[1]~4_combout\ $ (!\mips_cpu|dp|alu|Add0~3\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~5\ = CARRY((\mips_cpu|dp|alu|b2[1]~1_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[1]~4_combout\) # (!\mips_cpu|dp|alu|Add0~3\))) # (!\mips_cpu|dp|alu|b2[1]~1_combout\ & (\mips_cpu|dp|fwd_after_srca|y[1]~4_combout\ & 
-- !\mips_cpu|dp|alu|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[1]~1_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[1]~4_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~3\,
	combout => \mips_cpu|dp|alu|Add0~4_combout\,
	cout => \mips_cpu|dp|alu|Add0~5\);

-- Location: LCCOMB_X30_Y22_N22
\mips_cpu|dp|alu|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~6_combout\ = (\mips_cpu|dp|fwd_after_srca|y[2]~1_combout\ & ((\mips_cpu|dp|alu|b2[2]~0_combout\ & (\mips_cpu|dp|alu|Add0~5\ & VCC)) # (!\mips_cpu|dp|alu|b2[2]~0_combout\ & (!\mips_cpu|dp|alu|Add0~5\)))) # 
-- (!\mips_cpu|dp|fwd_after_srca|y[2]~1_combout\ & ((\mips_cpu|dp|alu|b2[2]~0_combout\ & (!\mips_cpu|dp|alu|Add0~5\)) # (!\mips_cpu|dp|alu|b2[2]~0_combout\ & ((\mips_cpu|dp|alu|Add0~5\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~7\ = CARRY((\mips_cpu|dp|fwd_after_srca|y[2]~1_combout\ & (!\mips_cpu|dp|alu|b2[2]~0_combout\ & !\mips_cpu|dp|alu|Add0~5\)) # (!\mips_cpu|dp|fwd_after_srca|y[2]~1_combout\ & ((!\mips_cpu|dp|alu|Add0~5\) # 
-- (!\mips_cpu|dp|alu|b2[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[2]~1_combout\,
	datab => \mips_cpu|dp|alu|b2[2]~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~5\,
	combout => \mips_cpu|dp|alu|Add0~6_combout\,
	cout => \mips_cpu|dp|alu|Add0~7\);

-- Location: LCCOMB_X30_Y22_N24
\mips_cpu|dp|alu|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~8_combout\ = ((\mips_cpu|dp|alu|b2[3]~3_combout\ $ (\mips_cpu|dp|fwd_after_srca|y[3]~9_combout\ $ (!\mips_cpu|dp|alu|Add0~7\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~9\ = CARRY((\mips_cpu|dp|alu|b2[3]~3_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[3]~9_combout\) # (!\mips_cpu|dp|alu|Add0~7\))) # (!\mips_cpu|dp|alu|b2[3]~3_combout\ & (\mips_cpu|dp|fwd_after_srca|y[3]~9_combout\ & 
-- !\mips_cpu|dp|alu|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[3]~3_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[3]~9_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~7\,
	combout => \mips_cpu|dp|alu|Add0~8_combout\,
	cout => \mips_cpu|dp|alu|Add0~9\);

-- Location: LCCOMB_X30_Y22_N26
\mips_cpu|dp|alu|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~10_combout\ = (\mips_cpu|dp|alu|b2[4]~17_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[4]~25_combout\ & (\mips_cpu|dp|alu|Add0~9\ & VCC)) # (!\mips_cpu|dp|fwd_after_srca|y[4]~25_combout\ & (!\mips_cpu|dp|alu|Add0~9\)))) # 
-- (!\mips_cpu|dp|alu|b2[4]~17_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[4]~25_combout\ & (!\mips_cpu|dp|alu|Add0~9\)) # (!\mips_cpu|dp|fwd_after_srca|y[4]~25_combout\ & ((\mips_cpu|dp|alu|Add0~9\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~11\ = CARRY((\mips_cpu|dp|alu|b2[4]~17_combout\ & (!\mips_cpu|dp|fwd_after_srca|y[4]~25_combout\ & !\mips_cpu|dp|alu|Add0~9\)) # (!\mips_cpu|dp|alu|b2[4]~17_combout\ & ((!\mips_cpu|dp|alu|Add0~9\) # 
-- (!\mips_cpu|dp|fwd_after_srca|y[4]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[4]~17_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[4]~25_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~9\,
	combout => \mips_cpu|dp|alu|Add0~10_combout\,
	cout => \mips_cpu|dp|alu|Add0~11\);

-- Location: LCCOMB_X30_Y22_N28
\mips_cpu|dp|alu|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~12_combout\ = ((\mips_cpu|dp|alu|b2[5]~16_combout\ $ (\mips_cpu|dp|fwd_after_srca|y[5]~23_combout\ $ (!\mips_cpu|dp|alu|Add0~11\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~13\ = CARRY((\mips_cpu|dp|alu|b2[5]~16_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[5]~23_combout\) # (!\mips_cpu|dp|alu|Add0~11\))) # (!\mips_cpu|dp|alu|b2[5]~16_combout\ & (\mips_cpu|dp|fwd_after_srca|y[5]~23_combout\ & 
-- !\mips_cpu|dp|alu|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[5]~16_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[5]~23_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~11\,
	combout => \mips_cpu|dp|alu|Add0~12_combout\,
	cout => \mips_cpu|dp|alu|Add0~13\);

-- Location: LCCOMB_X30_Y22_N30
\mips_cpu|dp|alu|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~14_combout\ = (\mips_cpu|dp|alu|b2[6]~15_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[6]~21_combout\ & (\mips_cpu|dp|alu|Add0~13\ & VCC)) # (!\mips_cpu|dp|fwd_after_srca|y[6]~21_combout\ & (!\mips_cpu|dp|alu|Add0~13\)))) # 
-- (!\mips_cpu|dp|alu|b2[6]~15_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[6]~21_combout\ & (!\mips_cpu|dp|alu|Add0~13\)) # (!\mips_cpu|dp|fwd_after_srca|y[6]~21_combout\ & ((\mips_cpu|dp|alu|Add0~13\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~15\ = CARRY((\mips_cpu|dp|alu|b2[6]~15_combout\ & (!\mips_cpu|dp|fwd_after_srca|y[6]~21_combout\ & !\mips_cpu|dp|alu|Add0~13\)) # (!\mips_cpu|dp|alu|b2[6]~15_combout\ & ((!\mips_cpu|dp|alu|Add0~13\) # 
-- (!\mips_cpu|dp|fwd_after_srca|y[6]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[6]~15_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[6]~21_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~13\,
	combout => \mips_cpu|dp|alu|Add0~14_combout\,
	cout => \mips_cpu|dp|alu|Add0~15\);

-- Location: LCCOMB_X30_Y21_N0
\mips_cpu|dp|alu|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~16_combout\ = ((\mips_cpu|dp|fwd_after_srca|y[7]~19_combout\ $ (\mips_cpu|dp|alu|b2[7]~13_combout\ $ (!\mips_cpu|dp|alu|Add0~15\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~17\ = CARRY((\mips_cpu|dp|fwd_after_srca|y[7]~19_combout\ & ((\mips_cpu|dp|alu|b2[7]~13_combout\) # (!\mips_cpu|dp|alu|Add0~15\))) # (!\mips_cpu|dp|fwd_after_srca|y[7]~19_combout\ & (\mips_cpu|dp|alu|b2[7]~13_combout\ & 
-- !\mips_cpu|dp|alu|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[7]~19_combout\,
	datab => \mips_cpu|dp|alu|b2[7]~13_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~15\,
	combout => \mips_cpu|dp|alu|Add0~16_combout\,
	cout => \mips_cpu|dp|alu|Add0~17\);

-- Location: LCCOMB_X30_Y21_N2
\mips_cpu|dp|alu|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~18_combout\ = (\mips_cpu|dp|fwd_after_srca|y[8]~17_combout\ & ((\mips_cpu|dp|alu|b2[8]~11_combout\ & (\mips_cpu|dp|alu|Add0~17\ & VCC)) # (!\mips_cpu|dp|alu|b2[8]~11_combout\ & (!\mips_cpu|dp|alu|Add0~17\)))) # 
-- (!\mips_cpu|dp|fwd_after_srca|y[8]~17_combout\ & ((\mips_cpu|dp|alu|b2[8]~11_combout\ & (!\mips_cpu|dp|alu|Add0~17\)) # (!\mips_cpu|dp|alu|b2[8]~11_combout\ & ((\mips_cpu|dp|alu|Add0~17\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~19\ = CARRY((\mips_cpu|dp|fwd_after_srca|y[8]~17_combout\ & (!\mips_cpu|dp|alu|b2[8]~11_combout\ & !\mips_cpu|dp|alu|Add0~17\)) # (!\mips_cpu|dp|fwd_after_srca|y[8]~17_combout\ & ((!\mips_cpu|dp|alu|Add0~17\) # 
-- (!\mips_cpu|dp|alu|b2[8]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[8]~17_combout\,
	datab => \mips_cpu|dp|alu|b2[8]~11_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~17\,
	combout => \mips_cpu|dp|alu|Add0~18_combout\,
	cout => \mips_cpu|dp|alu|Add0~19\);

-- Location: LCCOMB_X30_Y21_N4
\mips_cpu|dp|alu|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~20_combout\ = ((\mips_cpu|dp|alu|b2[9]~9_combout\ $ (\mips_cpu|dp|fwd_after_srca|y[9]~15_combout\ $ (!\mips_cpu|dp|alu|Add0~19\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~21\ = CARRY((\mips_cpu|dp|alu|b2[9]~9_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[9]~15_combout\) # (!\mips_cpu|dp|alu|Add0~19\))) # (!\mips_cpu|dp|alu|b2[9]~9_combout\ & (\mips_cpu|dp|fwd_after_srca|y[9]~15_combout\ & 
-- !\mips_cpu|dp|alu|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[9]~9_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[9]~15_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~19\,
	combout => \mips_cpu|dp|alu|Add0~20_combout\,
	cout => \mips_cpu|dp|alu|Add0~21\);

-- Location: LCCOMB_X30_Y21_N6
\mips_cpu|dp|alu|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~22_combout\ = (\mips_cpu|dp|alu|b2[10]~7_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[10]~13_combout\ & (\mips_cpu|dp|alu|Add0~21\ & VCC)) # (!\mips_cpu|dp|fwd_after_srca|y[10]~13_combout\ & (!\mips_cpu|dp|alu|Add0~21\)))) # 
-- (!\mips_cpu|dp|alu|b2[10]~7_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[10]~13_combout\ & (!\mips_cpu|dp|alu|Add0~21\)) # (!\mips_cpu|dp|fwd_after_srca|y[10]~13_combout\ & ((\mips_cpu|dp|alu|Add0~21\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~23\ = CARRY((\mips_cpu|dp|alu|b2[10]~7_combout\ & (!\mips_cpu|dp|fwd_after_srca|y[10]~13_combout\ & !\mips_cpu|dp|alu|Add0~21\)) # (!\mips_cpu|dp|alu|b2[10]~7_combout\ & ((!\mips_cpu|dp|alu|Add0~21\) # 
-- (!\mips_cpu|dp|fwd_after_srca|y[10]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[10]~7_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[10]~13_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~21\,
	combout => \mips_cpu|dp|alu|Add0~22_combout\,
	cout => \mips_cpu|dp|alu|Add0~23\);

-- Location: LCCOMB_X30_Y21_N8
\mips_cpu|dp|alu|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~24_combout\ = ((\mips_cpu|dp|fwd_after_srca|y[11]~11_combout\ $ (\mips_cpu|dp|alu|b2[11]~5_combout\ $ (!\mips_cpu|dp|alu|Add0~23\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~25\ = CARRY((\mips_cpu|dp|fwd_after_srca|y[11]~11_combout\ & ((\mips_cpu|dp|alu|b2[11]~5_combout\) # (!\mips_cpu|dp|alu|Add0~23\))) # (!\mips_cpu|dp|fwd_after_srca|y[11]~11_combout\ & (\mips_cpu|dp|alu|b2[11]~5_combout\ & 
-- !\mips_cpu|dp|alu|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[11]~11_combout\,
	datab => \mips_cpu|dp|alu|b2[11]~5_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~23\,
	combout => \mips_cpu|dp|alu|Add0~24_combout\,
	cout => \mips_cpu|dp|alu|Add0~25\);

-- Location: LCCOMB_X30_Y21_N10
\mips_cpu|dp|alu|Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~26_combout\ = (\mips_cpu|dp|alu|b2[12]~47_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[12]~65_combout\ & (\mips_cpu|dp|alu|Add0~25\ & VCC)) # (!\mips_cpu|dp|fwd_after_srca|y[12]~65_combout\ & (!\mips_cpu|dp|alu|Add0~25\)))) # 
-- (!\mips_cpu|dp|alu|b2[12]~47_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[12]~65_combout\ & (!\mips_cpu|dp|alu|Add0~25\)) # (!\mips_cpu|dp|fwd_after_srca|y[12]~65_combout\ & ((\mips_cpu|dp|alu|Add0~25\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~27\ = CARRY((\mips_cpu|dp|alu|b2[12]~47_combout\ & (!\mips_cpu|dp|fwd_after_srca|y[12]~65_combout\ & !\mips_cpu|dp|alu|Add0~25\)) # (!\mips_cpu|dp|alu|b2[12]~47_combout\ & ((!\mips_cpu|dp|alu|Add0~25\) # 
-- (!\mips_cpu|dp|fwd_after_srca|y[12]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[12]~47_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[12]~65_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~25\,
	combout => \mips_cpu|dp|alu|Add0~26_combout\,
	cout => \mips_cpu|dp|alu|Add0~27\);

-- Location: LCCOMB_X30_Y21_N12
\mips_cpu|dp|alu|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~28_combout\ = ((\mips_cpu|dp|alu|b2[13]~45_combout\ $ (\mips_cpu|dp|fwd_after_srca|y[13]~63_combout\ $ (!\mips_cpu|dp|alu|Add0~27\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~29\ = CARRY((\mips_cpu|dp|alu|b2[13]~45_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[13]~63_combout\) # (!\mips_cpu|dp|alu|Add0~27\))) # (!\mips_cpu|dp|alu|b2[13]~45_combout\ & (\mips_cpu|dp|fwd_after_srca|y[13]~63_combout\ & 
-- !\mips_cpu|dp|alu|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[13]~45_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[13]~63_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~27\,
	combout => \mips_cpu|dp|alu|Add0~28_combout\,
	cout => \mips_cpu|dp|alu|Add0~29\);

-- Location: LCCOMB_X28_Y21_N4
\mips_cpu|dp|alu|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~3_combout\ = (!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|alu|Add0~28_combout\) # (\mips_cpu|dp|alu|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|dp|alu|Add0~28_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~26_combout\,
	combout => \mips_cpu|dp|alu|Equal0~3_combout\);

-- Location: LCCOMB_X28_Y21_N30
\mips_cpu|dp|alu|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~4_combout\ = (!\mips_cpu|dp|alu|Mux19~0_combout\ & (!\mips_cpu|dp|alu|Mux18~0_combout\ & (!\mips_cpu|dp|alu|Equal0~3_combout\ & !\mips_cpu|dp|alu|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux19~0_combout\,
	datab => \mips_cpu|dp|alu|Mux18~0_combout\,
	datac => \mips_cpu|dp|alu|Equal0~3_combout\,
	datad => \mips_cpu|dp|alu|Mux20~1_combout\,
	combout => \mips_cpu|dp|alu|Equal0~4_combout\);

-- Location: LCCOMB_X29_Y20_N14
\mips_cpu|dp|alu|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~0_combout\ = (!\mips_cpu|dp|alu|Mux6~1_combout\ & (!\mips_cpu|dp|alu|Mux9~1_combout\ & (!\mips_cpu|dp|alu|Mux8~1_combout\ & !\mips_cpu|dp|alu|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~1_combout\,
	datab => \mips_cpu|dp|alu|Mux9~1_combout\,
	datac => \mips_cpu|dp|alu|Mux8~1_combout\,
	datad => \mips_cpu|dp|alu|Mux7~1_combout\,
	combout => \mips_cpu|dp|alu|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y20_N26
\mips_cpu|dp|alu|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~1_combout\ = (!\mips_cpu|dp|alu|Mux10~1_combout\ & (!\mips_cpu|dp|alu|Mux13~1_combout\ & (!\mips_cpu|dp|alu|Mux11~1_combout\ & !\mips_cpu|dp|alu|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux10~1_combout\,
	datab => \mips_cpu|dp|alu|Mux13~1_combout\,
	datac => \mips_cpu|dp|alu|Mux11~1_combout\,
	datad => \mips_cpu|dp|alu|Mux12~1_combout\,
	combout => \mips_cpu|dp|alu|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y18_N4
\mips_cpu|dp|alu|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~2_combout\ = (!\mips_cpu|dp|alu|Mux14~1_combout\ & (!\mips_cpu|dp|alu|Mux17~1_combout\ & (!\mips_cpu|dp|alu|Mux16~1_combout\ & !\mips_cpu|dp|alu|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux14~1_combout\,
	datab => \mips_cpu|dp|alu|Mux17~1_combout\,
	datac => \mips_cpu|dp|alu|Mux16~1_combout\,
	datad => \mips_cpu|dp|alu|Mux15~1_combout\,
	combout => \mips_cpu|dp|alu|Equal0~2_combout\);

-- Location: LCCOMB_X31_Y20_N28
\mips_cpu|dp|alu|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~5_combout\ = (\mips_cpu|dp|alu|Equal0~4_combout\ & (\mips_cpu|dp|alu|Equal0~0_combout\ & (\mips_cpu|dp|alu|Equal0~1_combout\ & \mips_cpu|dp|alu|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Equal0~4_combout\,
	datab => \mips_cpu|dp|alu|Equal0~0_combout\,
	datac => \mips_cpu|dp|alu|Equal0~1_combout\,
	datad => \mips_cpu|dp|alu|Equal0~2_combout\,
	combout => \mips_cpu|dp|alu|Equal0~5_combout\);

-- Location: LCCOMB_X31_Y20_N22
\mips_cpu|dp|alu|Equal0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~10_combout\ = (!\mips_cpu|dp|alu|Mux3~1_combout\ & (\mips_cpu|dp|alu|Equal0~9_combout\ & (!\mips_cpu|dp|alu|Mux2~1_combout\ & \mips_cpu|dp|alu|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux3~1_combout\,
	datab => \mips_cpu|dp|alu|Equal0~9_combout\,
	datac => \mips_cpu|dp|alu|Mux2~1_combout\,
	datad => \mips_cpu|dp|alu|Equal0~5_combout\,
	combout => \mips_cpu|dp|alu|Equal0~10_combout\);

-- Location: LCCOMB_X31_Y20_N0
\mips_cpu|dp|alu|Equal0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~11_combout\ = (\mips_cpu|dp|alu|Equal0~10_combout\ & (!\mips_cpu|dp|alu|Mux31~1_combout\ & (!\mips_cpu|dp|alu|Mux1~1_combout\ & !\mips_cpu|dp|alu|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Equal0~10_combout\,
	datab => \mips_cpu|dp|alu|Mux31~1_combout\,
	datac => \mips_cpu|dp|alu|Mux1~1_combout\,
	datad => \mips_cpu|dp|alu|Mux0~1_combout\,
	combout => \mips_cpu|dp|alu|Equal0~11_combout\);

-- Location: FF_X31_Y20_N1
\mips_cpu|c|EX_MEM|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Equal0~11_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|EX_MEM|q\(0));

-- Location: LCCOMB_X30_Y19_N28
\mips_cpu|dp|pcreg|q[14]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[14]~0_combout\ = (\mips_cpu|c|EX_MEM|q\(2) & (\mips_cpu|dp|IF_ID|q\(26) $ (\mips_cpu|c|EX_MEM|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID|q\(26),
	datac => \mips_cpu|c|EX_MEM|q\(2),
	datad => \mips_cpu|c|EX_MEM|q\(0),
	combout => \mips_cpu|dp|pcreg|q[14]~0_combout\);

-- Location: LCCOMB_X26_Y17_N22
\mips_cpu|dp|pcreg|q[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[0]~2_combout\ = (!\mips_cpu|hz|stall~6_combout\ & ((\mips_cpu|dp|pcreg|q[14]~0_combout\) # (\mips_cpu|c|md|Selector8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~0_combout\,
	datab => \mips_cpu|hz|stall~6_combout\,
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcreg|q[0]~2_combout\);

-- Location: FF_X26_Y17_N19
\mips_cpu|dp|pcreg|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[1]~23_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|pcreg|q[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(1));

-- Location: LCCOMB_X26_Y17_N6
\mips_cpu|dp|IF_ID_pcplus4|q[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[1]~feeder_combout\ = \mips_cpu|dp|pcreg|q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|pcreg|q\(1),
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[1]~feeder_combout\);

-- Location: FF_X26_Y17_N7
\mips_cpu|dp|IF_ID_pcplus4|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[1]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(1));

-- Location: LCCOMB_X24_Y15_N22
\mips_cpu|dp|wd_mux|y[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[1]~2_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(1)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|ID_EX|q[48]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|ID_EX|q[48]~11_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(1),
	combout => \mips_cpu|dp|wd_mux|y[1]~2_combout\);

-- Location: FF_X19_Y24_N17
\mips_cpu|dp|rf|R2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(1));

-- Location: LCCOMB_X15_Y24_N26
\mips_cpu|dp|fwd_before_srca|y[1]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~36_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|rf|R2\(1)) # ((\mips_cpu|dp|ID_EX|q[101]~35_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (((\mips_cpu|dp|rf|R1\(1) & 
-- !\mips_cpu|dp|ID_EX|q[101]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(1),
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R1\(1),
	datad => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~36_combout\);

-- Location: LCCOMB_X15_Y21_N26
\mips_cpu|dp|fwd_before_srca|y[1]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~34_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|IF_ID|q\(21))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R5\(1)))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R4\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R4\(1),
	datad => \mips_cpu|dp|rf|R5\(1),
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~34_combout\);

-- Location: LCCOMB_X15_Y22_N26
\mips_cpu|dp|fwd_before_srca|y[1]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~35_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[1]~34_combout\ & (\mips_cpu|dp|rf|R7\(1))) # (!\mips_cpu|dp|fwd_before_srca|y[1]~34_combout\ & ((\mips_cpu|dp|rf|R6\(1)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|fwd_before_srca|y[1]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|fwd_before_srca|y[1]~34_combout\,
	datac => \mips_cpu|dp|rf|R7\(1),
	datad => \mips_cpu|dp|rf|R6\(1),
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~35_combout\);

-- Location: LCCOMB_X19_Y24_N26
\mips_cpu|dp|fwd_before_srca|y[1]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~37_combout\ = (\mips_cpu|dp|fwd_before_srca|y[1]~36_combout\ & (((\mips_cpu|dp|rf|R3\(1))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[1]~36_combout\ & 
-- (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[1]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[1]~36_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datac => \mips_cpu|dp|rf|R3\(1),
	datad => \mips_cpu|dp|fwd_before_srca|y[1]~35_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~37_combout\);

-- Location: LCCOMB_X14_Y23_N2
\mips_cpu|dp|fwd_before_srca|y[1]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~32_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21)) # ((\mips_cpu|dp|rf|R10\(1))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R8\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R8\(1),
	datad => \mips_cpu|dp|rf|R10\(1),
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~32_combout\);

-- Location: LCCOMB_X17_Y23_N10
\mips_cpu|dp|fwd_before_srca|y[1]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~33_combout\ = (\mips_cpu|dp|fwd_before_srca|y[1]~32_combout\ & (((\mips_cpu|dp|rf|R11\(1)) # (!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[1]~32_combout\ & (\mips_cpu|dp|rf|R9\(1) & 
-- ((\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[1]~32_combout\,
	datab => \mips_cpu|dp|rf|R9\(1),
	datac => \mips_cpu|dp|rf|R11\(1),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~33_combout\);

-- Location: LCCOMB_X21_Y20_N18
\mips_cpu|dp|fwd_before_srca|y[1]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~38_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (\mips_cpu|dp|ID_EX|q[101]~32_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~32_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[1]~33_combout\))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (\mips_cpu|dp|fwd_before_srca|y[1]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[1]~37_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[1]~33_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~38_combout\);

-- Location: LCCOMB_X20_Y23_N2
\mips_cpu|dp|fwd_before_srca|y[1]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~39_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|IF_ID|q\(21))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R13\(1))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|rf|R12\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R13\(1),
	datad => \mips_cpu|dp|rf|R12\(1),
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~39_combout\);

-- Location: LCCOMB_X20_Y23_N24
\mips_cpu|dp|fwd_before_srca|y[1]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~40_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[1]~39_combout\ & (\mips_cpu|dp|rf|R15\(1))) # (!\mips_cpu|dp|fwd_before_srca|y[1]~39_combout\ & ((\mips_cpu|dp|rf|R14\(1)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[1]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R15\(1),
	datac => \mips_cpu|dp|rf|R14\(1),
	datad => \mips_cpu|dp|fwd_before_srca|y[1]~39_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~40_combout\);

-- Location: LCCOMB_X19_Y18_N12
\mips_cpu|dp|fwd_before_srca|y[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~22_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R22\(1))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R18\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R22\(1),
	datad => \mips_cpu|dp|rf|R18\(1),
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~22_combout\);

-- Location: LCCOMB_X20_Y18_N16
\mips_cpu|dp|fwd_before_srca|y[1]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~23_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[1]~22_combout\ & (\mips_cpu|dp|rf|R30\(1))) # (!\mips_cpu|dp|fwd_before_srca|y[1]~22_combout\ & ((\mips_cpu|dp|rf|R26\(1)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(1),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R26\(1),
	datad => \mips_cpu|dp|fwd_before_srca|y[1]~22_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~23_combout\);

-- Location: LCCOMB_X10_Y17_N26
\mips_cpu|dp|fwd_before_srca|y[1]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~24_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R25\(1))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R17\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R17\(1),
	datad => \mips_cpu|dp|rf|R25\(1),
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~24_combout\);

-- Location: LCCOMB_X14_Y17_N26
\mips_cpu|dp|fwd_before_srca|y[1]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~25_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[1]~24_combout\ & ((\mips_cpu|dp|rf|R29\(1)))) # (!\mips_cpu|dp|fwd_before_srca|y[1]~24_combout\ & (\mips_cpu|dp|rf|R21\(1))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R21\(1),
	datac => \mips_cpu|dp|rf|R29\(1),
	datad => \mips_cpu|dp|fwd_before_srca|y[1]~24_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~25_combout\);

-- Location: LCCOMB_X17_Y15_N14
\mips_cpu|dp|fwd_before_srca|y[1]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~26_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R24\(1))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R16\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R16\(1),
	datad => \mips_cpu|dp|rf|R24\(1),
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~26_combout\);

-- Location: LCCOMB_X20_Y17_N18
\mips_cpu|dp|fwd_before_srca|y[1]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~27_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[1]~26_combout\ & ((\mips_cpu|dp|rf|R28\(1)))) # (!\mips_cpu|dp|fwd_before_srca|y[1]~26_combout\ & (\mips_cpu|dp|rf|R20\(1))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[1]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(1),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R28\(1),
	datad => \mips_cpu|dp|fwd_before_srca|y[1]~26_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~27_combout\);

-- Location: LCCOMB_X21_Y20_N22
\mips_cpu|dp|fwd_before_srca|y[1]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~28_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[1]~25_combout\) # ((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[1]~27_combout\ & 
-- !\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[1]~25_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[1]~27_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~28_combout\);

-- Location: LCCOMB_X10_Y22_N14
\mips_cpu|dp|fwd_before_srca|y[1]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~29_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(1)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R19\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R19\(1),
	datad => \mips_cpu|dp|rf|R23\(1),
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~29_combout\);

-- Location: LCCOMB_X11_Y22_N22
\mips_cpu|dp|fwd_before_srca|y[1]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~30_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[1]~29_combout\ & ((\mips_cpu|dp|rf|R31\(1)))) # (!\mips_cpu|dp|fwd_before_srca|y[1]~29_combout\ & (\mips_cpu|dp|rf|R27\(1))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[1]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R27\(1),
	datac => \mips_cpu|dp|rf|R31\(1),
	datad => \mips_cpu|dp|fwd_before_srca|y[1]~29_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~30_combout\);

-- Location: LCCOMB_X21_Y20_N0
\mips_cpu|dp|fwd_before_srca|y[1]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~31_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[1]~28_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[1]~30_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[1]~28_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[1]~23_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[1]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|fwd_before_srca|y[1]~23_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[1]~28_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[1]~30_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~31_combout\);

-- Location: LCCOMB_X21_Y20_N4
\mips_cpu|dp|fwd_before_srca|y[1]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~41_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[1]~38_combout\ & (\mips_cpu|dp|fwd_before_srca|y[1]~40_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[1]~38_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[1]~31_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (\mips_cpu|dp|fwd_before_srca|y[1]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[1]~38_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[1]~40_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[1]~31_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~41_combout\);

-- Location: LCCOMB_X21_Y20_N10
\mips_cpu|dp|fwd_before_srca|y[1]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[1]~42_combout\ = (\mips_cpu|fwd|ForwardA~3_combout\ & ((\mips_cpu|dp|ID_EX|q[48]~11_combout\) # ((\mips_cpu|dp|fwd_before_srca|y[1]~41_combout\ & !\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\)))) # 
-- (!\mips_cpu|fwd|ForwardA~3_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[1]~41_combout\ & !\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardA~3_combout\,
	datab => \mips_cpu|dp|ID_EX|q[48]~11_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[1]~41_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[1]~42_combout\);

-- Location: FF_X21_Y20_N11
\mips_cpu|dp|ID_EX|q[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[1]~42_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(80));

-- Location: LCCOMB_X28_Y22_N18
\mips_cpu|dp|fwd_after_srca|y[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[1]~2_combout\ = (\mips_cpu|fwd|ForwardC[1]~5_combout\ & ((\mips_cpu|fwd|ForwardC[1]~6_combout\ & (\mips_cpu|dp|ID_EX|q[48]~11_combout\)) # (!\mips_cpu|fwd|ForwardC[1]~6_combout\ & ((\mips_cpu|dp|ID_EX|q\(80)))))) # 
-- (!\mips_cpu|fwd|ForwardC[1]~5_combout\ & (((\mips_cpu|dp|ID_EX|q\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~5_combout\,
	datab => \mips_cpu|dp|ID_EX|q[48]~11_combout\,
	datac => \mips_cpu|dp|ID_EX|q\(80),
	datad => \mips_cpu|fwd|ForwardC[1]~6_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[1]~2_combout\);

-- Location: LCCOMB_X28_Y22_N4
\mips_cpu|dp|fwd_after_srca|y[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[1]~3_combout\ = (\mips_cpu|fwd|ForwardC[1]~4_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[1]~2_combout\))) # (!\mips_cpu|fwd|ForwardC[1]~4_combout\ & (\mips_cpu|dp|ID_EX|q\(80)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(80),
	datac => \mips_cpu|fwd|ForwardC[1]~4_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[1]~2_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[1]~3_combout\);

-- Location: LCCOMB_X28_Y22_N6
\mips_cpu|dp|fwd_after_srca|y[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[1]~4_combout\ = (\mips_cpu|fwd|ForwardC[0]~3_combout\ & (\mips_cpu|dp|EX_MEM|q\(38))) # (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|EX_MEM|q\(38),
	datac => \mips_cpu|dp|fwd_after_srca|y[1]~3_combout\,
	datad => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[1]~4_combout\);

-- Location: LCCOMB_X30_Y19_N4
\mips_cpu|dp|srcbmux|y[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[1]~7_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(16))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|ID_EX|q\(16),
	datad => \mips_cpu|dp|fwd_after_writedata|y[1]~10_combout\,
	combout => \mips_cpu|dp|srcbmux|y[1]~7_combout\);

-- Location: LCCOMB_X29_Y22_N6
\mips_cpu|dp|alu|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux30~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[1]~4_combout\) # (\mips_cpu|dp|srcbmux|y[1]~7_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|fwd_after_srca|y[1]~4_combout\ & \mips_cpu|dp|srcbmux|y[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|fwd_after_srca|y[1]~4_combout\,
	datad => \mips_cpu|dp|srcbmux|y[1]~7_combout\,
	combout => \mips_cpu|dp|alu|Mux30~0_combout\);

-- Location: LCCOMB_X29_Y22_N0
\mips_cpu|dp|alu|Mux30~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux30~1_combout\ = (\mips_cpu|dp|alu|Mux30~0_combout\) # ((!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|alu|Add0~4_combout\,
	datad => \mips_cpu|dp|alu|Mux30~0_combout\,
	combout => \mips_cpu|dp|alu|Mux30~1_combout\);

-- Location: FF_X29_Y22_N1
\mips_cpu|dp|EX_MEM|q[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux30~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(38));

-- Location: FF_X21_Y20_N17
\mips_cpu|dp|MEM_WB|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(38),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(6));

-- Location: LCCOMB_X21_Y20_N16
\mips_cpu|dp|ID_EX|q[48]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[48]~11_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(38))) # (!\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|MEM_WB|q\(38),
	datac => \mips_cpu|dp|MEM_WB|q\(6),
	datad => \mips_cpu|c|MEM_WB|q\(0),
	combout => \mips_cpu|dp|ID_EX|q[48]~11_combout\);

-- Location: LCCOMB_X28_Y18_N10
\mips_cpu|dp|ID_EX|q[48]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[48]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[48]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ID_EX|q[48]~11_combout\,
	combout => \mips_cpu|dp|ID_EX|q[48]~feeder_combout\);

-- Location: FF_X28_Y18_N11
\mips_cpu|dp|ID_EX|q[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[48]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux30~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(48));

-- Location: LCCOMB_X28_Y18_N22
\mips_cpu|dp|fwd_after_writedata|y[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[1]~9_combout\ = (\mips_cpu|fwd|ForwardD[0]~4_combout\ & (\mips_cpu|fwd|ForwardD[0]~5_combout\ & (\mips_cpu|dp|EX_MEM|q\(38) & \mips_cpu|fwd|ForwardD[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~4_combout\,
	datab => \mips_cpu|fwd|ForwardD[0]~5_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(38),
	datad => \mips_cpu|fwd|ForwardD[0]~3_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[1]~9_combout\);

-- Location: LCCOMB_X28_Y18_N12
\mips_cpu|dp|fwd_after_writedata|y[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[1]~8_combout\ = (\mips_cpu|fwd|ForwardD[1]~2_combout\ & (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|dp|ID_EX|q[48]~11_combout\ & \mips_cpu|fwd|ForwardD[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[1]~2_combout\,
	datab => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datac => \mips_cpu|dp|ID_EX|q[48]~11_combout\,
	datad => \mips_cpu|fwd|ForwardD[1]~0_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[1]~8_combout\);

-- Location: LCCOMB_X28_Y18_N16
\mips_cpu|dp|fwd_after_writedata|y[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[1]~10_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[1]~9_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[1]~8_combout\) # ((\mips_cpu|dp|ID_EX|q\(48) & \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(48),
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[1]~9_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[1]~8_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[1]~10_combout\);

-- Location: FF_X28_Y18_N17
\mips_cpu|dp|EX_MEM|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[1]~10_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(6));

-- Location: FF_X26_Y17_N25
\mips_cpu|dp|IF_ID|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(3));

-- Location: FF_X24_Y17_N7
\mips_cpu|dp|IF_ID_pcplus4|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[4]~4_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(4));

-- Location: LCCOMB_X23_Y17_N20
\mips_cpu|dp|ID_EX_pcplus4|q[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[4]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(4),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[4]~feeder_combout\);

-- Location: FF_X23_Y17_N21
\mips_cpu|dp|ID_EX_pcplus4|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[4]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(4));

-- Location: FF_X24_Y17_N5
\mips_cpu|dp|IF_ID_pcplus4|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[3]~2_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(3));

-- Location: FF_X24_Y15_N31
\mips_cpu|dp|ID_EX_pcplus4|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(3),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(3));

-- Location: FF_X24_Y15_N21
\mips_cpu|dp|ID_EX_pcplus4|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(2),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(2));

-- Location: LCCOMB_X27_Y17_N2
\mips_cpu|dp|pcadd2|y[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[2]~0_combout\ = (\mips_cpu|dp|IF_ID|q\(0) & (\mips_cpu|dp|ID_EX_pcplus4|q\(2) $ (VCC))) # (!\mips_cpu|dp|IF_ID|q\(0) & (\mips_cpu|dp|ID_EX_pcplus4|q\(2) & VCC))
-- \mips_cpu|dp|pcadd2|y[2]~1\ = CARRY((\mips_cpu|dp|IF_ID|q\(0) & \mips_cpu|dp|ID_EX_pcplus4|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(0),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(2),
	datad => VCC,
	combout => \mips_cpu|dp|pcadd2|y[2]~0_combout\,
	cout => \mips_cpu|dp|pcadd2|y[2]~1\);

-- Location: LCCOMB_X27_Y17_N4
\mips_cpu|dp|pcadd2|y[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[3]~2_combout\ = (\mips_cpu|dp|IF_ID|q\(1) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(3) & (\mips_cpu|dp|pcadd2|y[2]~1\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(3) & (!\mips_cpu|dp|pcadd2|y[2]~1\)))) # (!\mips_cpu|dp|IF_ID|q\(1) & 
-- ((\mips_cpu|dp|ID_EX_pcplus4|q\(3) & (!\mips_cpu|dp|pcadd2|y[2]~1\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(3) & ((\mips_cpu|dp|pcadd2|y[2]~1\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[3]~3\ = CARRY((\mips_cpu|dp|IF_ID|q\(1) & (!\mips_cpu|dp|ID_EX_pcplus4|q\(3) & !\mips_cpu|dp|pcadd2|y[2]~1\)) # (!\mips_cpu|dp|IF_ID|q\(1) & ((!\mips_cpu|dp|pcadd2|y[2]~1\) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(1),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(3),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[2]~1\,
	combout => \mips_cpu|dp|pcadd2|y[3]~2_combout\,
	cout => \mips_cpu|dp|pcadd2|y[3]~3\);

-- Location: LCCOMB_X27_Y17_N6
\mips_cpu|dp|pcadd2|y[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[4]~4_combout\ = ((\mips_cpu|dp|IF_ID|q\(2) $ (\mips_cpu|dp|ID_EX_pcplus4|q\(4) $ (!\mips_cpu|dp|pcadd2|y[3]~3\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[4]~5\ = CARRY((\mips_cpu|dp|IF_ID|q\(2) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(4)) # (!\mips_cpu|dp|pcadd2|y[3]~3\))) # (!\mips_cpu|dp|IF_ID|q\(2) & (\mips_cpu|dp|ID_EX_pcplus4|q\(4) & !\mips_cpu|dp|pcadd2|y[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(2),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(4),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[3]~3\,
	combout => \mips_cpu|dp|pcadd2|y[4]~4_combout\,
	cout => \mips_cpu|dp|pcadd2|y[4]~5\);

-- Location: LCCOMB_X27_Y17_N8
\mips_cpu|dp|pcadd2|y[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[5]~6_combout\ = (\mips_cpu|dp|ID_EX_pcplus4|q\(5) & ((\mips_cpu|dp|IF_ID|q\(3) & (\mips_cpu|dp|pcadd2|y[4]~5\ & VCC)) # (!\mips_cpu|dp|IF_ID|q\(3) & (!\mips_cpu|dp|pcadd2|y[4]~5\)))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(5) & 
-- ((\mips_cpu|dp|IF_ID|q\(3) & (!\mips_cpu|dp|pcadd2|y[4]~5\)) # (!\mips_cpu|dp|IF_ID|q\(3) & ((\mips_cpu|dp|pcadd2|y[4]~5\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[5]~7\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(5) & (!\mips_cpu|dp|IF_ID|q\(3) & !\mips_cpu|dp|pcadd2|y[4]~5\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(5) & ((!\mips_cpu|dp|pcadd2|y[4]~5\) # (!\mips_cpu|dp|IF_ID|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(5),
	datab => \mips_cpu|dp|IF_ID|q\(3),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[4]~5\,
	combout => \mips_cpu|dp|pcadd2|y[5]~6_combout\,
	cout => \mips_cpu|dp|pcadd2|y[5]~7\);

-- Location: LCCOMB_X27_Y17_N10
\mips_cpu|dp|pcadd2|y[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[6]~8_combout\ = ((\mips_cpu|dp|IF_ID|q\(4) $ (\mips_cpu|dp|ID_EX_pcplus4|q\(6) $ (!\mips_cpu|dp|pcadd2|y[5]~7\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[6]~9\ = CARRY((\mips_cpu|dp|IF_ID|q\(4) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(6)) # (!\mips_cpu|dp|pcadd2|y[5]~7\))) # (!\mips_cpu|dp|IF_ID|q\(4) & (\mips_cpu|dp|ID_EX_pcplus4|q\(6) & !\mips_cpu|dp|pcadd2|y[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(4),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(6),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[5]~7\,
	combout => \mips_cpu|dp|pcadd2|y[6]~8_combout\,
	cout => \mips_cpu|dp|pcadd2|y[6]~9\);

-- Location: LCCOMB_X27_Y17_N12
\mips_cpu|dp|pcadd2|y[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[7]~10_combout\ = (\mips_cpu|dp|IF_ID|q\(5) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(7) & (\mips_cpu|dp|pcadd2|y[6]~9\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(7) & (!\mips_cpu|dp|pcadd2|y[6]~9\)))) # (!\mips_cpu|dp|IF_ID|q\(5) & 
-- ((\mips_cpu|dp|ID_EX_pcplus4|q\(7) & (!\mips_cpu|dp|pcadd2|y[6]~9\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(7) & ((\mips_cpu|dp|pcadd2|y[6]~9\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[7]~11\ = CARRY((\mips_cpu|dp|IF_ID|q\(5) & (!\mips_cpu|dp|ID_EX_pcplus4|q\(7) & !\mips_cpu|dp|pcadd2|y[6]~9\)) # (!\mips_cpu|dp|IF_ID|q\(5) & ((!\mips_cpu|dp|pcadd2|y[6]~9\) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(5),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(7),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[6]~9\,
	combout => \mips_cpu|dp|pcadd2|y[7]~10_combout\,
	cout => \mips_cpu|dp|pcadd2|y[7]~11\);

-- Location: LCCOMB_X27_Y17_N14
\mips_cpu|dp|pcadd2|y[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[8]~12_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(8) $ (\mips_cpu|dp|IF_ID|q\(6) $ (!\mips_cpu|dp|pcadd2|y[7]~11\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[8]~13\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(8) & ((\mips_cpu|dp|IF_ID|q\(6)) # (!\mips_cpu|dp|pcadd2|y[7]~11\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(8) & (\mips_cpu|dp|IF_ID|q\(6) & !\mips_cpu|dp|pcadd2|y[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(8),
	datab => \mips_cpu|dp|IF_ID|q\(6),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[7]~11\,
	combout => \mips_cpu|dp|pcadd2|y[8]~12_combout\,
	cout => \mips_cpu|dp|pcadd2|y[8]~13\);

-- Location: LCCOMB_X27_Y17_N16
\mips_cpu|dp|pcadd2|y[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[9]~14_combout\ = (\mips_cpu|dp|IF_ID|q\(7) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(9) & (\mips_cpu|dp|pcadd2|y[8]~13\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(9) & (!\mips_cpu|dp|pcadd2|y[8]~13\)))) # (!\mips_cpu|dp|IF_ID|q\(7) & 
-- ((\mips_cpu|dp|ID_EX_pcplus4|q\(9) & (!\mips_cpu|dp|pcadd2|y[8]~13\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(9) & ((\mips_cpu|dp|pcadd2|y[8]~13\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[9]~15\ = CARRY((\mips_cpu|dp|IF_ID|q\(7) & (!\mips_cpu|dp|ID_EX_pcplus4|q\(9) & !\mips_cpu|dp|pcadd2|y[8]~13\)) # (!\mips_cpu|dp|IF_ID|q\(7) & ((!\mips_cpu|dp|pcadd2|y[8]~13\) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(7),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(9),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[8]~13\,
	combout => \mips_cpu|dp|pcadd2|y[9]~14_combout\,
	cout => \mips_cpu|dp|pcadd2|y[9]~15\);

-- Location: LCCOMB_X27_Y17_N18
\mips_cpu|dp|pcadd2|y[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[10]~16_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(10) $ (\mips_cpu|dp|IF_ID|q\(8) $ (!\mips_cpu|dp|pcadd2|y[9]~15\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[10]~17\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(10) & ((\mips_cpu|dp|IF_ID|q\(8)) # (!\mips_cpu|dp|pcadd2|y[9]~15\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(10) & (\mips_cpu|dp|IF_ID|q\(8) & !\mips_cpu|dp|pcadd2|y[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(10),
	datab => \mips_cpu|dp|IF_ID|q\(8),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[9]~15\,
	combout => \mips_cpu|dp|pcadd2|y[10]~16_combout\,
	cout => \mips_cpu|dp|pcadd2|y[10]~17\);

-- Location: LCCOMB_X27_Y17_N20
\mips_cpu|dp|pcadd2|y[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[11]~18_combout\ = (\mips_cpu|dp|IF_ID|q\(9) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(11) & (\mips_cpu|dp|pcadd2|y[10]~17\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(11) & (!\mips_cpu|dp|pcadd2|y[10]~17\)))) # (!\mips_cpu|dp|IF_ID|q\(9) & 
-- ((\mips_cpu|dp|ID_EX_pcplus4|q\(11) & (!\mips_cpu|dp|pcadd2|y[10]~17\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(11) & ((\mips_cpu|dp|pcadd2|y[10]~17\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[11]~19\ = CARRY((\mips_cpu|dp|IF_ID|q\(9) & (!\mips_cpu|dp|ID_EX_pcplus4|q\(11) & !\mips_cpu|dp|pcadd2|y[10]~17\)) # (!\mips_cpu|dp|IF_ID|q\(9) & ((!\mips_cpu|dp|pcadd2|y[10]~17\) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(9),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(11),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[10]~17\,
	combout => \mips_cpu|dp|pcadd2|y[11]~18_combout\,
	cout => \mips_cpu|dp|pcadd2|y[11]~19\);

-- Location: LCCOMB_X27_Y17_N22
\mips_cpu|dp|pcadd2|y[12]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[12]~20_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(12) $ (\mips_cpu|dp|IF_ID|q\(10) $ (!\mips_cpu|dp|pcadd2|y[11]~19\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[12]~21\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(12) & ((\mips_cpu|dp|IF_ID|q\(10)) # (!\mips_cpu|dp|pcadd2|y[11]~19\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(12) & (\mips_cpu|dp|IF_ID|q\(10) & !\mips_cpu|dp|pcadd2|y[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(12),
	datab => \mips_cpu|dp|IF_ID|q\(10),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[11]~19\,
	combout => \mips_cpu|dp|pcadd2|y[12]~20_combout\,
	cout => \mips_cpu|dp|pcadd2|y[12]~21\);

-- Location: LCCOMB_X27_Y17_N24
\mips_cpu|dp|pcadd2|y[13]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[13]~22_combout\ = (\mips_cpu|dp|IF_ID|q\(11) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(13) & (\mips_cpu|dp|pcadd2|y[12]~21\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(13) & (!\mips_cpu|dp|pcadd2|y[12]~21\)))) # (!\mips_cpu|dp|IF_ID|q\(11) & 
-- ((\mips_cpu|dp|ID_EX_pcplus4|q\(13) & (!\mips_cpu|dp|pcadd2|y[12]~21\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(13) & ((\mips_cpu|dp|pcadd2|y[12]~21\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[13]~23\ = CARRY((\mips_cpu|dp|IF_ID|q\(11) & (!\mips_cpu|dp|ID_EX_pcplus4|q\(13) & !\mips_cpu|dp|pcadd2|y[12]~21\)) # (!\mips_cpu|dp|IF_ID|q\(11) & ((!\mips_cpu|dp|pcadd2|y[12]~21\) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(11),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(13),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[12]~21\,
	combout => \mips_cpu|dp|pcadd2|y[13]~22_combout\,
	cout => \mips_cpu|dp|pcadd2|y[13]~23\);

-- Location: LCCOMB_X22_Y20_N8
\mips_cpu|dp|pcmux|y[13]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[13]~60_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|IF_ID|q\(11)) # (\mips_cpu|dp|pcreg|q[14]~1_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd1|y[13]~22_combout\ & 
-- ((!\mips_cpu|dp|pcreg|q[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|y[13]~22_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(11),
	datad => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[13]~60_combout\);

-- Location: LCCOMB_X22_Y20_N28
\mips_cpu|dp|pcmux|y[13]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[13]~61_combout\ = (\mips_cpu|dp|pcmux|y[13]~60_combout\ & (((\mips_cpu|dp|rf|Mux18~19_combout\) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\)))) # (!\mips_cpu|dp|pcmux|y[13]~60_combout\ & (\mips_cpu|dp|pcadd2|y[13]~22_combout\ & 
-- ((\mips_cpu|dp|pcreg|q[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[13]~22_combout\,
	datab => \mips_cpu|dp|rf|Mux18~19_combout\,
	datac => \mips_cpu|dp|pcmux|y[13]~60_combout\,
	datad => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[13]~61_combout\);

-- Location: FF_X22_Y20_N29
\mips_cpu|dp|pcreg|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[13]~61_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(13));

-- Location: LCCOMB_X24_Y17_N24
\mips_cpu|dp|pcadd1|y[13]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[13]~22_combout\ = (\mips_cpu|dp|pcreg|q\(13) & (!\mips_cpu|dp|pcadd1|y[12]~21\)) # (!\mips_cpu|dp|pcreg|q\(13) & ((\mips_cpu|dp|pcadd1|y[12]~21\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[13]~23\ = CARRY((!\mips_cpu|dp|pcadd1|y[12]~21\) # (!\mips_cpu|dp|pcreg|q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(13),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[12]~21\,
	combout => \mips_cpu|dp|pcadd1|y[13]~22_combout\,
	cout => \mips_cpu|dp|pcadd1|y[13]~23\);

-- Location: FF_X24_Y17_N25
\mips_cpu|dp|IF_ID_pcplus4|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[13]~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(13));

-- Location: LCCOMB_X24_Y20_N18
\mips_cpu|dp|wd_mux|y[13]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[13]~30_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(13))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[60]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(13),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|ID_EX|q[60]~30_combout\,
	combout => \mips_cpu|dp|wd_mux|y[13]~30_combout\);

-- Location: FF_X21_Y25_N23
\mips_cpu|dp|rf|R8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[13]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(13));

-- Location: LCCOMB_X21_Y25_N22
\mips_cpu|dp|rf|Mux18~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R10\(13))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R8\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(13),
	datad => \mips_cpu|dp|rf|R10\(13),
	combout => \mips_cpu|dp|rf|Mux18~6_combout\);

-- Location: LCCOMB_X20_Y25_N10
\mips_cpu|dp|rf|Mux18~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~7_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux18~6_combout\ & (\mips_cpu|dp|rf|R11\(13))) # (!\mips_cpu|dp|rf|Mux18~6_combout\ & ((\mips_cpu|dp|rf|R9\(13)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux18~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux18~6_combout\,
	datac => \mips_cpu|dp|rf|R11\(13),
	datad => \mips_cpu|dp|rf|R9\(13),
	combout => \mips_cpu|dp|rf|Mux18~7_combout\);

-- Location: LCCOMB_X15_Y21_N4
\mips_cpu|dp|rf|Mux18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~2_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\) # ((\mips_cpu|dp|rf|R5\(13))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- ((\mips_cpu|dp|rf|R4\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(13),
	datad => \mips_cpu|dp|rf|R4\(13),
	combout => \mips_cpu|dp|rf|Mux18~2_combout\);

-- Location: LCCOMB_X16_Y21_N0
\mips_cpu|dp|rf|Mux18~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~3_combout\ = (\mips_cpu|dp|rf|Mux18~2_combout\ & (((\mips_cpu|dp|rf|R7\(13))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux18~2_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R6\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux18~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(13),
	datad => \mips_cpu|dp|rf|R7\(13),
	combout => \mips_cpu|dp|rf|Mux18~3_combout\);

-- Location: LCCOMB_X16_Y21_N4
\mips_cpu|dp|rf|Mux18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~4_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|Mux18~3_combout\) # (!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|R1\(13) & ((\mips_cpu|dp|rf|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(13),
	datab => \mips_cpu|dp|rf|Mux18~3_combout\,
	datac => \mips_cpu|dp|rf|Mux7~3_combout\,
	datad => \mips_cpu|dp|rf|Mux7~2_combout\,
	combout => \mips_cpu|dp|rf|Mux18~4_combout\);

-- Location: LCCOMB_X17_Y24_N16
\mips_cpu|dp|rf|Mux18~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~5_combout\ = (\mips_cpu|dp|rf|Mux18~4_combout\ & ((\mips_cpu|dp|rf|Mux7~1_combout\) # ((\mips_cpu|dp|rf|R3\(13))))) # (!\mips_cpu|dp|rf|Mux18~4_combout\ & (!\mips_cpu|dp|rf|Mux7~1_combout\ & (\mips_cpu|dp|rf|R2\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux18~4_combout\,
	datab => \mips_cpu|dp|rf|Mux7~1_combout\,
	datac => \mips_cpu|dp|rf|R2\(13),
	datad => \mips_cpu|dp|rf|R3\(13),
	combout => \mips_cpu|dp|rf|Mux18~5_combout\);

-- Location: LCCOMB_X22_Y20_N10
\mips_cpu|dp|rf|Mux18~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~8_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux18~5_combout\) # (\mips_cpu|dp|rf|Mux7~0_combout\)))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & (\mips_cpu|dp|rf|Mux18~7_combout\ & 
-- ((!\mips_cpu|dp|rf|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~4_combout\,
	datab => \mips_cpu|dp|rf|Mux18~7_combout\,
	datac => \mips_cpu|dp|rf|Mux18~5_combout\,
	datad => \mips_cpu|dp|rf|Mux7~0_combout\,
	combout => \mips_cpu|dp|rf|Mux18~8_combout\);

-- Location: LCCOMB_X20_Y20_N14
\mips_cpu|dp|rf|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R13\(13)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R12\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(13),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(13),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux18~0_combout\);

-- Location: LCCOMB_X22_Y20_N4
\mips_cpu|dp|rf|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~1_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux18~0_combout\ & ((\mips_cpu|dp|rf|R15\(13)))) # (!\mips_cpu|dp|rf|Mux18~0_combout\ & (\mips_cpu|dp|rf|R14\(13))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux18~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(13),
	datad => \mips_cpu|dp|rf|R15\(13),
	combout => \mips_cpu|dp|rf|Mux18~1_combout\);

-- Location: LCCOMB_X12_Y16_N0
\mips_cpu|dp|rf|Mux18~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R18\(13) & ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R22\(13)) # 
-- (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(13),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R22\(13),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux18~9_combout\);

-- Location: LCCOMB_X12_Y17_N12
\mips_cpu|dp|rf|Mux18~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~10_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux18~9_combout\ & ((\mips_cpu|dp|rf|R30\(13)))) # (!\mips_cpu|dp|rf|Mux18~9_combout\ & (\mips_cpu|dp|rf|R26\(13))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux18~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux18~9_combout\,
	datac => \mips_cpu|dp|rf|R26\(13),
	datad => \mips_cpu|dp|rf|R30\(13),
	combout => \mips_cpu|dp|rf|Mux18~10_combout\);

-- Location: LCCOMB_X11_Y19_N8
\mips_cpu|dp|rf|Mux18~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~16_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R27\(13))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R19\(13)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R27\(13),
	datad => \mips_cpu|dp|rf|R19\(13),
	combout => \mips_cpu|dp|rf|Mux18~16_combout\);

-- Location: LCCOMB_X11_Y22_N24
\mips_cpu|dp|rf|Mux18~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~17_combout\ = (\mips_cpu|dp|rf|Mux18~16_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\) # ((\mips_cpu|dp|rf|R31\(13))))) # (!\mips_cpu|dp|rf|Mux18~16_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R23\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux18~16_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R23\(13),
	datad => \mips_cpu|dp|rf|R31\(13),
	combout => \mips_cpu|dp|rf|Mux18~17_combout\);

-- Location: LCCOMB_X16_Y17_N28
\mips_cpu|dp|rf|Mux18~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(13))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R20\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R16\(13),
	datac => \mips_cpu|dp|rf|R20\(13),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux18~13_combout\);

-- Location: LCCOMB_X17_Y17_N30
\mips_cpu|dp|rf|Mux18~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux18~13_combout\ & ((\mips_cpu|dp|rf|R28\(13)))) # (!\mips_cpu|dp|rf|Mux18~13_combout\ & (\mips_cpu|dp|rf|R24\(13))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ 
-- & (\mips_cpu|dp|rf|Mux18~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux18~13_combout\,
	datac => \mips_cpu|dp|rf|R24\(13),
	datad => \mips_cpu|dp|rf|R28\(13),
	combout => \mips_cpu|dp|rf|Mux18~14_combout\);

-- Location: LCCOMB_X16_Y16_N26
\mips_cpu|dp|rf|Mux18~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~11_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R25\(13)) # ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R17\(13) & 
-- \mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R25\(13),
	datac => \mips_cpu|dp|rf|R17\(13),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux18~11_combout\);

-- Location: LCCOMB_X17_Y16_N18
\mips_cpu|dp|rf|Mux18~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~12_combout\ = (\mips_cpu|dp|rf|Mux18~11_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\) # ((\mips_cpu|dp|rf|R29\(13))))) # (!\mips_cpu|dp|rf|Mux18~11_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & 
-- ((\mips_cpu|dp|rf|R21\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux18~11_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R29\(13),
	datad => \mips_cpu|dp|rf|R21\(13),
	combout => \mips_cpu|dp|rf|Mux18~12_combout\);

-- Location: LCCOMB_X22_Y20_N12
\mips_cpu|dp|rf|Mux18~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~15_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|Mux18~12_combout\) # (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|Mux18~14_combout\ & 
-- ((!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux18~14_combout\,
	datab => \mips_cpu|dp|rf|Mux18~12_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux18~15_combout\);

-- Location: LCCOMB_X22_Y20_N22
\mips_cpu|dp|rf|Mux18~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~18_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux18~15_combout\ & ((\mips_cpu|dp|rf|Mux18~17_combout\))) # (!\mips_cpu|dp|rf|Mux18~15_combout\ & (\mips_cpu|dp|rf|Mux18~10_combout\)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|Mux18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux18~10_combout\,
	datac => \mips_cpu|dp|rf|Mux18~17_combout\,
	datad => \mips_cpu|dp|rf|Mux18~15_combout\,
	combout => \mips_cpu|dp|rf|Mux18~18_combout\);

-- Location: LCCOMB_X22_Y20_N24
\mips_cpu|dp|rf|Mux18~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~19_combout\ = (\mips_cpu|dp|rf|Mux18~8_combout\ & (((\mips_cpu|dp|rf|Mux18~18_combout\) # (!\mips_cpu|dp|rf|Mux7~0_combout\)))) # (!\mips_cpu|dp|rf|Mux18~8_combout\ & (\mips_cpu|dp|rf|Mux18~1_combout\ & 
-- ((\mips_cpu|dp|rf|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux18~8_combout\,
	datab => \mips_cpu|dp|rf|Mux18~1_combout\,
	datac => \mips_cpu|dp|rf|Mux18~18_combout\,
	datad => \mips_cpu|dp|rf|Mux7~0_combout\,
	combout => \mips_cpu|dp|rf|Mux18~19_combout\);

-- Location: FF_X28_Y21_N25
\mips_cpu|dp|ID_EX|q[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[60]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux18~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(60));

-- Location: LCCOMB_X28_Y21_N20
\mips_cpu|dp|fwd_after_writedata|y[13]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[13]~57_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & ((\mips_cpu|dp|ID_EX|q\(60)) # ((\mips_cpu|fwd|ForwardD[0]~6_combout\ & \mips_cpu|dp|EX_MEM|q\(50))))) # 
-- (!\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & (((\mips_cpu|fwd|ForwardD[0]~6_combout\ & \mips_cpu|dp|EX_MEM|q\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(60),
	datac => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(50),
	combout => \mips_cpu|dp|fwd_after_writedata|y[13]~57_combout\);

-- Location: LCCOMB_X28_Y21_N16
\mips_cpu|dp|alu|b2[13]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[13]~45_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ ((((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|fwd_after_writedata|y[13]~57_combout\)) # (!\mips_cpu|dp|alu|b2[13]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|alu|b2[13]~44_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[13]~57_combout\,
	combout => \mips_cpu|dp|alu|b2[13]~45_combout\);

-- Location: LCCOMB_X30_Y21_N14
\mips_cpu|dp|alu|Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~30_combout\ = (\mips_cpu|dp|fwd_after_srca|y[14]~61_combout\ & ((\mips_cpu|dp|alu|b2[14]~43_combout\ & (\mips_cpu|dp|alu|Add0~29\ & VCC)) # (!\mips_cpu|dp|alu|b2[14]~43_combout\ & (!\mips_cpu|dp|alu|Add0~29\)))) # 
-- (!\mips_cpu|dp|fwd_after_srca|y[14]~61_combout\ & ((\mips_cpu|dp|alu|b2[14]~43_combout\ & (!\mips_cpu|dp|alu|Add0~29\)) # (!\mips_cpu|dp|alu|b2[14]~43_combout\ & ((\mips_cpu|dp|alu|Add0~29\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~31\ = CARRY((\mips_cpu|dp|fwd_after_srca|y[14]~61_combout\ & (!\mips_cpu|dp|alu|b2[14]~43_combout\ & !\mips_cpu|dp|alu|Add0~29\)) # (!\mips_cpu|dp|fwd_after_srca|y[14]~61_combout\ & ((!\mips_cpu|dp|alu|Add0~29\) # 
-- (!\mips_cpu|dp|alu|b2[14]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[14]~61_combout\,
	datab => \mips_cpu|dp|alu|b2[14]~43_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~29\,
	combout => \mips_cpu|dp|alu|Add0~30_combout\,
	cout => \mips_cpu|dp|alu|Add0~31\);

-- Location: LCCOMB_X29_Y18_N22
\mips_cpu|dp|alu|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux16~1_combout\ = (\mips_cpu|dp|alu|Mux16~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux16~0_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|alu|Add0~32_combout\,
	combout => \mips_cpu|dp|alu|Mux16~1_combout\);

-- Location: FF_X29_Y18_N23
\mips_cpu|dp|EX_MEM|q[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux16~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(52));

-- Location: FF_X23_Y19_N21
\mips_cpu|dp|MEM_WB|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(52),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(20));

-- Location: LCCOMB_X27_Y21_N28
\Timer|CompareR~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~19_combout\ = (\mips_cpu|dp|EX_MEM|q\(20)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \mips_cpu|dp|EX_MEM|q\(20),
	combout => \Timer|CompareR~19_combout\);

-- Location: FF_X27_Y21_N29
\Timer|CompareR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~19_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(15));

-- Location: LCCOMB_X27_Y21_N24
\mips_cpu|dp|MEM_WB|q[52]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[52]~19_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(15)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(15),
	datab => \Timer|CompareR\(15),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[52]~19_combout\);

-- Location: FF_X27_Y21_N25
\mips_cpu|dp|MEM_WB|q[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[52]~19_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(15),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(52));

-- Location: LCCOMB_X23_Y19_N20
\mips_cpu|dp|ID_EX|q[62]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[62]~28_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(52)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(20),
	datad => \mips_cpu|dp|MEM_WB|q\(52),
	combout => \mips_cpu|dp|ID_EX|q[62]~28_combout\);

-- Location: LCCOMB_X24_Y17_N26
\mips_cpu|dp|pcadd1|y[14]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[14]~24_combout\ = (\mips_cpu|dp|pcreg|q\(14) & (\mips_cpu|dp|pcadd1|y[13]~23\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(14) & (!\mips_cpu|dp|pcadd1|y[13]~23\ & VCC))
-- \mips_cpu|dp|pcadd1|y[14]~25\ = CARRY((\mips_cpu|dp|pcreg|q\(14) & !\mips_cpu|dp|pcadd1|y[13]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(14),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[13]~23\,
	combout => \mips_cpu|dp|pcadd1|y[14]~24_combout\,
	cout => \mips_cpu|dp|pcadd1|y[14]~25\);

-- Location: FF_X24_Y17_N27
\mips_cpu|dp|IF_ID_pcplus4|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[14]~24_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(14));

-- Location: LCCOMB_X22_Y18_N12
\mips_cpu|dp|wd_mux|y[14]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[14]~29_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(14))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[61]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(14),
	datad => \mips_cpu|dp|ID_EX|q[61]~29_combout\,
	combout => \mips_cpu|dp|wd_mux|y[14]~29_combout\);

-- Location: FF_X21_Y24_N31
\mips_cpu|dp|rf|R10[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(14));

-- Location: FF_X20_Y25_N31
\mips_cpu|dp|rf|R11[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(14));

-- Location: FF_X21_Y24_N25
\mips_cpu|dp|rf|R8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(14));

-- Location: FF_X20_Y25_N21
\mips_cpu|dp|rf|R9[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(14));

-- Location: LCCOMB_X21_Y24_N24
\mips_cpu|dp|rf|Mux17~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R9\(14)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R8\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(14),
	datad => \mips_cpu|dp|rf|R9\(14),
	combout => \mips_cpu|dp|rf|Mux17~6_combout\);

-- Location: LCCOMB_X20_Y25_N30
\mips_cpu|dp|rf|Mux17~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~7_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux17~6_combout\ & ((\mips_cpu|dp|rf|R11\(14)))) # (!\mips_cpu|dp|rf|Mux17~6_combout\ & (\mips_cpu|dp|rf|R10\(14))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R10\(14),
	datac => \mips_cpu|dp|rf|R11\(14),
	datad => \mips_cpu|dp|rf|Mux17~6_combout\,
	combout => \mips_cpu|dp|rf|Mux17~7_combout\);

-- Location: FF_X20_Y20_N19
\mips_cpu|dp|rf|R14[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(14));

-- Location: FF_X17_Y20_N3
\mips_cpu|dp|rf|R12[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(14));

-- Location: LCCOMB_X17_Y20_N2
\mips_cpu|dp|rf|Mux17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R14\(14)) # ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|R12\(14) & 
-- !\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(14),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R12\(14),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux17~4_combout\);

-- Location: FF_X22_Y18_N13
\mips_cpu|dp|rf|R15[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(14));

-- Location: FF_X20_Y20_N21
\mips_cpu|dp|rf|R13[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(14));

-- Location: LCCOMB_X17_Y18_N16
\mips_cpu|dp|rf|Mux17~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~5_combout\ = (\mips_cpu|dp|rf|Mux17~4_combout\ & ((\mips_cpu|dp|rf|R15\(14)) # ((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux17~4_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & \mips_cpu|dp|rf|R13\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~4_combout\,
	datab => \mips_cpu|dp|rf|R15\(14),
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|R13\(14),
	combout => \mips_cpu|dp|rf|Mux17~5_combout\);

-- Location: LCCOMB_X17_Y18_N2
\mips_cpu|dp|rf|Mux17~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & (((\mips_cpu|dp|rf|Mux7~4_combout\) # (\mips_cpu|dp|rf|Mux17~5_combout\)))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux17~7_combout\ & 
-- (!\mips_cpu|dp|rf|Mux7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux17~7_combout\,
	datac => \mips_cpu|dp|rf|Mux7~4_combout\,
	datad => \mips_cpu|dp|rf|Mux17~5_combout\,
	combout => \mips_cpu|dp|rf|Mux17~8_combout\);

-- Location: FF_X12_Y19_N13
\mips_cpu|dp|rf|R23[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(14));

-- Location: FF_X11_Y19_N13
\mips_cpu|dp|rf|R27[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(14));

-- Location: FF_X11_Y19_N23
\mips_cpu|dp|rf|R19[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(14));

-- Location: LCCOMB_X11_Y19_N22
\mips_cpu|dp|rf|Mux17~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R27\(14)) # ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R19\(14) & 
-- \mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(14),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R19\(14),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux17~16_combout\);

-- Location: FF_X12_Y19_N15
\mips_cpu|dp|rf|R31[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(14));

-- Location: LCCOMB_X12_Y19_N14
\mips_cpu|dp|rf|Mux17~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~17_combout\ = (\mips_cpu|dp|rf|Mux17~16_combout\ & (((\mips_cpu|dp|rf|R31\(14)) # (\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux17~16_combout\ & (\mips_cpu|dp|rf|R23\(14) & 
-- ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R23\(14),
	datab => \mips_cpu|dp|rf|Mux17~16_combout\,
	datac => \mips_cpu|dp|rf|R31\(14),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux17~17_combout\);

-- Location: FF_X11_Y17_N7
\mips_cpu|dp|rf|R18[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(14));

-- Location: FF_X11_Y17_N13
\mips_cpu|dp|rf|R22[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(14));

-- Location: LCCOMB_X11_Y17_N6
\mips_cpu|dp|rf|Mux17~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R18\(14)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\) # 
-- ((\mips_cpu|dp|rf|R22\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R18\(14),
	datad => \mips_cpu|dp|rf|R22\(14),
	combout => \mips_cpu|dp|rf|Mux17~11_combout\);

-- Location: FF_X12_Y17_N11
\mips_cpu|dp|rf|R30[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(14));

-- Location: FF_X12_Y17_N25
\mips_cpu|dp|rf|R26[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(14));

-- Location: LCCOMB_X12_Y17_N10
\mips_cpu|dp|rf|Mux17~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~12_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux17~11_combout\ & (\mips_cpu|dp|rf|R30\(14))) # (!\mips_cpu|dp|rf|Mux17~11_combout\ & ((\mips_cpu|dp|rf|R26\(14)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ 
-- & (\mips_cpu|dp|rf|Mux17~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux17~11_combout\,
	datac => \mips_cpu|dp|rf|R30\(14),
	datad => \mips_cpu|dp|rf|R26\(14),
	combout => \mips_cpu|dp|rf|Mux17~12_combout\);

-- Location: FF_X11_Y20_N23
\mips_cpu|dp|rf|R24[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(14));

-- Location: FF_X11_Y20_N17
\mips_cpu|dp|rf|R28[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(14));

-- Location: FF_X12_Y20_N21
\mips_cpu|dp|rf|R20[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(14));

-- Location: FF_X12_Y20_N23
\mips_cpu|dp|rf|R16[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(14));

-- Location: LCCOMB_X12_Y20_N22
\mips_cpu|dp|rf|Mux17~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R16\(14)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R20\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R20\(14),
	datac => \mips_cpu|dp|rf|R16\(14),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux17~13_combout\);

-- Location: LCCOMB_X11_Y20_N16
\mips_cpu|dp|rf|Mux17~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux17~13_combout\ & ((\mips_cpu|dp|rf|R28\(14)))) # (!\mips_cpu|dp|rf|Mux17~13_combout\ & (\mips_cpu|dp|rf|R24\(14))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ 
-- & (((\mips_cpu|dp|rf|Mux17~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R24\(14),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R28\(14),
	datad => \mips_cpu|dp|rf|Mux17~13_combout\,
	combout => \mips_cpu|dp|rf|Mux17~14_combout\);

-- Location: LCCOMB_X11_Y20_N18
\mips_cpu|dp|rf|Mux17~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux17~12_combout\) # ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- \mips_cpu|dp|rf|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~12_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux17~14_combout\,
	combout => \mips_cpu|dp|rf|Mux17~15_combout\);

-- Location: FF_X19_Y16_N23
\mips_cpu|dp|rf|R29[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(14));

-- Location: FF_X19_Y16_N13
\mips_cpu|dp|rf|R21[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(14));

-- Location: FF_X16_Y16_N13
\mips_cpu|dp|rf|R25[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(14));

-- Location: FF_X16_Y16_N7
\mips_cpu|dp|rf|R17[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(14));

-- Location: LCCOMB_X16_Y16_N12
\mips_cpu|dp|rf|Mux17~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~9_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R25\(14))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & 
-- ((\mips_cpu|dp|rf|R17\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R25\(14),
	datad => \mips_cpu|dp|rf|R17\(14),
	combout => \mips_cpu|dp|rf|Mux17~9_combout\);

-- Location: LCCOMB_X19_Y16_N12
\mips_cpu|dp|rf|Mux17~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~10_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux17~9_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux17~9_combout\ & (\mips_cpu|dp|rf|R29\(14))) # 
-- (!\mips_cpu|dp|rf|Mux17~9_combout\ & ((\mips_cpu|dp|rf|R21\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(14),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R21\(14),
	datad => \mips_cpu|dp|rf|Mux17~9_combout\,
	combout => \mips_cpu|dp|rf|Mux17~10_combout\);

-- Location: LCCOMB_X19_Y24_N8
\mips_cpu|dp|rf|Mux17~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~18_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux17~15_combout\ & (\mips_cpu|dp|rf|Mux17~17_combout\)) # (!\mips_cpu|dp|rf|Mux17~15_combout\ & ((\mips_cpu|dp|rf|Mux17~10_combout\))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|Mux17~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~17_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|Mux17~15_combout\,
	datad => \mips_cpu|dp|rf|Mux17~10_combout\,
	combout => \mips_cpu|dp|rf|Mux17~18_combout\);

-- Location: FF_X19_Y24_N23
\mips_cpu|dp|rf|R3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(14));

-- Location: FF_X15_Y20_N21
\mips_cpu|dp|rf|R4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(14));

-- Location: FF_X17_Y20_N17
\mips_cpu|dp|rf|R6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(14));

-- Location: LCCOMB_X17_Y20_N16
\mips_cpu|dp|rf|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|R6\(14)) # (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R4\(14) & 
-- ((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R4\(14),
	datac => \mips_cpu|dp|rf|R6\(14),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux17~0_combout\);

-- Location: FF_X16_Y20_N27
\mips_cpu|dp|rf|R5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(14));

-- Location: FF_X16_Y20_N21
\mips_cpu|dp|rf|R7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(14));

-- Location: LCCOMB_X16_Y20_N26
\mips_cpu|dp|rf|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~1_combout\ = (\mips_cpu|dp|rf|Mux17~0_combout\ & (((\mips_cpu|dp|rf|R7\(14))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\))) # (!\mips_cpu|dp|rf|Mux17~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R5\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R5\(14),
	datad => \mips_cpu|dp|rf|R7\(14),
	combout => \mips_cpu|dp|rf|Mux17~1_combout\);

-- Location: FF_X16_Y24_N17
\mips_cpu|dp|rf|R1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(14));

-- Location: LCCOMB_X16_Y21_N30
\mips_cpu|dp|rf|Mux17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~2_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux17~1_combout\) # ((!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|R1\(14) & \mips_cpu|dp|rf|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~1_combout\,
	datab => \mips_cpu|dp|rf|Mux7~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(14),
	datad => \mips_cpu|dp|rf|Mux7~2_combout\,
	combout => \mips_cpu|dp|rf|Mux17~2_combout\);

-- Location: FF_X19_Y24_N29
\mips_cpu|dp|rf|R2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[14]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(14));

-- Location: LCCOMB_X19_Y24_N28
\mips_cpu|dp|rf|Mux17~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~3_combout\ = (\mips_cpu|dp|rf|Mux17~2_combout\ & ((\mips_cpu|dp|rf|R3\(14)) # ((\mips_cpu|dp|rf|Mux7~1_combout\)))) # (!\mips_cpu|dp|rf|Mux17~2_combout\ & (((\mips_cpu|dp|rf|R2\(14) & !\mips_cpu|dp|rf|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(14),
	datab => \mips_cpu|dp|rf|Mux17~2_combout\,
	datac => \mips_cpu|dp|rf|R2\(14),
	datad => \mips_cpu|dp|rf|Mux7~1_combout\,
	combout => \mips_cpu|dp|rf|Mux17~3_combout\);

-- Location: LCCOMB_X19_Y24_N10
\mips_cpu|dp|rf|Mux17~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~19_combout\ = (\mips_cpu|dp|rf|Mux17~8_combout\ & (((\mips_cpu|dp|rf|Mux17~18_combout\)) # (!\mips_cpu|dp|rf|Mux7~4_combout\))) # (!\mips_cpu|dp|rf|Mux17~8_combout\ & (\mips_cpu|dp|rf|Mux7~4_combout\ & 
-- ((\mips_cpu|dp|rf|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~8_combout\,
	datab => \mips_cpu|dp|rf|Mux7~4_combout\,
	datac => \mips_cpu|dp|rf|Mux17~18_combout\,
	datad => \mips_cpu|dp|rf|Mux17~3_combout\,
	combout => \mips_cpu|dp|rf|Mux17~19_combout\);

-- Location: LCCOMB_X26_Y17_N28
\mips_cpu|dp|pcmux|y[14]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[14]~58_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID|q\(12)))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd1|y[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|pcadd1|y[14]~24_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(12),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[14]~58_combout\);

-- Location: LCCOMB_X23_Y17_N10
\mips_cpu|dp|ID_EX_pcplus4|q[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[14]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(14),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[14]~feeder_combout\);

-- Location: FF_X23_Y17_N11
\mips_cpu|dp|ID_EX_pcplus4|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[14]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(14));

-- Location: LCCOMB_X27_Y17_N26
\mips_cpu|dp|pcadd2|y[14]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[14]~24_combout\ = ((\mips_cpu|dp|IF_ID|q\(12) $ (\mips_cpu|dp|ID_EX_pcplus4|q\(14) $ (!\mips_cpu|dp|pcadd2|y[13]~23\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[14]~25\ = CARRY((\mips_cpu|dp|IF_ID|q\(12) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(14)) # (!\mips_cpu|dp|pcadd2|y[13]~23\))) # (!\mips_cpu|dp|IF_ID|q\(12) & (\mips_cpu|dp|ID_EX_pcplus4|q\(14) & !\mips_cpu|dp|pcadd2|y[13]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(12),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(14),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[13]~23\,
	combout => \mips_cpu|dp|pcadd2|y[14]~24_combout\,
	cout => \mips_cpu|dp|pcadd2|y[14]~25\);

-- Location: LCCOMB_X26_Y17_N4
\mips_cpu|dp|pcmux|y[14]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[14]~59_combout\ = (\mips_cpu|dp|pcmux|y[14]~58_combout\ & ((\mips_cpu|dp|rf|Mux17~19_combout\) # ((!\mips_cpu|dp|pcreg|q[14]~1_combout\)))) # (!\mips_cpu|dp|pcmux|y[14]~58_combout\ & (((\mips_cpu|dp|pcreg|q[14]~1_combout\ & 
-- \mips_cpu|dp|pcadd2|y[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~19_combout\,
	datab => \mips_cpu|dp|pcmux|y[14]~58_combout\,
	datac => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datad => \mips_cpu|dp|pcadd2|y[14]~24_combout\,
	combout => \mips_cpu|dp|pcmux|y[14]~59_combout\);

-- Location: FF_X26_Y17_N5
\mips_cpu|dp|pcreg|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[14]~59_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(14));

-- Location: LCCOMB_X24_Y17_N28
\mips_cpu|dp|pcadd1|y[15]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[15]~26_combout\ = (\mips_cpu|dp|pcreg|q\(15) & (!\mips_cpu|dp|pcadd1|y[14]~25\)) # (!\mips_cpu|dp|pcreg|q\(15) & ((\mips_cpu|dp|pcadd1|y[14]~25\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[15]~27\ = CARRY((!\mips_cpu|dp|pcadd1|y[14]~25\) # (!\mips_cpu|dp|pcreg|q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(15),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[14]~25\,
	combout => \mips_cpu|dp|pcadd1|y[15]~26_combout\,
	cout => \mips_cpu|dp|pcadd1|y[15]~27\);

-- Location: FF_X24_Y17_N29
\mips_cpu|dp|IF_ID_pcplus4|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[15]~26_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(15));

-- Location: LCCOMB_X24_Y19_N18
\mips_cpu|dp|wd_mux|y[15]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[15]~28_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(15)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|ID_EX|q[62]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ID_EX|q[62]~28_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(15),
	combout => \mips_cpu|dp|wd_mux|y[15]~28_combout\);

-- Location: FF_X11_Y17_N3
\mips_cpu|dp|rf|R18[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[15]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(15));

-- Location: LCCOMB_X11_Y17_N0
\mips_cpu|dp|rf|Mux16~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R18\(15) & ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R22\(15)) # 
-- (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R18\(15),
	datac => \mips_cpu|dp|rf|R22\(15),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux16~9_combout\);

-- Location: LCCOMB_X12_Y17_N20
\mips_cpu|dp|rf|Mux16~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~10_combout\ = (\mips_cpu|dp|rf|Mux16~9_combout\ & ((\mips_cpu|dp|rf|R30\(15)) # ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux16~9_combout\ & (((\mips_cpu|dp|rf|R26\(15) & \mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~9_combout\,
	datab => \mips_cpu|dp|rf|R30\(15),
	datac => \mips_cpu|dp|rf|R26\(15),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux16~10_combout\);

-- Location: LCCOMB_X16_Y16_N2
\mips_cpu|dp|rf|Mux16~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~11_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R25\(15)) # ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R17\(15) & 
-- \mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R25\(15),
	datac => \mips_cpu|dp|rf|R17\(15),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux16~11_combout\);

-- Location: LCCOMB_X17_Y16_N14
\mips_cpu|dp|rf|Mux16~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~12_combout\ = (\mips_cpu|dp|rf|Mux16~11_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\) # ((\mips_cpu|dp|rf|R29\(15))))) # (!\mips_cpu|dp|rf|Mux16~11_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & 
-- ((\mips_cpu|dp|rf|R21\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~11_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R29\(15),
	datad => \mips_cpu|dp|rf|R21\(15),
	combout => \mips_cpu|dp|rf|Mux16~12_combout\);

-- Location: LCCOMB_X16_Y17_N8
\mips_cpu|dp|rf|Mux16~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~13_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(15) & ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R20\(15)) # 
-- (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(15),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R20\(15),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux16~13_combout\);

-- Location: LCCOMB_X17_Y17_N24
\mips_cpu|dp|rf|Mux16~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux16~13_combout\ & ((\mips_cpu|dp|rf|R28\(15)))) # (!\mips_cpu|dp|rf|Mux16~13_combout\ & (\mips_cpu|dp|rf|R24\(15))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ 
-- & (\mips_cpu|dp|rf|Mux16~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux16~13_combout\,
	datac => \mips_cpu|dp|rf|R24\(15),
	datad => \mips_cpu|dp|rf|R28\(15),
	combout => \mips_cpu|dp|rf|Mux16~14_combout\);

-- Location: LCCOMB_X17_Y18_N26
\mips_cpu|dp|rf|Mux16~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~15_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux16~12_combout\) # ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|Mux16~14_combout\ & 
-- !\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~12_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|Mux16~14_combout\,
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux16~15_combout\);

-- Location: LCCOMB_X11_Y19_N0
\mips_cpu|dp|rf|Mux16~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~16_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R27\(15))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R19\(15)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R27\(15),
	datad => \mips_cpu|dp|rf|R19\(15),
	combout => \mips_cpu|dp|rf|Mux16~16_combout\);

-- Location: LCCOMB_X11_Y22_N20
\mips_cpu|dp|rf|Mux16~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~17_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|Mux16~16_combout\)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux16~16_combout\ & ((\mips_cpu|dp|rf|R31\(15)))) # 
-- (!\mips_cpu|dp|rf|Mux16~16_combout\ & (\mips_cpu|dp|rf|R23\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux16~16_combout\,
	datac => \mips_cpu|dp|rf|R23\(15),
	datad => \mips_cpu|dp|rf|R31\(15),
	combout => \mips_cpu|dp|rf|Mux16~17_combout\);

-- Location: LCCOMB_X17_Y18_N12
\mips_cpu|dp|rf|Mux16~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~18_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux16~15_combout\ & ((\mips_cpu|dp|rf|Mux16~17_combout\))) # (!\mips_cpu|dp|rf|Mux16~15_combout\ & (\mips_cpu|dp|rf|Mux16~10_combout\)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|Mux16~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~10_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux16~15_combout\,
	datad => \mips_cpu|dp|rf|Mux16~17_combout\,
	combout => \mips_cpu|dp|rf|Mux16~18_combout\);

-- Location: LCCOMB_X21_Y25_N18
\mips_cpu|dp|rf|Mux16~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R10\(15))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R8\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(15),
	datad => \mips_cpu|dp|rf|R10\(15),
	combout => \mips_cpu|dp|rf|Mux16~6_combout\);

-- Location: LCCOMB_X20_Y25_N26
\mips_cpu|dp|rf|Mux16~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~7_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux16~6_combout\ & ((\mips_cpu|dp|rf|R11\(15)))) # (!\mips_cpu|dp|rf|Mux16~6_combout\ & (\mips_cpu|dp|rf|R9\(15))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R9\(15),
	datac => \mips_cpu|dp|rf|R11\(15),
	datad => \mips_cpu|dp|rf|Mux16~6_combout\,
	combout => \mips_cpu|dp|rf|Mux16~7_combout\);

-- Location: LCCOMB_X15_Y21_N24
\mips_cpu|dp|rf|Mux16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~2_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\) # ((\mips_cpu|dp|rf|R5\(15))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- ((\mips_cpu|dp|rf|R4\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(15),
	datad => \mips_cpu|dp|rf|R4\(15),
	combout => \mips_cpu|dp|rf|Mux16~2_combout\);

-- Location: LCCOMB_X16_Y21_N24
\mips_cpu|dp|rf|Mux16~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~3_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & (((\mips_cpu|dp|rf|R7\(15))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R6\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(15),
	datad => \mips_cpu|dp|rf|R7\(15),
	combout => \mips_cpu|dp|rf|Mux16~3_combout\);

-- Location: LCCOMB_X16_Y21_N12
\mips_cpu|dp|rf|Mux16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~4_combout\ = (\mips_cpu|dp|rf|Mux7~2_combout\ & ((\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux16~3_combout\))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|R1\(15))))) # (!\mips_cpu|dp|rf|Mux7~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(15),
	datab => \mips_cpu|dp|rf|Mux7~2_combout\,
	datac => \mips_cpu|dp|rf|Mux7~3_combout\,
	datad => \mips_cpu|dp|rf|Mux16~3_combout\,
	combout => \mips_cpu|dp|rf|Mux16~4_combout\);

-- Location: LCCOMB_X17_Y24_N28
\mips_cpu|dp|rf|Mux16~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~5_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (((\mips_cpu|dp|rf|Mux16~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|R3\(15))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & 
-- ((\mips_cpu|dp|rf|R2\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(15),
	datab => \mips_cpu|dp|rf|Mux7~1_combout\,
	datac => \mips_cpu|dp|rf|R2\(15),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux16~5_combout\);

-- Location: LCCOMB_X17_Y18_N24
\mips_cpu|dp|rf|Mux16~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & (((\mips_cpu|dp|rf|Mux7~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux16~5_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux7~4_combout\ & (\mips_cpu|dp|rf|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~7_combout\,
	datab => \mips_cpu|dp|rf|Mux16~5_combout\,
	datac => \mips_cpu|dp|rf|Mux7~0_combout\,
	datad => \mips_cpu|dp|rf|Mux7~4_combout\,
	combout => \mips_cpu|dp|rf|Mux16~8_combout\);

-- Location: LCCOMB_X20_Y20_N22
\mips_cpu|dp|rf|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R13\(15)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R12\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(15),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(15),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux16~0_combout\);

-- Location: LCCOMB_X20_Y20_N8
\mips_cpu|dp|rf|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~1_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|R15\(15))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R14\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(15),
	datad => \mips_cpu|dp|rf|R15\(15),
	combout => \mips_cpu|dp|rf|Mux16~1_combout\);

-- Location: LCCOMB_X17_Y18_N14
\mips_cpu|dp|rf|Mux16~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~19_combout\ = (\mips_cpu|dp|rf|Mux16~8_combout\ & ((\mips_cpu|dp|rf|Mux16~18_combout\) # ((!\mips_cpu|dp|rf|Mux7~0_combout\)))) # (!\mips_cpu|dp|rf|Mux16~8_combout\ & (((\mips_cpu|dp|rf|Mux7~0_combout\ & 
-- \mips_cpu|dp|rf|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~18_combout\,
	datab => \mips_cpu|dp|rf|Mux16~8_combout\,
	datac => \mips_cpu|dp|rf|Mux7~0_combout\,
	datad => \mips_cpu|dp|rf|Mux16~1_combout\,
	combout => \mips_cpu|dp|rf|Mux16~19_combout\);

-- Location: FF_X23_Y24_N19
\mips_cpu|dp|ID_EX_pcplus4|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(15),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(15));

-- Location: LCCOMB_X27_Y17_N28
\mips_cpu|dp|pcadd2|y[15]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[15]~26_combout\ = (\mips_cpu|dp|ID_EX_pcplus4|q\(15) & ((\mips_cpu|dp|IF_ID|q\(13) & (\mips_cpu|dp|pcadd2|y[14]~25\ & VCC)) # (!\mips_cpu|dp|IF_ID|q\(13) & (!\mips_cpu|dp|pcadd2|y[14]~25\)))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(15) & 
-- ((\mips_cpu|dp|IF_ID|q\(13) & (!\mips_cpu|dp|pcadd2|y[14]~25\)) # (!\mips_cpu|dp|IF_ID|q\(13) & ((\mips_cpu|dp|pcadd2|y[14]~25\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[15]~27\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(15) & (!\mips_cpu|dp|IF_ID|q\(13) & !\mips_cpu|dp|pcadd2|y[14]~25\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(15) & ((!\mips_cpu|dp|pcadd2|y[14]~25\) # (!\mips_cpu|dp|IF_ID|q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(15),
	datab => \mips_cpu|dp|IF_ID|q\(13),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[14]~25\,
	combout => \mips_cpu|dp|pcadd2|y[15]~26_combout\,
	cout => \mips_cpu|dp|pcadd2|y[15]~27\);

-- Location: LCCOMB_X28_Y16_N28
\mips_cpu|dp|pcmux|y[15]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[15]~56_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID|q\(13)))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd1|y[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|pcadd1|y[15]~26_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(13),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[15]~56_combout\);

-- Location: LCCOMB_X28_Y16_N16
\mips_cpu|dp|pcmux|y[15]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[15]~57_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|pcmux|y[15]~56_combout\ & (\mips_cpu|dp|rf|Mux16~19_combout\)) # (!\mips_cpu|dp|pcmux|y[15]~56_combout\ & ((\mips_cpu|dp|pcadd2|y[15]~26_combout\))))) # 
-- (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|pcmux|y[15]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~19_combout\,
	datab => \mips_cpu|dp|pcadd2|y[15]~26_combout\,
	datac => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datad => \mips_cpu|dp|pcmux|y[15]~56_combout\,
	combout => \mips_cpu|dp|pcmux|y[15]~57_combout\);

-- Location: FF_X28_Y16_N17
\mips_cpu|dp|pcreg|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[15]~57_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(15));

-- Location: LCCOMB_X24_Y17_N30
\mips_cpu|dp|pcadd1|y[16]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[16]~28_combout\ = (\mips_cpu|dp|pcreg|q\(16) & (\mips_cpu|dp|pcadd1|y[15]~27\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(16) & (!\mips_cpu|dp|pcadd1|y[15]~27\ & VCC))
-- \mips_cpu|dp|pcadd1|y[16]~29\ = CARRY((\mips_cpu|dp|pcreg|q\(16) & !\mips_cpu|dp|pcadd1|y[15]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(16),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[15]~27\,
	combout => \mips_cpu|dp|pcadd1|y[16]~28_combout\,
	cout => \mips_cpu|dp|pcadd1|y[16]~29\);

-- Location: FF_X24_Y17_N31
\mips_cpu|dp|IF_ID_pcplus4|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[16]~28_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(16));

-- Location: LCCOMB_X23_Y17_N16
\mips_cpu|dp|ID_EX_pcplus4|q[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[16]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(16),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[16]~feeder_combout\);

-- Location: FF_X23_Y17_N17
\mips_cpu|dp|ID_EX_pcplus4|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[16]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(16));

-- Location: LCCOMB_X27_Y17_N30
\mips_cpu|dp|pcadd2|y[16]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[16]~28_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(16) $ (\mips_cpu|dp|IF_ID|q\(14) $ (!\mips_cpu|dp|pcadd2|y[15]~27\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[16]~29\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(16) & ((\mips_cpu|dp|IF_ID|q\(14)) # (!\mips_cpu|dp|pcadd2|y[15]~27\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(16) & (\mips_cpu|dp|IF_ID|q\(14) & !\mips_cpu|dp|pcadd2|y[15]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(16),
	datab => \mips_cpu|dp|IF_ID|q\(14),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[15]~27\,
	combout => \mips_cpu|dp|pcadd2|y[16]~28_combout\,
	cout => \mips_cpu|dp|pcadd2|y[16]~29\);

-- Location: LCCOMB_X17_Y20_N28
\mips_cpu|dp|rf|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R6\(16))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- ((\mips_cpu|dp|rf|R4\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R6\(16),
	datad => \mips_cpu|dp|rf|R4\(16),
	combout => \mips_cpu|dp|rf|Mux15~0_combout\);

-- Location: LCCOMB_X16_Y20_N30
\mips_cpu|dp|rf|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~1_combout\ = (\mips_cpu|dp|rf|Mux15~0_combout\ & ((\mips_cpu|dp|rf|R7\(16)) # ((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux15~0_combout\ & (((\mips_cpu|dp|rf|R5\(16) & \mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux15~0_combout\,
	datab => \mips_cpu|dp|rf|R7\(16),
	datac => \mips_cpu|dp|rf|R5\(16),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux15~1_combout\);

-- Location: LCCOMB_X17_Y24_N26
\mips_cpu|dp|rf|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~2_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|Mux15~1_combout\) # (!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|R1\(16) & (\mips_cpu|dp|rf|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(16),
	datab => \mips_cpu|dp|rf|Mux7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux7~2_combout\,
	datad => \mips_cpu|dp|rf|Mux15~1_combout\,
	combout => \mips_cpu|dp|rf|Mux15~2_combout\);

-- Location: LCCOMB_X17_Y24_N6
\mips_cpu|dp|rf|Mux15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~3_combout\ = (\mips_cpu|dp|rf|Mux15~2_combout\ & ((\mips_cpu|dp|rf|Mux7~1_combout\) # ((\mips_cpu|dp|rf|R3\(16))))) # (!\mips_cpu|dp|rf|Mux15~2_combout\ & (!\mips_cpu|dp|rf|Mux7~1_combout\ & (\mips_cpu|dp|rf|R2\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux15~2_combout\,
	datab => \mips_cpu|dp|rf|Mux7~1_combout\,
	datac => \mips_cpu|dp|rf|R2\(16),
	datad => \mips_cpu|dp|rf|R3\(16),
	combout => \mips_cpu|dp|rf|Mux15~3_combout\);

-- Location: LCCOMB_X11_Y17_N14
\mips_cpu|dp|rf|Mux15~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R18\(16) & !\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R22\(16)) # 
-- ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R22\(16),
	datac => \mips_cpu|dp|rf|R18\(16),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux15~11_combout\);

-- Location: LCCOMB_X12_Y17_N18
\mips_cpu|dp|rf|Mux15~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~12_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux15~11_combout\ & ((\mips_cpu|dp|rf|R30\(16)))) # (!\mips_cpu|dp|rf|Mux15~11_combout\ & (\mips_cpu|dp|rf|R26\(16))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ 
-- & (((\mips_cpu|dp|rf|Mux15~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R26\(16),
	datac => \mips_cpu|dp|rf|R30\(16),
	datad => \mips_cpu|dp|rf|Mux15~11_combout\,
	combout => \mips_cpu|dp|rf|Mux15~12_combout\);

-- Location: LCCOMB_X12_Y20_N2
\mips_cpu|dp|rf|Mux15~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R16\(16)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R20\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R20\(16),
	datac => \mips_cpu|dp|rf|R16\(16),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux15~13_combout\);

-- Location: LCCOMB_X11_Y20_N2
\mips_cpu|dp|rf|Mux15~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux15~13_combout\ & ((\mips_cpu|dp|rf|R28\(16)))) # (!\mips_cpu|dp|rf|Mux15~13_combout\ & (\mips_cpu|dp|rf|R24\(16))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ 
-- & (((\mips_cpu|dp|rf|Mux15~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R24\(16),
	datac => \mips_cpu|dp|rf|R28\(16),
	datad => \mips_cpu|dp|rf|Mux15~13_combout\,
	combout => \mips_cpu|dp|rf|Mux15~14_combout\);

-- Location: LCCOMB_X11_Y20_N4
\mips_cpu|dp|rf|Mux15~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~15_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|Mux15~12_combout\)) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux15~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux15~12_combout\,
	datad => \mips_cpu|dp|rf|Mux15~14_combout\,
	combout => \mips_cpu|dp|rf|Mux15~15_combout\);

-- Location: LCCOMB_X11_Y19_N14
\mips_cpu|dp|rf|Mux15~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~16_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R27\(16)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R19\(16))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R19\(16),
	datad => \mips_cpu|dp|rf|R27\(16),
	combout => \mips_cpu|dp|rf|Mux15~16_combout\);

-- Location: LCCOMB_X12_Y19_N10
\mips_cpu|dp|rf|Mux15~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~17_combout\ = (\mips_cpu|dp|rf|Mux15~16_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\) # ((\mips_cpu|dp|rf|R31\(16))))) # (!\mips_cpu|dp|rf|Mux15~16_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & 
-- ((\mips_cpu|dp|rf|R23\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux15~16_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R31\(16),
	datad => \mips_cpu|dp|rf|R23\(16),
	combout => \mips_cpu|dp|rf|Mux15~17_combout\);

-- Location: LCCOMB_X16_Y16_N20
\mips_cpu|dp|rf|Mux15~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~9_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R25\(16)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R17\(16) & 
-- ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R17\(16),
	datac => \mips_cpu|dp|rf|R25\(16),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux15~9_combout\);

-- Location: LCCOMB_X17_Y16_N16
\mips_cpu|dp|rf|Mux15~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~10_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux15~9_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux15~9_combout\ & (\mips_cpu|dp|rf|R29\(16))) # 
-- (!\mips_cpu|dp|rf|Mux15~9_combout\ & ((\mips_cpu|dp|rf|R21\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(16),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R21\(16),
	datad => \mips_cpu|dp|rf|Mux15~9_combout\,
	combout => \mips_cpu|dp|rf|Mux15~10_combout\);

-- Location: LCCOMB_X14_Y24_N28
\mips_cpu|dp|rf|Mux15~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~18_combout\ = (\mips_cpu|dp|rf|Mux15~15_combout\ & (((\mips_cpu|dp|rf|Mux15~17_combout\)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\))) # (!\mips_cpu|dp|rf|Mux15~15_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- ((\mips_cpu|dp|rf|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux15~15_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|Mux15~17_combout\,
	datad => \mips_cpu|dp|rf|Mux15~10_combout\,
	combout => \mips_cpu|dp|rf|Mux15~18_combout\);

-- Location: LCCOMB_X14_Y23_N6
\mips_cpu|dp|rf|Mux15~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R9\(16)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R8\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(16),
	datad => \mips_cpu|dp|rf|R9\(16),
	combout => \mips_cpu|dp|rf|Mux15~6_combout\);

-- Location: LCCOMB_X14_Y24_N22
\mips_cpu|dp|rf|Mux15~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~7_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux15~6_combout\ & ((\mips_cpu|dp|rf|R11\(16)))) # (!\mips_cpu|dp|rf|Mux15~6_combout\ & (\mips_cpu|dp|rf|R10\(16))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(16),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R11\(16),
	datad => \mips_cpu|dp|rf|Mux15~6_combout\,
	combout => \mips_cpu|dp|rf|Mux15~7_combout\);

-- Location: LCCOMB_X17_Y20_N30
\mips_cpu|dp|rf|Mux15~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R14\(16))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R12\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(16),
	datad => \mips_cpu|dp|rf|R14\(16),
	combout => \mips_cpu|dp|rf|Mux15~4_combout\);

-- Location: LCCOMB_X14_Y24_N24
\mips_cpu|dp|rf|Mux15~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~5_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux15~4_combout\ & ((\mips_cpu|dp|rf|R15\(16)))) # (!\mips_cpu|dp|rf|Mux15~4_combout\ & (\mips_cpu|dp|rf|R13\(16))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(16),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R15\(16),
	datad => \mips_cpu|dp|rf|Mux15~4_combout\,
	combout => \mips_cpu|dp|rf|Mux15~5_combout\);

-- Location: LCCOMB_X14_Y24_N2
\mips_cpu|dp|rf|Mux15~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~8_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux7~0_combout\)))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux15~5_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux15~7_combout\,
	datab => \mips_cpu|dp|rf|Mux15~5_combout\,
	datac => \mips_cpu|dp|rf|Mux7~4_combout\,
	datad => \mips_cpu|dp|rf|Mux7~0_combout\,
	combout => \mips_cpu|dp|rf|Mux15~8_combout\);

-- Location: LCCOMB_X14_Y24_N30
\mips_cpu|dp|rf|Mux15~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~19_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux15~8_combout\ & ((\mips_cpu|dp|rf|Mux15~18_combout\))) # (!\mips_cpu|dp|rf|Mux15~8_combout\ & (\mips_cpu|dp|rf|Mux15~3_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux15~3_combout\,
	datab => \mips_cpu|dp|rf|Mux15~18_combout\,
	datac => \mips_cpu|dp|rf|Mux7~4_combout\,
	datad => \mips_cpu|dp|rf|Mux15~8_combout\,
	combout => \mips_cpu|dp|rf|Mux15~19_combout\);

-- Location: LCCOMB_X28_Y16_N18
\mips_cpu|dp|pcmux|y[16]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[16]~54_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID|q\(14)))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd1|y[16]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|pcadd1|y[16]~28_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(14),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[16]~54_combout\);

-- Location: LCCOMB_X28_Y16_N6
\mips_cpu|dp|pcmux|y[16]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[16]~55_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|pcmux|y[16]~54_combout\ & ((\mips_cpu|dp|rf|Mux15~19_combout\))) # (!\mips_cpu|dp|pcmux|y[16]~54_combout\ & (\mips_cpu|dp|pcadd2|y[16]~28_combout\)))) # 
-- (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|pcmux|y[16]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[16]~28_combout\,
	datab => \mips_cpu|dp|rf|Mux15~19_combout\,
	datac => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datad => \mips_cpu|dp|pcmux|y[16]~54_combout\,
	combout => \mips_cpu|dp|pcmux|y[16]~55_combout\);

-- Location: FF_X28_Y16_N7
\mips_cpu|dp|pcreg|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[16]~55_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(16));

-- Location: LCCOMB_X24_Y16_N0
\mips_cpu|dp|pcadd1|y[17]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[17]~30_combout\ = (\mips_cpu|dp|pcreg|q\(17) & (!\mips_cpu|dp|pcadd1|y[16]~29\)) # (!\mips_cpu|dp|pcreg|q\(17) & ((\mips_cpu|dp|pcadd1|y[16]~29\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[17]~31\ = CARRY((!\mips_cpu|dp|pcadd1|y[16]~29\) # (!\mips_cpu|dp|pcreg|q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(17),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[16]~29\,
	combout => \mips_cpu|dp|pcadd1|y[17]~30_combout\,
	cout => \mips_cpu|dp|pcadd1|y[17]~31\);

-- Location: FF_X24_Y16_N1
\mips_cpu|dp|IF_ID_pcplus4|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[17]~30_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(17));

-- Location: LCCOMB_X24_Y20_N16
\mips_cpu|dp|wd_mux|y[17]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[17]~26_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(17))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[64]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(17),
	datab => \mips_cpu|dp|ID_EX|q[64]~26_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|wd_mux|y[17]~26_combout\);

-- Location: FF_X20_Y20_N31
\mips_cpu|dp|rf|R13[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[17]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(17));

-- Location: LCCOMB_X20_Y20_N30
\mips_cpu|dp|rf|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~0_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\) # ((\mips_cpu|dp|rf|R13\(17))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- ((\mips_cpu|dp|rf|R12\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(17),
	datad => \mips_cpu|dp|rf|R12\(17),
	combout => \mips_cpu|dp|rf|Mux14~0_combout\);

-- Location: LCCOMB_X20_Y20_N16
\mips_cpu|dp|rf|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~1_combout\ = (\mips_cpu|dp|rf|Mux14~0_combout\ & (((\mips_cpu|dp|rf|R15\(17))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux14~0_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R14\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux14~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(17),
	datad => \mips_cpu|dp|rf|R15\(17),
	combout => \mips_cpu|dp|rf|Mux14~1_combout\);

-- Location: LCCOMB_X11_Y19_N24
\mips_cpu|dp|rf|Mux14~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R27\(17)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R19\(17) & 
-- ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(17),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R27\(17),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux14~16_combout\);

-- Location: LCCOMB_X12_Y21_N16
\mips_cpu|dp|rf|Mux14~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~17_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|Mux14~16_combout\)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux14~16_combout\ & ((\mips_cpu|dp|rf|R31\(17)))) # 
-- (!\mips_cpu|dp|rf|Mux14~16_combout\ & (\mips_cpu|dp|rf|R23\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux14~16_combout\,
	datac => \mips_cpu|dp|rf|R23\(17),
	datad => \mips_cpu|dp|rf|R31\(17),
	combout => \mips_cpu|dp|rf|Mux14~17_combout\);

-- Location: LCCOMB_X11_Y17_N24
\mips_cpu|dp|rf|Mux14~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R18\(17))))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\) # 
-- ((\mips_cpu|dp|rf|R22\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R22\(17),
	datad => \mips_cpu|dp|rf|R18\(17),
	combout => \mips_cpu|dp|rf|Mux14~9_combout\);

-- Location: LCCOMB_X15_Y18_N24
\mips_cpu|dp|rf|Mux14~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~10_combout\ = (\mips_cpu|dp|rf|Mux14~9_combout\ & (((\mips_cpu|dp|rf|R30\(17))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\))) # (!\mips_cpu|dp|rf|Mux14~9_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R26\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux14~9_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(17),
	datad => \mips_cpu|dp|rf|R30\(17),
	combout => \mips_cpu|dp|rf|Mux14~10_combout\);

-- Location: LCCOMB_X16_Y17_N12
\mips_cpu|dp|rf|Mux14~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(17))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R20\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R16\(17),
	datac => \mips_cpu|dp|rf|R20\(17),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux14~13_combout\);

-- Location: LCCOMB_X17_Y17_N16
\mips_cpu|dp|rf|Mux14~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux14~13_combout\ & (\mips_cpu|dp|rf|R28\(17))) # (!\mips_cpu|dp|rf|Mux14~13_combout\ & ((\mips_cpu|dp|rf|R24\(17)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ 
-- & (((\mips_cpu|dp|rf|Mux14~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R28\(17),
	datac => \mips_cpu|dp|rf|R24\(17),
	datad => \mips_cpu|dp|rf|Mux14~13_combout\,
	combout => \mips_cpu|dp|rf|Mux14~14_combout\);

-- Location: LCCOMB_X16_Y16_N18
\mips_cpu|dp|rf|Mux14~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~11_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R25\(17)) # ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R17\(17) & 
-- \mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R25\(17),
	datac => \mips_cpu|dp|rf|R17\(17),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux14~11_combout\);

-- Location: LCCOMB_X17_Y16_N22
\mips_cpu|dp|rf|Mux14~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~12_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux14~11_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux14~11_combout\ & ((\mips_cpu|dp|rf|R29\(17)))) # 
-- (!\mips_cpu|dp|rf|Mux14~11_combout\ & (\mips_cpu|dp|rf|R21\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R21\(17),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R29\(17),
	datad => \mips_cpu|dp|rf|Mux14~11_combout\,
	combout => \mips_cpu|dp|rf|Mux14~12_combout\);

-- Location: LCCOMB_X19_Y25_N20
\mips_cpu|dp|rf|Mux14~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux14~12_combout\))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux14~14_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux14~12_combout\,
	combout => \mips_cpu|dp|rf|Mux14~15_combout\);

-- Location: LCCOMB_X19_Y25_N22
\mips_cpu|dp|rf|Mux14~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~18_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux14~15_combout\ & (\mips_cpu|dp|rf|Mux14~17_combout\)) # (!\mips_cpu|dp|rf|Mux14~15_combout\ & ((\mips_cpu|dp|rf|Mux14~10_combout\))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux14~17_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux14~10_combout\,
	datad => \mips_cpu|dp|rf|Mux14~15_combout\,
	combout => \mips_cpu|dp|rf|Mux14~18_combout\);

-- Location: LCCOMB_X15_Y21_N20
\mips_cpu|dp|rf|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~2_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\) # ((\mips_cpu|dp|rf|R5\(17))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- ((\mips_cpu|dp|rf|R4\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(17),
	datad => \mips_cpu|dp|rf|R4\(17),
	combout => \mips_cpu|dp|rf|Mux14~2_combout\);

-- Location: LCCOMB_X16_Y21_N26
\mips_cpu|dp|rf|Mux14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~3_combout\ = (\mips_cpu|dp|rf|Mux14~2_combout\ & (((\mips_cpu|dp|rf|R7\(17))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux14~2_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R6\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux14~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(17),
	datad => \mips_cpu|dp|rf|R7\(17),
	combout => \mips_cpu|dp|rf|Mux14~3_combout\);

-- Location: LCCOMB_X16_Y21_N14
\mips_cpu|dp|rf|Mux14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~4_combout\ = (\mips_cpu|dp|rf|Mux7~2_combout\ & ((\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|Mux14~3_combout\)) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|R1\(17)))))) # (!\mips_cpu|dp|rf|Mux7~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux14~3_combout\,
	datab => \mips_cpu|dp|rf|Mux7~2_combout\,
	datac => \mips_cpu|dp|rf|Mux7~3_combout\,
	datad => \mips_cpu|dp|rf|R1\(17),
	combout => \mips_cpu|dp|rf|Mux14~4_combout\);

-- Location: LCCOMB_X17_Y21_N14
\mips_cpu|dp|rf|Mux14~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~5_combout\ = (\mips_cpu|dp|rf|Mux14~4_combout\ & ((\mips_cpu|dp|rf|R3\(17)) # ((\mips_cpu|dp|rf|Mux7~1_combout\)))) # (!\mips_cpu|dp|rf|Mux14~4_combout\ & (((\mips_cpu|dp|rf|R2\(17) & !\mips_cpu|dp|rf|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux14~4_combout\,
	datab => \mips_cpu|dp|rf|R3\(17),
	datac => \mips_cpu|dp|rf|R2\(17),
	datad => \mips_cpu|dp|rf|Mux7~1_combout\,
	combout => \mips_cpu|dp|rf|Mux14~5_combout\);

-- Location: LCCOMB_X21_Y25_N6
\mips_cpu|dp|rf|Mux14~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R10\(17))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R8\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(17),
	datad => \mips_cpu|dp|rf|R10\(17),
	combout => \mips_cpu|dp|rf|Mux14~6_combout\);

-- Location: LCCOMB_X20_Y25_N22
\mips_cpu|dp|rf|Mux14~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~7_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux14~6_combout\ & ((\mips_cpu|dp|rf|R11\(17)))) # (!\mips_cpu|dp|rf|Mux14~6_combout\ & (\mips_cpu|dp|rf|R9\(17))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R9\(17),
	datac => \mips_cpu|dp|rf|R11\(17),
	datad => \mips_cpu|dp|rf|Mux14~6_combout\,
	combout => \mips_cpu|dp|rf|Mux14~7_combout\);

-- Location: LCCOMB_X19_Y25_N18
\mips_cpu|dp|rf|Mux14~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux7~4_combout\)) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux7~4_combout\ & (\mips_cpu|dp|rf|Mux14~5_combout\)) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & 
-- ((\mips_cpu|dp|rf|Mux14~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux7~4_combout\,
	datac => \mips_cpu|dp|rf|Mux14~5_combout\,
	datad => \mips_cpu|dp|rf|Mux14~7_combout\,
	combout => \mips_cpu|dp|rf|Mux14~8_combout\);

-- Location: LCCOMB_X19_Y25_N16
\mips_cpu|dp|rf|Mux14~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~19_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux14~8_combout\ & ((\mips_cpu|dp|rf|Mux14~18_combout\))) # (!\mips_cpu|dp|rf|Mux14~8_combout\ & (\mips_cpu|dp|rf|Mux14~1_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux7~0_combout\ & (((\mips_cpu|dp|rf|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux14~1_combout\,
	datac => \mips_cpu|dp|rf|Mux14~18_combout\,
	datad => \mips_cpu|dp|rf|Mux14~8_combout\,
	combout => \mips_cpu|dp|rf|Mux14~19_combout\);

-- Location: FF_X27_Y16_N1
\mips_cpu|dp|ID_EX_pcplus4|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(17),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(17));

-- Location: LCCOMB_X27_Y16_N0
\mips_cpu|dp|pcadd2|y[17]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[17]~30_combout\ = (\mips_cpu|dp|IF_ID|q\(15) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(17) & (\mips_cpu|dp|pcadd2|y[16]~29\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(17) & (!\mips_cpu|dp|pcadd2|y[16]~29\)))) # (!\mips_cpu|dp|IF_ID|q\(15) & 
-- ((\mips_cpu|dp|ID_EX_pcplus4|q\(17) & (!\mips_cpu|dp|pcadd2|y[16]~29\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(17) & ((\mips_cpu|dp|pcadd2|y[16]~29\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[17]~31\ = CARRY((\mips_cpu|dp|IF_ID|q\(15) & (!\mips_cpu|dp|ID_EX_pcplus4|q\(17) & !\mips_cpu|dp|pcadd2|y[16]~29\)) # (!\mips_cpu|dp|IF_ID|q\(15) & ((!\mips_cpu|dp|pcadd2|y[16]~29\) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(15),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(17),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[16]~29\,
	combout => \mips_cpu|dp|pcadd2|y[17]~30_combout\,
	cout => \mips_cpu|dp|pcadd2|y[17]~31\);

-- Location: LCCOMB_X28_Y16_N0
\mips_cpu|dp|pcmux|y[17]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[17]~52_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & (\mips_cpu|c|md|Selector8~1_combout\)) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID|q\(15))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcadd1|y[17]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(15),
	datad => \mips_cpu|dp|pcadd1|y[17]~30_combout\,
	combout => \mips_cpu|dp|pcmux|y[17]~52_combout\);

-- Location: LCCOMB_X28_Y16_N12
\mips_cpu|dp|pcmux|y[17]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[17]~53_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|pcmux|y[17]~52_combout\ & (\mips_cpu|dp|rf|Mux14~19_combout\)) # (!\mips_cpu|dp|pcmux|y[17]~52_combout\ & ((\mips_cpu|dp|pcadd2|y[17]~30_combout\))))) # 
-- (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|pcmux|y[17]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux14~19_combout\,
	datac => \mips_cpu|dp|pcadd2|y[17]~30_combout\,
	datad => \mips_cpu|dp|pcmux|y[17]~52_combout\,
	combout => \mips_cpu|dp|pcmux|y[17]~53_combout\);

-- Location: FF_X28_Y16_N13
\mips_cpu|dp|pcreg|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[17]~53_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(17));

-- Location: LCCOMB_X24_Y16_N2
\mips_cpu|dp|pcadd1|y[18]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[18]~32_combout\ = (\mips_cpu|dp|pcreg|q\(18) & (\mips_cpu|dp|pcadd1|y[17]~31\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(18) & (!\mips_cpu|dp|pcadd1|y[17]~31\ & VCC))
-- \mips_cpu|dp|pcadd1|y[18]~33\ = CARRY((\mips_cpu|dp|pcreg|q\(18) & !\mips_cpu|dp|pcadd1|y[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(18),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[17]~31\,
	combout => \mips_cpu|dp|pcadd1|y[18]~32_combout\,
	cout => \mips_cpu|dp|pcadd1|y[18]~33\);

-- Location: FF_X24_Y16_N3
\mips_cpu|dp|IF_ID_pcplus4|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[18]~32_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(18));

-- Location: LCCOMB_X27_Y19_N22
\mips_cpu|dp|wd_mux|y[18]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[18]~25_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(18))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[65]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(18),
	datab => \mips_cpu|dp|ID_EX|q[65]~25_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|wd_mux|y[18]~25_combout\);

-- Location: FF_X12_Y21_N5
\mips_cpu|dp|rf|R23[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[18]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(18));

-- Location: LCCOMB_X11_Y21_N14
\mips_cpu|dp|rf|Mux13~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~16_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R27\(18))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R19\(18)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R27\(18),
	datac => \mips_cpu|dp|rf|R19\(18),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux13~16_combout\);

-- Location: LCCOMB_X12_Y21_N22
\mips_cpu|dp|rf|Mux13~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~17_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux13~16_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux13~16_combout\ & ((\mips_cpu|dp|rf|R31\(18)))) # 
-- (!\mips_cpu|dp|rf|Mux13~16_combout\ & (\mips_cpu|dp|rf|R23\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R23\(18),
	datac => \mips_cpu|dp|rf|R31\(18),
	datad => \mips_cpu|dp|rf|Mux13~16_combout\,
	combout => \mips_cpu|dp|rf|Mux13~17_combout\);

-- Location: LCCOMB_X16_Y16_N4
\mips_cpu|dp|rf|Mux13~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R25\(18)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R17\(18))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(18),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R25\(18),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux13~9_combout\);

-- Location: LCCOMB_X17_Y16_N8
\mips_cpu|dp|rf|Mux13~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~10_combout\ = (\mips_cpu|dp|rf|Mux13~9_combout\ & ((\mips_cpu|dp|rf|R29\(18)) # ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux13~9_combout\ & (((\mips_cpu|dp|rf|R21\(18) & !\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(18),
	datab => \mips_cpu|dp|rf|Mux13~9_combout\,
	datac => \mips_cpu|dp|rf|R21\(18),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux13~10_combout\);

-- Location: LCCOMB_X12_Y20_N30
\mips_cpu|dp|rf|Mux13~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(18))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R20\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R16\(18),
	datad => \mips_cpu|dp|rf|R20\(18),
	combout => \mips_cpu|dp|rf|Mux13~13_combout\);

-- Location: LCCOMB_X11_Y20_N20
\mips_cpu|dp|rf|Mux13~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~14_combout\ = (\mips_cpu|dp|rf|Mux13~13_combout\ & (((\mips_cpu|dp|rf|R28\(18))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\))) # (!\mips_cpu|dp|rf|Mux13~13_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- ((\mips_cpu|dp|rf|R24\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux13~13_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R28\(18),
	datad => \mips_cpu|dp|rf|R24\(18),
	combout => \mips_cpu|dp|rf|Mux13~14_combout\);

-- Location: LCCOMB_X11_Y17_N22
\mips_cpu|dp|rf|Mux13~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R18\(18) & !\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R22\(18)) # 
-- ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R22\(18),
	datac => \mips_cpu|dp|rf|R18\(18),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux13~11_combout\);

-- Location: LCCOMB_X11_Y16_N6
\mips_cpu|dp|rf|Mux13~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~12_combout\ = (\mips_cpu|dp|rf|Mux13~11_combout\ & (((\mips_cpu|dp|rf|R30\(18))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\))) # (!\mips_cpu|dp|rf|Mux13~11_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- ((\mips_cpu|dp|rf|R26\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux13~11_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R30\(18),
	datad => \mips_cpu|dp|rf|R26\(18),
	combout => \mips_cpu|dp|rf|Mux13~12_combout\);

-- Location: LCCOMB_X11_Y20_N30
\mips_cpu|dp|rf|Mux13~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~15_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux13~12_combout\))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux13~14_combout\,
	datac => \mips_cpu|dp|rf|Mux13~12_combout\,
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux13~15_combout\);

-- Location: LCCOMB_X20_Y19_N20
\mips_cpu|dp|rf|Mux13~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~18_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux13~15_combout\ & (\mips_cpu|dp|rf|Mux13~17_combout\)) # (!\mips_cpu|dp|rf|Mux13~15_combout\ & ((\mips_cpu|dp|rf|Mux13~10_combout\))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|Mux13~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux13~17_combout\,
	datac => \mips_cpu|dp|rf|Mux13~10_combout\,
	datad => \mips_cpu|dp|rf|Mux13~15_combout\,
	combout => \mips_cpu|dp|rf|Mux13~18_combout\);

-- Location: LCCOMB_X17_Y22_N18
\mips_cpu|dp|rf|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~0_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R6\(18))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R4\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(18),
	datad => \mips_cpu|dp|rf|R4\(18),
	combout => \mips_cpu|dp|rf|Mux13~0_combout\);

-- Location: LCCOMB_X16_Y20_N18
\mips_cpu|dp|rf|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~1_combout\ = (\mips_cpu|dp|rf|Mux13~0_combout\ & (((\mips_cpu|dp|rf|R7\(18))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\))) # (!\mips_cpu|dp|rf|Mux13~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R5\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux13~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R5\(18),
	datad => \mips_cpu|dp|rf|R7\(18),
	combout => \mips_cpu|dp|rf|Mux13~1_combout\);

-- Location: LCCOMB_X17_Y24_N12
\mips_cpu|dp|rf|Mux13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~2_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|Mux13~1_combout\) # (!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|R1\(18) & (\mips_cpu|dp|rf|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(18),
	datab => \mips_cpu|dp|rf|Mux7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux7~2_combout\,
	datad => \mips_cpu|dp|rf|Mux13~1_combout\,
	combout => \mips_cpu|dp|rf|Mux13~2_combout\);

-- Location: LCCOMB_X17_Y24_N24
\mips_cpu|dp|rf|Mux13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~3_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (((\mips_cpu|dp|rf|Mux13~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux13~2_combout\ & (\mips_cpu|dp|rf|R3\(18))) # (!\mips_cpu|dp|rf|Mux13~2_combout\ & 
-- ((\mips_cpu|dp|rf|R2\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(18),
	datab => \mips_cpu|dp|rf|Mux7~1_combout\,
	datac => \mips_cpu|dp|rf|R2\(18),
	datad => \mips_cpu|dp|rf|Mux13~2_combout\,
	combout => \mips_cpu|dp|rf|Mux13~3_combout\);

-- Location: LCCOMB_X19_Y23_N2
\mips_cpu|dp|rf|Mux13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R14\(18))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R12\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(18),
	datad => \mips_cpu|dp|rf|R14\(18),
	combout => \mips_cpu|dp|rf|Mux13~4_combout\);

-- Location: LCCOMB_X20_Y19_N16
\mips_cpu|dp|rf|Mux13~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~5_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux13~4_combout\ & (\mips_cpu|dp|rf|R15\(18))) # (!\mips_cpu|dp|rf|Mux13~4_combout\ & ((\mips_cpu|dp|rf|R13\(18)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R15\(18),
	datac => \mips_cpu|dp|rf|R13\(18),
	datad => \mips_cpu|dp|rf|Mux13~4_combout\,
	combout => \mips_cpu|dp|rf|Mux13~5_combout\);

-- Location: LCCOMB_X21_Y24_N12
\mips_cpu|dp|rf|Mux13~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R9\(18)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R8\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(18),
	datad => \mips_cpu|dp|rf|R9\(18),
	combout => \mips_cpu|dp|rf|Mux13~6_combout\);

-- Location: LCCOMB_X20_Y25_N2
\mips_cpu|dp|rf|Mux13~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~7_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux13~6_combout\ & (\mips_cpu|dp|rf|R11\(18))) # (!\mips_cpu|dp|rf|Mux13~6_combout\ & ((\mips_cpu|dp|rf|R10\(18)))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux13~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux13~6_combout\,
	datac => \mips_cpu|dp|rf|R11\(18),
	datad => \mips_cpu|dp|rf|R10\(18),
	combout => \mips_cpu|dp|rf|Mux13~7_combout\);

-- Location: LCCOMB_X20_Y19_N2
\mips_cpu|dp|rf|Mux13~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~8_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux7~0_combout\)))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux13~5_combout\)) # (!\mips_cpu|dp|rf|Mux7~0_combout\ 
-- & ((\mips_cpu|dp|rf|Mux13~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~4_combout\,
	datab => \mips_cpu|dp|rf|Mux13~5_combout\,
	datac => \mips_cpu|dp|rf|Mux7~0_combout\,
	datad => \mips_cpu|dp|rf|Mux13~7_combout\,
	combout => \mips_cpu|dp|rf|Mux13~8_combout\);

-- Location: LCCOMB_X20_Y19_N30
\mips_cpu|dp|rf|Mux13~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~19_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux13~8_combout\ & (\mips_cpu|dp|rf|Mux13~18_combout\)) # (!\mips_cpu|dp|rf|Mux13~8_combout\ & ((\mips_cpu|dp|rf|Mux13~3_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux13~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~4_combout\,
	datab => \mips_cpu|dp|rf|Mux13~18_combout\,
	datac => \mips_cpu|dp|rf|Mux13~3_combout\,
	datad => \mips_cpu|dp|rf|Mux13~8_combout\,
	combout => \mips_cpu|dp|rf|Mux13~19_combout\);

-- Location: LCCOMB_X28_Y16_N4
\mips_cpu|dp|pcmux|y[18]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[18]~50_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & (\mips_cpu|c|md|Selector8~1_combout\)) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID|q\(16))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcadd1|y[18]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(16),
	datad => \mips_cpu|dp|pcadd1|y[18]~32_combout\,
	combout => \mips_cpu|dp|pcmux|y[18]~50_combout\);

-- Location: FF_X27_Y16_N3
\mips_cpu|dp|ID_EX_pcplus4|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(18),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(18));

-- Location: LCCOMB_X27_Y16_N2
\mips_cpu|dp|pcadd2|y[18]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[18]~32_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(18) $ (\mips_cpu|dp|sze|y[31]~0_combout\ $ (!\mips_cpu|dp|pcadd2|y[17]~31\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[18]~33\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(18) & ((\mips_cpu|dp|sze|y[31]~0_combout\) # (!\mips_cpu|dp|pcadd2|y[17]~31\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(18) & (\mips_cpu|dp|sze|y[31]~0_combout\ & 
-- !\mips_cpu|dp|pcadd2|y[17]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(18),
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[17]~31\,
	combout => \mips_cpu|dp|pcadd2|y[18]~32_combout\,
	cout => \mips_cpu|dp|pcadd2|y[18]~33\);

-- Location: LCCOMB_X28_Y16_N10
\mips_cpu|dp|pcmux|y[18]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[18]~51_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|pcmux|y[18]~50_combout\ & (\mips_cpu|dp|rf|Mux13~19_combout\)) # (!\mips_cpu|dp|pcmux|y[18]~50_combout\ & ((\mips_cpu|dp|pcadd2|y[18]~32_combout\))))) # 
-- (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|pcmux|y[18]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux13~19_combout\,
	datac => \mips_cpu|dp|pcmux|y[18]~50_combout\,
	datad => \mips_cpu|dp|pcadd2|y[18]~32_combout\,
	combout => \mips_cpu|dp|pcmux|y[18]~51_combout\);

-- Location: FF_X28_Y16_N11
\mips_cpu|dp|pcreg|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[18]~51_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(18));

-- Location: LCCOMB_X24_Y16_N4
\mips_cpu|dp|pcadd1|y[19]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[19]~34_combout\ = (\mips_cpu|dp|pcreg|q\(19) & (!\mips_cpu|dp|pcadd1|y[18]~33\)) # (!\mips_cpu|dp|pcreg|q\(19) & ((\mips_cpu|dp|pcadd1|y[18]~33\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[19]~35\ = CARRY((!\mips_cpu|dp|pcadd1|y[18]~33\) # (!\mips_cpu|dp|pcreg|q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(19),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[18]~33\,
	combout => \mips_cpu|dp|pcadd1|y[19]~34_combout\,
	cout => \mips_cpu|dp|pcadd1|y[19]~35\);

-- Location: LCCOMB_X24_Y16_N6
\mips_cpu|dp|pcadd1|y[20]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[20]~36_combout\ = (\mips_cpu|dp|pcreg|q\(20) & (\mips_cpu|dp|pcadd1|y[19]~35\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(20) & (!\mips_cpu|dp|pcadd1|y[19]~35\ & VCC))
-- \mips_cpu|dp|pcadd1|y[20]~37\ = CARRY((\mips_cpu|dp|pcreg|q\(20) & !\mips_cpu|dp|pcadd1|y[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(20),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[19]~35\,
	combout => \mips_cpu|dp|pcadd1|y[20]~36_combout\,
	cout => \mips_cpu|dp|pcadd1|y[20]~37\);

-- Location: LCCOMB_X24_Y16_N8
\mips_cpu|dp|pcadd1|y[21]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[21]~38_combout\ = (\mips_cpu|dp|pcreg|q\(21) & (!\mips_cpu|dp|pcadd1|y[20]~37\)) # (!\mips_cpu|dp|pcreg|q\(21) & ((\mips_cpu|dp|pcadd1|y[20]~37\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[21]~39\ = CARRY((!\mips_cpu|dp|pcadd1|y[20]~37\) # (!\mips_cpu|dp|pcreg|q\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(21),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[20]~37\,
	combout => \mips_cpu|dp|pcadd1|y[21]~38_combout\,
	cout => \mips_cpu|dp|pcadd1|y[21]~39\);

-- Location: LCCOMB_X24_Y16_N10
\mips_cpu|dp|pcadd1|y[22]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[22]~40_combout\ = (\mips_cpu|dp|pcreg|q\(22) & (\mips_cpu|dp|pcadd1|y[21]~39\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(22) & (!\mips_cpu|dp|pcadd1|y[21]~39\ & VCC))
-- \mips_cpu|dp|pcadd1|y[22]~41\ = CARRY((\mips_cpu|dp|pcreg|q\(22) & !\mips_cpu|dp|pcadd1|y[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(22),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[21]~39\,
	combout => \mips_cpu|dp|pcadd1|y[22]~40_combout\,
	cout => \mips_cpu|dp|pcadd1|y[22]~41\);

-- Location: FF_X24_Y16_N13
\mips_cpu|dp|IF_ID_pcplus4|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[23]~42_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(23));

-- Location: LCCOMB_X22_Y22_N20
\mips_cpu|dp|wd_mux|y[23]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[23]~20_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(23)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|ID_EX|q[70]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|ID_EX|q[70]~20_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(23),
	combout => \mips_cpu|dp|wd_mux|y[23]~20_combout\);

-- Location: FF_X20_Y25_N19
\mips_cpu|dp|rf|R11[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[23]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(23));

-- Location: LCCOMB_X20_Y25_N16
\mips_cpu|dp|fwd_before_srca|y[23]~421\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~421_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R9\(23)))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|rf|R8\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R8\(23),
	datac => \mips_cpu|dp|rf|R9\(23),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~421_combout\);

-- Location: LCCOMB_X21_Y24_N6
\mips_cpu|dp|fwd_before_srca|y[23]~422\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~422_combout\ = (\mips_cpu|dp|fwd_before_srca|y[23]~421_combout\ & ((\mips_cpu|dp|rf|R11\(23)) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|fwd_before_srca|y[23]~421_combout\ & (((\mips_cpu|dp|rf|R10\(23) & 
-- \mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[23]~421_combout\,
	datac => \mips_cpu|dp|rf|R10\(23),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~422_combout\);

-- Location: LCCOMB_X16_Y23_N14
\mips_cpu|dp|fwd_before_srca|y[23]~438\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~438_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R14\(23)) # (\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R12\(23) & ((!\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(23),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R14\(23),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~438_combout\);

-- Location: LCCOMB_X16_Y23_N4
\mips_cpu|dp|fwd_before_srca|y[23]~439\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~439_combout\ = (\mips_cpu|dp|fwd_before_srca|y[23]~438_combout\ & ((\mips_cpu|dp|rf|R15\(23)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[23]~438_combout\ & (((\mips_cpu|dp|rf|R13\(23) & 
-- \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[23]~438_combout\,
	datac => \mips_cpu|dp|rf|R13\(23),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~439_combout\);

-- Location: LCCOMB_X21_Y18_N28
\mips_cpu|dp|fwd_before_srca|y[23]~433\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~433_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21)) # (\mips_cpu|dp|rf|R6\(23))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R4\(23) & (!\mips_cpu|dp|IF_ID|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R4\(23),
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|rf|R6\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~433_combout\);

-- Location: LCCOMB_X14_Y18_N8
\mips_cpu|dp|fwd_before_srca|y[23]~434\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~434_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[23]~433_combout\ & (\mips_cpu|dp|rf|R7\(23))) # (!\mips_cpu|dp|fwd_before_srca|y[23]~433_combout\ & ((\mips_cpu|dp|rf|R5\(23)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[23]~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R7\(23),
	datac => \mips_cpu|dp|rf|R5\(23),
	datad => \mips_cpu|dp|fwd_before_srca|y[23]~433_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~434_combout\);

-- Location: LCCOMB_X20_Y24_N30
\mips_cpu|dp|fwd_before_srca|y[23]~435\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~435_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[23]~434_combout\) # (\mips_cpu|dp|ID_EX|q[101]~34_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (\mips_cpu|dp|rf|R1\(23) & ((!\mips_cpu|dp|ID_EX|q[101]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|rf|R1\(23),
	datac => \mips_cpu|dp|fwd_before_srca|y[23]~434_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~435_combout\);

-- Location: LCCOMB_X20_Y24_N16
\mips_cpu|dp|fwd_before_srca|y[23]~436\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~436_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[23]~435_combout\ & (\mips_cpu|dp|rf|R3\(23))) # (!\mips_cpu|dp|fwd_before_srca|y[23]~435_combout\ & ((\mips_cpu|dp|rf|R2\(23)))))) 
-- # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (\mips_cpu|dp|fwd_before_srca|y[23]~435_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[23]~435_combout\,
	datac => \mips_cpu|dp|rf|R3\(23),
	datad => \mips_cpu|dp|rf|R2\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~436_combout\);

-- Location: LCCOMB_X11_Y21_N6
\mips_cpu|dp|fwd_before_srca|y[23]~430\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~430_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(23)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R19\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R19\(23),
	datad => \mips_cpu|dp|rf|R23\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~430_combout\);

-- Location: LCCOMB_X10_Y21_N10
\mips_cpu|dp|fwd_before_srca|y[23]~431\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~431_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[23]~430_combout\ & ((\mips_cpu|dp|rf|R31\(23)))) # (!\mips_cpu|dp|fwd_before_srca|y[23]~430_combout\ & (\mips_cpu|dp|rf|R27\(23))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[23]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R27\(23),
	datac => \mips_cpu|dp|rf|R31\(23),
	datad => \mips_cpu|dp|fwd_before_srca|y[23]~430_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~431_combout\);

-- Location: LCCOMB_X16_Y17_N26
\mips_cpu|dp|fwd_before_srca|y[23]~427\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~427_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R24\(23)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R16\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R16\(23),
	datad => \mips_cpu|dp|rf|R24\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~427_combout\);

-- Location: LCCOMB_X15_Y17_N10
\mips_cpu|dp|fwd_before_srca|y[23]~428\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~428_combout\ = (\mips_cpu|dp|fwd_before_srca|y[23]~427_combout\ & (((\mips_cpu|dp|rf|R28\(23)) # (!\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|fwd_before_srca|y[23]~427_combout\ & (\mips_cpu|dp|rf|R20\(23) & 
-- ((\mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[23]~427_combout\,
	datab => \mips_cpu|dp|rf|R20\(23),
	datac => \mips_cpu|dp|rf|R28\(23),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~428_combout\);

-- Location: LCCOMB_X12_Y18_N22
\mips_cpu|dp|fwd_before_srca|y[23]~425\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~425_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(23)) # ((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R18\(23) & !\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R22\(23),
	datac => \mips_cpu|dp|rf|R18\(23),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~425_combout\);

-- Location: LCCOMB_X15_Y18_N8
\mips_cpu|dp|fwd_before_srca|y[23]~426\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~426_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[23]~425_combout\ & ((\mips_cpu|dp|rf|R30\(23)))) # (!\mips_cpu|dp|fwd_before_srca|y[23]~425_combout\ & (\mips_cpu|dp|rf|R26\(23))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[23]~425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R30\(23),
	datad => \mips_cpu|dp|fwd_before_srca|y[23]~425_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~426_combout\);

-- Location: LCCOMB_X15_Y18_N26
\mips_cpu|dp|fwd_before_srca|y[23]~429\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~429_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[23]~426_combout\))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|fwd_before_srca|y[23]~428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|fwd_before_srca|y[23]~428_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[23]~426_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~429_combout\);

-- Location: LCCOMB_X14_Y16_N0
\mips_cpu|dp|fwd_before_srca|y[23]~423\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~423_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R25\(23)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R17\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R17\(23),
	datac => \mips_cpu|dp|rf|R25\(23),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~423_combout\);

-- Location: LCCOMB_X15_Y16_N16
\mips_cpu|dp|fwd_before_srca|y[23]~424\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~424_combout\ = (\mips_cpu|dp|fwd_before_srca|y[23]~423_combout\ & ((\mips_cpu|dp|rf|R29\(23)) # ((!\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|fwd_before_srca|y[23]~423_combout\ & (((\mips_cpu|dp|rf|R21\(23) & 
-- \mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[23]~423_combout\,
	datab => \mips_cpu|dp|rf|R29\(23),
	datac => \mips_cpu|dp|rf|R21\(23),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~424_combout\);

-- Location: LCCOMB_X22_Y22_N24
\mips_cpu|dp|fwd_before_srca|y[23]~432\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~432_combout\ = (\mips_cpu|dp|fwd_before_srca|y[23]~429_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[23]~431_combout\) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[23]~429_combout\ & 
-- (((\mips_cpu|dp|IF_ID|q\(21) & \mips_cpu|dp|fwd_before_srca|y[23]~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[23]~431_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[23]~429_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|fwd_before_srca|y[23]~424_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~432_combout\);

-- Location: LCCOMB_X22_Y22_N10
\mips_cpu|dp|fwd_before_srca|y[23]~437\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~437_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~33_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[23]~432_combout\))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (\mips_cpu|dp|fwd_before_srca|y[23]~436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[23]~436_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[23]~432_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~437_combout\);

-- Location: LCCOMB_X22_Y22_N30
\mips_cpu|dp|fwd_before_srca|y[23]~440\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~440_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[23]~437_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[23]~439_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[23]~437_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[23]~422_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[23]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[23]~422_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[23]~439_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[23]~437_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~440_combout\);

-- Location: LCCOMB_X22_Y22_N8
\mips_cpu|dp|fwd_before_srca|y[23]~441\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[23]~441_combout\ = (\mips_cpu|dp|fwd_before_srca|y[23]~440_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[70]~20_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\))) # 
-- (!\mips_cpu|dp|fwd_before_srca|y[23]~440_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[70]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[23]~440_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datac => \mips_cpu|fwd|ForwardA~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q[70]~20_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[23]~441_combout\);

-- Location: FF_X22_Y22_N9
\mips_cpu|dp|ID_EX|q[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[23]~441_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(102));

-- Location: LCCOMB_X29_Y20_N18
\mips_cpu|dp|fwd_after_srca|y[23]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[23]~42_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[70]~20_combout\))) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(102)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(102),
	datac => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datad => \mips_cpu|dp|ID_EX|q[70]~20_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[23]~42_combout\);

-- Location: LCCOMB_X29_Y20_N12
\mips_cpu|dp|fwd_after_srca|y[23]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[23]~43_combout\ = (\mips_cpu|dp|fwd_after_srca|y[23]~42_combout\) # ((\mips_cpu|dp|EX_MEM|q\(60) & \mips_cpu|fwd|ForwardC[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(60),
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[23]~42_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[23]~43_combout\);

-- Location: LCCOMB_X29_Y19_N12
\mips_cpu|dp|srcbmux|y[23]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[23]~24_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(38))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[23]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|ID_EX|q\(38),
	datad => \mips_cpu|dp|fwd_after_writedata|y[23]~46_combout\,
	combout => \mips_cpu|dp|srcbmux|y[23]~24_combout\);

-- Location: LCCOMB_X29_Y20_N24
\mips_cpu|dp|alu|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux8~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[23]~43_combout\ & ((\mips_cpu|dp|srcbmux|y[23]~24_combout\) # (\mips_cpu|c|ad|Mux2~1_combout\))) # (!\mips_cpu|dp|fwd_after_srca|y[23]~43_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[23]~24_combout\ & \mips_cpu|c|ad|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[23]~43_combout\,
	datab => \mips_cpu|dp|srcbmux|y[23]~24_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux8~0_combout\);

-- Location: LCCOMB_X29_Y20_N22
\mips_cpu|dp|alu|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux8~1_combout\ = (\mips_cpu|dp|alu|Mux8~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (\mips_cpu|dp|alu|Add0~48_combout\ & !\mips_cpu|c|ad|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|alu|Mux8~0_combout\,
	datac => \mips_cpu|dp|alu|Add0~48_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux8~1_combout\);

-- Location: FF_X29_Y20_N23
\mips_cpu|dp|EX_MEM|q[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux8~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(60));

-- Location: LCCOMB_X29_Y19_N16
\mips_cpu|dp|fwd_after_writedata|y[23]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[23]~45_combout\ = (\mips_cpu|dp|EX_MEM|q\(60) & ((\mips_cpu|fwd|ForwardD[0]~6_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & \mips_cpu|dp|ID_EX|q[70]~20_combout\)))) # (!\mips_cpu|dp|EX_MEM|q\(60) & 
-- (\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & ((\mips_cpu|dp|ID_EX|q[70]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(60),
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datac => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datad => \mips_cpu|dp|ID_EX|q[70]~20_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[23]~45_combout\);

-- Location: LCCOMB_X29_Y19_N0
\mips_cpu|dp|ID_EX|q[70]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[70]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[70]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[70]~20_combout\,
	combout => \mips_cpu|dp|ID_EX|q[70]~feeder_combout\);

-- Location: FF_X29_Y19_N1
\mips_cpu|dp|ID_EX|q[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[70]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux8~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(70));

-- Location: LCCOMB_X29_Y19_N18
\mips_cpu|dp|fwd_after_writedata|y[23]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[23]~46_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[23]~45_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & \mips_cpu|dp|ID_EX|q\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwd_after_writedata|y[23]~45_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(70),
	combout => \mips_cpu|dp|fwd_after_writedata|y[23]~46_combout\);

-- Location: FF_X29_Y19_N19
\mips_cpu|dp|EX_MEM|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[23]~46_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(28));

-- Location: FF_X21_Y18_N27
\mips_cpu|dp|IF_ID|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(22));

-- Location: LCCOMB_X20_Y19_N24
\mips_cpu|dp|ID_EX|q[101]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[101]~34_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & !\mips_cpu|dp|IF_ID|q\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|ID_EX|q[101]~34_combout\);

-- Location: FF_X16_Y24_N31
\mips_cpu|dp|rf|R3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(19));

-- Location: FF_X15_Y21_N9
\mips_cpu|dp|rf|R5[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(19));

-- Location: FF_X15_Y21_N19
\mips_cpu|dp|rf|R4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(19));

-- Location: FF_X14_Y20_N15
\mips_cpu|dp|rf|R6[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(19));

-- Location: LCCOMB_X15_Y21_N18
\mips_cpu|dp|fwd_before_srca|y[19]~517\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~517_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21)) # ((\mips_cpu|dp|rf|R6\(19))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R4\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R4\(19),
	datad => \mips_cpu|dp|rf|R6\(19),
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~517_combout\);

-- Location: FF_X14_Y20_N1
\mips_cpu|dp|rf|R7[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(19));

-- Location: LCCOMB_X14_Y20_N0
\mips_cpu|dp|fwd_before_srca|y[19]~518\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~518_combout\ = (\mips_cpu|dp|fwd_before_srca|y[19]~517_combout\ & (((\mips_cpu|dp|rf|R7\(19)) # (!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[19]~517_combout\ & (\mips_cpu|dp|rf|R5\(19) & 
-- ((\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(19),
	datab => \mips_cpu|dp|fwd_before_srca|y[19]~517_combout\,
	datac => \mips_cpu|dp|rf|R7\(19),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~518_combout\);

-- Location: FF_X16_Y24_N21
\mips_cpu|dp|rf|R1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(19));

-- Location: LCCOMB_X16_Y24_N20
\mips_cpu|dp|fwd_before_srca|y[19]~519\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~519_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~35_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[19]~518_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|rf|R1\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[19]~518_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R1\(19),
	datad => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~519_combout\);

-- Location: LCCOMB_X16_Y24_N30
\mips_cpu|dp|fwd_before_srca|y[19]~520\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~520_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[19]~519_combout\ & ((\mips_cpu|dp|rf|R3\(19)))) # (!\mips_cpu|dp|fwd_before_srca|y[19]~519_combout\ & (\mips_cpu|dp|rf|R2\(19))))) 
-- # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[19]~519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(19),
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R3\(19),
	datad => \mips_cpu|dp|fwd_before_srca|y[19]~519_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~520_combout\);

-- Location: FF_X12_Y21_N25
\mips_cpu|dp|rf|R23[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(19));

-- Location: FF_X11_Y21_N27
\mips_cpu|dp|rf|R19[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(19));

-- Location: LCCOMB_X11_Y21_N26
\mips_cpu|dp|fwd_before_srca|y[19]~514\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~514_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(19)) # ((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R19\(19) & !\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R23\(19),
	datac => \mips_cpu|dp|rf|R19\(19),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~514_combout\);

-- Location: FF_X11_Y21_N9
\mips_cpu|dp|rf|R27[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(19));

-- Location: LCCOMB_X12_Y21_N26
\mips_cpu|dp|fwd_before_srca|y[19]~515\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~515_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[19]~514_combout\ & (\mips_cpu|dp|rf|R31\(19))) # (!\mips_cpu|dp|fwd_before_srca|y[19]~514_combout\ & ((\mips_cpu|dp|rf|R27\(19)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|fwd_before_srca|y[19]~514_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|fwd_before_srca|y[19]~514_combout\,
	datac => \mips_cpu|dp|rf|R31\(19),
	datad => \mips_cpu|dp|rf|R27\(19),
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~515_combout\);

-- Location: FF_X15_Y17_N17
\mips_cpu|dp|rf|R24[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(19));

-- Location: FF_X16_Y17_N19
\mips_cpu|dp|rf|R16[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(19));

-- Location: LCCOMB_X16_Y17_N18
\mips_cpu|dp|fwd_before_srca|y[19]~511\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~511_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R24\(19)) # ((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|rf|R16\(19) & !\mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R24\(19),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R16\(19),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~511_combout\);

-- Location: FF_X15_Y17_N27
\mips_cpu|dp|rf|R28[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(19));

-- Location: FF_X16_Y17_N25
\mips_cpu|dp|rf|R20[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(19));

-- Location: LCCOMB_X15_Y17_N26
\mips_cpu|dp|fwd_before_srca|y[19]~512\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~512_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[19]~511_combout\ & (\mips_cpu|dp|rf|R28\(19))) # (!\mips_cpu|dp|fwd_before_srca|y[19]~511_combout\ & ((\mips_cpu|dp|rf|R20\(19)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[19]~511_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[19]~511_combout\,
	datac => \mips_cpu|dp|rf|R28\(19),
	datad => \mips_cpu|dp|rf|R20\(19),
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~512_combout\);

-- Location: FF_X11_Y17_N27
\mips_cpu|dp|rf|R18[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(19));

-- Location: FF_X11_Y17_N17
\mips_cpu|dp|rf|R22[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(19));

-- Location: LCCOMB_X11_Y17_N26
\mips_cpu|dp|fwd_before_srca|y[19]~509\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~509_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(19)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R18\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R18\(19),
	datad => \mips_cpu|dp|rf|R22\(19),
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~509_combout\);

-- Location: FF_X15_Y18_N15
\mips_cpu|dp|rf|R30[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(19));

-- Location: FF_X15_Y18_N13
\mips_cpu|dp|rf|R26[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(19));

-- Location: LCCOMB_X15_Y18_N14
\mips_cpu|dp|fwd_before_srca|y[19]~510\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~510_combout\ = (\mips_cpu|dp|fwd_before_srca|y[19]~509_combout\ & (((\mips_cpu|dp|rf|R30\(19))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[19]~509_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R26\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[19]~509_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R30\(19),
	datad => \mips_cpu|dp|rf|R26\(19),
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~510_combout\);

-- Location: LCCOMB_X19_Y19_N2
\mips_cpu|dp|fwd_before_srca|y[19]~513\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~513_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21)) # (\mips_cpu|dp|fwd_before_srca|y[19]~510_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|fwd_before_srca|y[19]~512_combout\ & 
-- (!\mips_cpu|dp|IF_ID|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|fwd_before_srca|y[19]~512_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|fwd_before_srca|y[19]~510_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~513_combout\);

-- Location: FF_X19_Y19_N1
\mips_cpu|dp|rf|R29[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(19));

-- Location: FF_X19_Y19_N31
\mips_cpu|dp|rf|R21[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(19));

-- Location: FF_X16_Y16_N1
\mips_cpu|dp|rf|R25[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(19));

-- Location: FF_X16_Y16_N11
\mips_cpu|dp|rf|R17[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(19));

-- Location: LCCOMB_X16_Y16_N0
\mips_cpu|dp|fwd_before_srca|y[19]~507\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~507_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R25\(19))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R17\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R25\(19),
	datad => \mips_cpu|dp|rf|R17\(19),
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~507_combout\);

-- Location: LCCOMB_X19_Y19_N30
\mips_cpu|dp|fwd_before_srca|y[19]~508\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~508_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[19]~507_combout\ & (\mips_cpu|dp|rf|R29\(19))) # (!\mips_cpu|dp|fwd_before_srca|y[19]~507_combout\ & ((\mips_cpu|dp|rf|R21\(19)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[19]~507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R29\(19),
	datac => \mips_cpu|dp|rf|R21\(19),
	datad => \mips_cpu|dp|fwd_before_srca|y[19]~507_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~508_combout\);

-- Location: LCCOMB_X19_Y19_N12
\mips_cpu|dp|fwd_before_srca|y[19]~516\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~516_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[19]~513_combout\ & (\mips_cpu|dp|fwd_before_srca|y[19]~515_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[19]~513_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[19]~508_combout\))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[19]~513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[19]~515_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|fwd_before_srca|y[19]~513_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[19]~508_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~516_combout\);

-- Location: LCCOMB_X19_Y19_N22
\mips_cpu|dp|fwd_before_srca|y[19]~521\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~521_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~33_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[19]~516_combout\))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (\mips_cpu|dp|fwd_before_srca|y[19]~520_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[19]~520_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[19]~516_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~521_combout\);

-- Location: FF_X14_Y24_N17
\mips_cpu|dp|rf|R11[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(19));

-- Location: FF_X15_Y25_N3
\mips_cpu|dp|rf|R10[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(19));

-- Location: FF_X21_Y23_N19
\mips_cpu|dp|rf|R8[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(19));

-- Location: FF_X14_Y24_N15
\mips_cpu|dp|rf|R9[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(19));

-- Location: LCCOMB_X14_Y24_N14
\mips_cpu|dp|fwd_before_srca|y[19]~505\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~505_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|rf|R9\(19)) # (\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R8\(19) & ((!\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R8\(19),
	datac => \mips_cpu|dp|rf|R9\(19),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~505_combout\);

-- Location: LCCOMB_X15_Y25_N2
\mips_cpu|dp|fwd_before_srca|y[19]~506\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~506_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[19]~505_combout\ & (\mips_cpu|dp|rf|R11\(19))) # (!\mips_cpu|dp|fwd_before_srca|y[19]~505_combout\ & ((\mips_cpu|dp|rf|R10\(19)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[19]~505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R11\(19),
	datac => \mips_cpu|dp|rf|R10\(19),
	datad => \mips_cpu|dp|fwd_before_srca|y[19]~505_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~506_combout\);

-- Location: FF_X22_Y23_N7
\mips_cpu|dp|rf|R14[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(19));

-- Location: FF_X22_Y23_N1
\mips_cpu|dp|rf|R12[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(19));

-- Location: LCCOMB_X22_Y23_N0
\mips_cpu|dp|fwd_before_srca|y[19]~522\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~522_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R14\(19)) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R12\(19) & !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(19),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R12\(19),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~522_combout\);

-- Location: FF_X21_Y23_N29
\mips_cpu|dp|rf|R13[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(19));

-- Location: FF_X27_Y20_N23
\mips_cpu|dp|rf|R15[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(19));

-- Location: LCCOMB_X19_Y19_N24
\mips_cpu|dp|fwd_before_srca|y[19]~523\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~523_combout\ = (\mips_cpu|dp|fwd_before_srca|y[19]~522_combout\ & (((\mips_cpu|dp|rf|R15\(19)) # (!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[19]~522_combout\ & (\mips_cpu|dp|rf|R13\(19) & 
-- (\mips_cpu|dp|IF_ID|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[19]~522_combout\,
	datab => \mips_cpu|dp|rf|R13\(19),
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|rf|R15\(19),
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~523_combout\);

-- Location: LCCOMB_X19_Y19_N26
\mips_cpu|dp|fwd_before_srca|y[19]~524\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~524_combout\ = (\mips_cpu|dp|fwd_before_srca|y[19]~521_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[19]~523_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[19]~521_combout\ & 
-- (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (\mips_cpu|dp|fwd_before_srca|y[19]~506_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[19]~521_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[19]~506_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[19]~523_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~524_combout\);

-- Location: LCCOMB_X26_Y20_N10
\mips_cpu|dp|fwd_before_srca|y[19]~525\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[19]~525_combout\ = (\mips_cpu|dp|fwd_before_srca|y[19]~524_combout\ & (((\mips_cpu|dp|ID_EX|q[66]~24_combout\ & \mips_cpu|fwd|ForwardA~3_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\))) # 
-- (!\mips_cpu|dp|fwd_before_srca|y[19]~524_combout\ & (((\mips_cpu|dp|ID_EX|q[66]~24_combout\ & \mips_cpu|fwd|ForwardA~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[19]~524_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datac => \mips_cpu|dp|ID_EX|q[66]~24_combout\,
	datad => \mips_cpu|fwd|ForwardA~3_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[19]~525_combout\);

-- Location: FF_X26_Y20_N11
\mips_cpu|dp|ID_EX|q[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[19]~525_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(98));

-- Location: LCCOMB_X26_Y20_N20
\mips_cpu|dp|fwd_after_srca|y[19]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[19]~50_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q[66]~24_combout\)) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q\(98))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datab => \mips_cpu|dp|ID_EX|q[66]~24_combout\,
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(98),
	combout => \mips_cpu|dp|fwd_after_srca|y[19]~50_combout\);

-- Location: LCCOMB_X26_Y20_N6
\mips_cpu|dp|fwd_after_srca|y[19]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[19]~51_combout\ = (\mips_cpu|dp|fwd_after_srca|y[19]~50_combout\) # ((\mips_cpu|fwd|ForwardC[0]~3_combout\ & \mips_cpu|dp|EX_MEM|q\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(56),
	datad => \mips_cpu|dp|fwd_after_srca|y[19]~50_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[19]~51_combout\);

-- Location: LCCOMB_X27_Y20_N10
\mips_cpu|dp|srcbmux|y[19]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[19]~28_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(34))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[19]~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(34),
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|fwd_after_writedata|y[19]~71_combout\,
	combout => \mips_cpu|dp|srcbmux|y[19]~28_combout\);

-- Location: LCCOMB_X31_Y20_N6
\mips_cpu|dp|alu|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux12~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[19]~28_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|fwd_after_srca|y[19]~51_combout\))) # (!\mips_cpu|dp|srcbmux|y[19]~28_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|fwd_after_srca|y[19]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|srcbmux|y[19]~28_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[19]~51_combout\,
	combout => \mips_cpu|dp|alu|Mux12~0_combout\);

-- Location: LCCOMB_X31_Y20_N18
\mips_cpu|dp|alu|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux12~1_combout\ = (\mips_cpu|dp|alu|Mux12~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Add0~40_combout\,
	datad => \mips_cpu|dp|alu|Mux12~0_combout\,
	combout => \mips_cpu|dp|alu|Mux12~1_combout\);

-- Location: FF_X31_Y20_N19
\mips_cpu|dp|EX_MEM|q[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux12~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(56));

-- Location: LCCOMB_X26_Y20_N18
\mips_cpu|dp|fwd_after_writedata|y[19]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[19]~70_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & ((\mips_cpu|dp|ID_EX|q[66]~24_combout\) # ((\mips_cpu|dp|EX_MEM|q\(56) & \mips_cpu|fwd|ForwardD[0]~6_combout\)))) # 
-- (!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & (((\mips_cpu|dp|EX_MEM|q\(56) & \mips_cpu|fwd|ForwardD[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datab => \mips_cpu|dp|ID_EX|q[66]~24_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(56),
	datad => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[19]~70_combout\);

-- Location: LCCOMB_X26_Y20_N12
\mips_cpu|dp|fwd_after_writedata|y[19]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[19]~71_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[19]~70_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & \mips_cpu|dp|ID_EX|q\(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[19]~70_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(66),
	combout => \mips_cpu|dp|fwd_after_writedata|y[19]~71_combout\);

-- Location: FF_X26_Y20_N13
\mips_cpu|dp|EX_MEM|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[19]~71_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(24));

-- Location: LCCOMB_X26_Y21_N4
\Timer|CompareR~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~15_combout\ = (\mips_cpu|dp|EX_MEM|q\(24)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \mips_cpu|dp|EX_MEM|q\(24),
	combout => \Timer|CompareR~15_combout\);

-- Location: FF_X26_Y21_N5
\Timer|CompareR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~15_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(19));

-- Location: LCCOMB_X26_Y21_N0
\mips_cpu|dp|MEM_WB|q[56]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[56]~15_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(19)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(19),
	datab => \Timer|CompareR\(19),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[56]~15_combout\);

-- Location: FF_X26_Y21_N1
\mips_cpu|dp|MEM_WB|q[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[56]~15_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(19),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(56));

-- Location: FF_X27_Y20_N17
\mips_cpu|dp|MEM_WB|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(56),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(24));

-- Location: LCCOMB_X27_Y20_N16
\mips_cpu|dp|ID_EX|q[66]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[66]~24_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(56))) # (!\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(56),
	datac => \mips_cpu|dp|MEM_WB|q\(24),
	datad => \mips_cpu|c|MEM_WB|q\(0),
	combout => \mips_cpu|dp|ID_EX|q[66]~24_combout\);

-- Location: LCCOMB_X27_Y20_N22
\mips_cpu|dp|wd_mux|y[19]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[19]~24_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(19))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[66]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(19),
	datad => \mips_cpu|dp|ID_EX|q[66]~24_combout\,
	combout => \mips_cpu|dp|wd_mux|y[19]~24_combout\);

-- Location: FF_X12_Y21_N27
\mips_cpu|dp|rf|R31[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[19]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(19));

-- Location: LCCOMB_X11_Y21_N8
\mips_cpu|dp|rf|Mux12~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~16_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R27\(19)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R19\(19))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(19),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R27\(19),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux12~16_combout\);

-- Location: LCCOMB_X12_Y21_N24
\mips_cpu|dp|rf|Mux12~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~17_combout\ = (\mips_cpu|dp|rf|Mux12~16_combout\ & ((\mips_cpu|dp|rf|R31\(19)) # ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux12~16_combout\ & (((\mips_cpu|dp|rf|R23\(19) & 
-- !\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(19),
	datab => \mips_cpu|dp|rf|Mux12~16_combout\,
	datac => \mips_cpu|dp|rf|R23\(19),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux12~17_combout\);

-- Location: LCCOMB_X11_Y17_N16
\mips_cpu|dp|rf|Mux12~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~9_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R18\(19))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R22\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(19),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R22\(19),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux12~9_combout\);

-- Location: LCCOMB_X15_Y18_N12
\mips_cpu|dp|rf|Mux12~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~10_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux12~9_combout\ & (\mips_cpu|dp|rf|R30\(19))) # (!\mips_cpu|dp|rf|Mux12~9_combout\ & ((\mips_cpu|dp|rf|R26\(19)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux12~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R30\(19),
	datac => \mips_cpu|dp|rf|R26\(19),
	datad => \mips_cpu|dp|rf|Mux12~9_combout\,
	combout => \mips_cpu|dp|rf|Mux12~10_combout\);

-- Location: LCCOMB_X16_Y16_N10
\mips_cpu|dp|rf|Mux12~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~11_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R25\(19)) # ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R17\(19) & 
-- \mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R25\(19),
	datac => \mips_cpu|dp|rf|R17\(19),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux12~11_combout\);

-- Location: LCCOMB_X19_Y19_N0
\mips_cpu|dp|rf|Mux12~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~12_combout\ = (\mips_cpu|dp|rf|Mux12~11_combout\ & (((\mips_cpu|dp|rf|R29\(19)) # (\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux12~11_combout\ & (\mips_cpu|dp|rf|R21\(19) & 
-- ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R21\(19),
	datab => \mips_cpu|dp|rf|Mux12~11_combout\,
	datac => \mips_cpu|dp|rf|R29\(19),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux12~12_combout\);

-- Location: LCCOMB_X16_Y17_N24
\mips_cpu|dp|rf|Mux12~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R16\(19)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R20\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R20\(19),
	datad => \mips_cpu|dp|rf|R16\(19),
	combout => \mips_cpu|dp|rf|Mux12~13_combout\);

-- Location: LCCOMB_X15_Y17_N16
\mips_cpu|dp|rf|Mux12~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~14_combout\ = (\mips_cpu|dp|rf|Mux12~13_combout\ & ((\mips_cpu|dp|rf|R28\(19)) # ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux12~13_combout\ & (((\mips_cpu|dp|rf|R24\(19) & 
-- \mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(19),
	datab => \mips_cpu|dp|rf|Mux12~13_combout\,
	datac => \mips_cpu|dp|rf|R24\(19),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux12~14_combout\);

-- Location: LCCOMB_X14_Y15_N12
\mips_cpu|dp|rf|Mux12~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|Mux12~12_combout\)) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux12~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux12~12_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux12~14_combout\,
	combout => \mips_cpu|dp|rf|Mux12~15_combout\);

-- Location: LCCOMB_X14_Y15_N22
\mips_cpu|dp|rf|Mux12~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~18_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux12~15_combout\ & (\mips_cpu|dp|rf|Mux12~17_combout\)) # (!\mips_cpu|dp|rf|Mux12~15_combout\ & ((\mips_cpu|dp|rf|Mux12~10_combout\))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux12~17_combout\,
	datac => \mips_cpu|dp|rf|Mux12~10_combout\,
	datad => \mips_cpu|dp|rf|Mux12~15_combout\,
	combout => \mips_cpu|dp|rf|Mux12~18_combout\);

-- Location: LCCOMB_X21_Y23_N18
\mips_cpu|dp|rf|Mux12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~6_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R10\(19))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R8\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(19),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(19),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux12~6_combout\);

-- Location: LCCOMB_X14_Y24_N16
\mips_cpu|dp|rf|Mux12~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~7_combout\ = (\mips_cpu|dp|rf|Mux12~6_combout\ & (((\mips_cpu|dp|rf|R11\(19)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux12~6_combout\ & (\mips_cpu|dp|rf|R9\(19) & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux12~6_combout\,
	datab => \mips_cpu|dp|rf|R9\(19),
	datac => \mips_cpu|dp|rf|R11\(19),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux12~7_combout\);

-- Location: LCCOMB_X15_Y21_N8
\mips_cpu|dp|rf|Mux12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~2_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\) # ((\mips_cpu|dp|rf|R5\(19))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- ((\mips_cpu|dp|rf|R4\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(19),
	datad => \mips_cpu|dp|rf|R4\(19),
	combout => \mips_cpu|dp|rf|Mux12~2_combout\);

-- Location: LCCOMB_X14_Y20_N14
\mips_cpu|dp|rf|Mux12~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~3_combout\ = (\mips_cpu|dp|rf|Mux12~2_combout\ & (((\mips_cpu|dp|rf|R7\(19))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux12~2_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R6\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux12~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(19),
	datad => \mips_cpu|dp|rf|R7\(19),
	combout => \mips_cpu|dp|rf|Mux12~3_combout\);

-- Location: LCCOMB_X15_Y24_N16
\mips_cpu|dp|rf|Mux12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~4_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|Mux12~3_combout\) # (!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|R1\(19) & (\mips_cpu|dp|rf|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~3_combout\,
	datab => \mips_cpu|dp|rf|R1\(19),
	datac => \mips_cpu|dp|rf|Mux7~2_combout\,
	datad => \mips_cpu|dp|rf|Mux12~3_combout\,
	combout => \mips_cpu|dp|rf|Mux12~4_combout\);

-- Location: LCCOMB_X15_Y24_N22
\mips_cpu|dp|rf|Mux12~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~5_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (((\mips_cpu|dp|rf|Mux12~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux12~4_combout\ & (\mips_cpu|dp|rf|R3\(19))) # (!\mips_cpu|dp|rf|Mux12~4_combout\ & 
-- ((\mips_cpu|dp|rf|R2\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(19),
	datab => \mips_cpu|dp|rf|Mux7~1_combout\,
	datac => \mips_cpu|dp|rf|R2\(19),
	datad => \mips_cpu|dp|rf|Mux12~4_combout\,
	combout => \mips_cpu|dp|rf|Mux12~5_combout\);

-- Location: LCCOMB_X14_Y24_N18
\mips_cpu|dp|rf|Mux12~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & (((\mips_cpu|dp|rf|Mux7~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux12~5_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux7~4_combout\ & (\mips_cpu|dp|rf|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux12~7_combout\,
	datac => \mips_cpu|dp|rf|Mux7~4_combout\,
	datad => \mips_cpu|dp|rf|Mux12~5_combout\,
	combout => \mips_cpu|dp|rf|Mux12~8_combout\);

-- Location: LCCOMB_X21_Y23_N28
\mips_cpu|dp|rf|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~0_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|R13\(19)) # (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R12\(19) & 
-- ((!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(19),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R13\(19),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux12~0_combout\);

-- Location: LCCOMB_X22_Y23_N6
\mips_cpu|dp|rf|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~1_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux12~0_combout\ & ((\mips_cpu|dp|rf|R15\(19)))) # (!\mips_cpu|dp|rf|Mux12~0_combout\ & (\mips_cpu|dp|rf|R14\(19))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux12~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(19),
	datad => \mips_cpu|dp|rf|R15\(19),
	combout => \mips_cpu|dp|rf|Mux12~1_combout\);

-- Location: LCCOMB_X26_Y16_N4
\mips_cpu|dp|rf|Mux12~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~19_combout\ = (\mips_cpu|dp|rf|Mux12~8_combout\ & ((\mips_cpu|dp|rf|Mux12~18_combout\) # ((!\mips_cpu|dp|rf|Mux7~0_combout\)))) # (!\mips_cpu|dp|rf|Mux12~8_combout\ & (((\mips_cpu|dp|rf|Mux12~1_combout\ & 
-- \mips_cpu|dp|rf|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux12~18_combout\,
	datab => \mips_cpu|dp|rf|Mux12~8_combout\,
	datac => \mips_cpu|dp|rf|Mux12~1_combout\,
	datad => \mips_cpu|dp|rf|Mux7~0_combout\,
	combout => \mips_cpu|dp|rf|Mux12~19_combout\);

-- Location: LCCOMB_X27_Y16_N4
\mips_cpu|dp|pcadd2|y[19]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[19]~34_combout\ = (\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(19) & (\mips_cpu|dp|pcadd2|y[18]~33\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(19) & (!\mips_cpu|dp|pcadd2|y[18]~33\)))) # 
-- (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(19) & (!\mips_cpu|dp|pcadd2|y[18]~33\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(19) & ((\mips_cpu|dp|pcadd2|y[18]~33\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[19]~35\ = CARRY((\mips_cpu|dp|sze|y[31]~0_combout\ & (!\mips_cpu|dp|ID_EX_pcplus4|q\(19) & !\mips_cpu|dp|pcadd2|y[18]~33\)) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((!\mips_cpu|dp|pcadd2|y[18]~33\) # 
-- (!\mips_cpu|dp|ID_EX_pcplus4|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|sze|y[31]~0_combout\,
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(19),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[18]~33\,
	combout => \mips_cpu|dp|pcadd2|y[19]~34_combout\,
	cout => \mips_cpu|dp|pcadd2|y[19]~35\);

-- Location: LCCOMB_X26_Y16_N24
\mips_cpu|dp|pcmux|y[19]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[19]~48_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID|q\(17)))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd1|y[19]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|y[19]~34_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(17),
	datac => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[19]~48_combout\);

-- Location: LCCOMB_X26_Y16_N20
\mips_cpu|dp|pcmux|y[19]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[19]~49_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|pcmux|y[19]~48_combout\ & (\mips_cpu|dp|rf|Mux12~19_combout\)) # (!\mips_cpu|dp|pcmux|y[19]~48_combout\ & ((\mips_cpu|dp|pcadd2|y[19]~34_combout\))))) # 
-- (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|pcmux|y[19]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux12~19_combout\,
	datac => \mips_cpu|dp|pcadd2|y[19]~34_combout\,
	datad => \mips_cpu|dp|pcmux|y[19]~48_combout\,
	combout => \mips_cpu|dp|pcmux|y[19]~49_combout\);

-- Location: FF_X26_Y16_N21
\mips_cpu|dp|pcreg|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[19]~49_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(19));

-- Location: FF_X24_Y16_N5
\mips_cpu|dp|IF_ID_pcplus4|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[19]~34_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(19));

-- Location: FF_X27_Y16_N5
\mips_cpu|dp|ID_EX_pcplus4|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(19),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(19));

-- Location: LCCOMB_X27_Y16_N6
\mips_cpu|dp|pcadd2|y[20]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[20]~36_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(20) $ (\mips_cpu|dp|sze|y[31]~0_combout\ $ (!\mips_cpu|dp|pcadd2|y[19]~35\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[20]~37\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(20) & ((\mips_cpu|dp|sze|y[31]~0_combout\) # (!\mips_cpu|dp|pcadd2|y[19]~35\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(20) & (\mips_cpu|dp|sze|y[31]~0_combout\ & 
-- !\mips_cpu|dp|pcadd2|y[19]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(20),
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[19]~35\,
	combout => \mips_cpu|dp|pcadd2|y[20]~36_combout\,
	cout => \mips_cpu|dp|pcadd2|y[20]~37\);

-- Location: LCCOMB_X23_Y15_N0
\mips_cpu|dp|pcmux|y[20]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[20]~47_combout\ = (\mips_cpu|dp|pcmux|y[20]~46_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\) # (\mips_cpu|dp|pcadd2|y[20]~36_combout\)))) # (!\mips_cpu|dp|pcmux|y[20]~46_combout\ & (\mips_cpu|dp|pcadd1|y[20]~36_combout\ & 
-- (!\mips_cpu|c|md|Selector8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|y[20]~36_combout\,
	datab => \mips_cpu|dp|pcmux|y[20]~46_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|pcadd2|y[20]~36_combout\,
	combout => \mips_cpu|dp|pcmux|y[20]~47_combout\);

-- Location: FF_X23_Y15_N1
\mips_cpu|dp|pcreg|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[20]~47_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(20));

-- Location: FF_X24_Y16_N7
\mips_cpu|dp|IF_ID_pcplus4|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[20]~36_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(20));

-- Location: FF_X27_Y16_N7
\mips_cpu|dp|ID_EX_pcplus4|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(20),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(20));

-- Location: LCCOMB_X27_Y16_N8
\mips_cpu|dp|pcadd2|y[21]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[21]~38_combout\ = (\mips_cpu|dp|ID_EX_pcplus4|q\(21) & ((\mips_cpu|dp|sze|y[31]~0_combout\ & (\mips_cpu|dp|pcadd2|y[20]~37\ & VCC)) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & (!\mips_cpu|dp|pcadd2|y[20]~37\)))) # 
-- (!\mips_cpu|dp|ID_EX_pcplus4|q\(21) & ((\mips_cpu|dp|sze|y[31]~0_combout\ & (!\mips_cpu|dp|pcadd2|y[20]~37\)) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|pcadd2|y[20]~37\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[21]~39\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(21) & (!\mips_cpu|dp|sze|y[31]~0_combout\ & !\mips_cpu|dp|pcadd2|y[20]~37\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(21) & ((!\mips_cpu|dp|pcadd2|y[20]~37\) # 
-- (!\mips_cpu|dp|sze|y[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(21),
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[20]~37\,
	combout => \mips_cpu|dp|pcadd2|y[21]~38_combout\,
	cout => \mips_cpu|dp|pcadd2|y[21]~39\);

-- Location: LCCOMB_X23_Y15_N22
\mips_cpu|dp|pcmux|y[21]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[21]~45_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcmux|y[21]~44_combout\)) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcmux|y[21]~44_combout\ & ((\mips_cpu|dp|pcadd2|y[21]~38_combout\))) # 
-- (!\mips_cpu|dp|pcmux|y[21]~44_combout\ & (\mips_cpu|dp|pcadd1|y[21]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|pcmux|y[21]~44_combout\,
	datac => \mips_cpu|dp|pcadd1|y[21]~38_combout\,
	datad => \mips_cpu|dp|pcadd2|y[21]~38_combout\,
	combout => \mips_cpu|dp|pcmux|y[21]~45_combout\);

-- Location: FF_X23_Y15_N23
\mips_cpu|dp|pcreg|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[21]~45_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(21));

-- Location: FF_X24_Y16_N9
\mips_cpu|dp|IF_ID_pcplus4|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[21]~38_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(21));

-- Location: FF_X27_Y16_N9
\mips_cpu|dp|ID_EX_pcplus4|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(21),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(21));

-- Location: FF_X15_Y16_N15
\mips_cpu|dp|rf|R29[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(22));

-- Location: FF_X15_Y16_N13
\mips_cpu|dp|rf|R21[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(22));

-- Location: FF_X14_Y16_N15
\mips_cpu|dp|rf|R17[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(22));

-- Location: FF_X14_Y16_N21
\mips_cpu|dp|rf|R25[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(22));

-- Location: LCCOMB_X14_Y16_N20
\mips_cpu|dp|rf|Mux9~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R25\(22)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R17\(22))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R17\(22),
	datac => \mips_cpu|dp|rf|R25\(22),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux9~9_combout\);

-- Location: LCCOMB_X15_Y16_N12
\mips_cpu|dp|rf|Mux9~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~10_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux9~9_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux9~9_combout\ & (\mips_cpu|dp|rf|R29\(22))) # 
-- (!\mips_cpu|dp|rf|Mux9~9_combout\ & ((\mips_cpu|dp|rf|R21\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R29\(22),
	datac => \mips_cpu|dp|rf|R21\(22),
	datad => \mips_cpu|dp|rf|Mux9~9_combout\,
	combout => \mips_cpu|dp|rf|Mux9~10_combout\);

-- Location: FF_X12_Y18_N27
\mips_cpu|dp|rf|R18[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(22));

-- Location: FF_X12_Y18_N1
\mips_cpu|dp|rf|R22[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(22));

-- Location: LCCOMB_X12_Y18_N26
\mips_cpu|dp|rf|Mux9~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R18\(22)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\) # 
-- ((\mips_cpu|dp|rf|R22\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R18\(22),
	datad => \mips_cpu|dp|rf|R22\(22),
	combout => \mips_cpu|dp|rf|Mux9~11_combout\);

-- Location: FF_X11_Y16_N19
\mips_cpu|dp|rf|R30[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(22));

-- Location: FF_X11_Y16_N1
\mips_cpu|dp|rf|R26[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(22));

-- Location: LCCOMB_X11_Y16_N18
\mips_cpu|dp|rf|Mux9~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~12_combout\ = (\mips_cpu|dp|rf|Mux9~11_combout\ & (((\mips_cpu|dp|rf|R30\(22))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\))) # (!\mips_cpu|dp|rf|Mux9~11_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R26\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux9~11_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R30\(22),
	datad => \mips_cpu|dp|rf|R26\(22),
	combout => \mips_cpu|dp|rf|Mux9~12_combout\);

-- Location: FF_X15_Y19_N7
\mips_cpu|dp|rf|R16[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(22));

-- Location: FF_X15_Y19_N29
\mips_cpu|dp|rf|R20[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(22));

-- Location: LCCOMB_X15_Y19_N6
\mips_cpu|dp|rf|Mux9~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(22))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R20\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R16\(22),
	datad => \mips_cpu|dp|rf|R20\(22),
	combout => \mips_cpu|dp|rf|Mux9~13_combout\);

-- Location: FF_X11_Y20_N27
\mips_cpu|dp|rf|R28[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(22));

-- Location: FF_X11_Y20_N25
\mips_cpu|dp|rf|R24[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(22));

-- Location: LCCOMB_X11_Y20_N26
\mips_cpu|dp|rf|Mux9~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux9~13_combout\ & (\mips_cpu|dp|rf|R28\(22))) # (!\mips_cpu|dp|rf|Mux9~13_combout\ & ((\mips_cpu|dp|rf|R24\(22)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux9~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux9~13_combout\,
	datac => \mips_cpu|dp|rf|R28\(22),
	datad => \mips_cpu|dp|rf|R24\(22),
	combout => \mips_cpu|dp|rf|Mux9~14_combout\);

-- Location: LCCOMB_X23_Y20_N30
\mips_cpu|dp|rf|Mux9~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux9~12_combout\) # ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|Mux9~14_combout\ & 
-- !\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux9~12_combout\,
	datac => \mips_cpu|dp|rf|Mux9~14_combout\,
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux9~15_combout\);

-- Location: FF_X12_Y19_N23
\mips_cpu|dp|rf|R31[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(22));

-- Location: FF_X14_Y21_N29
\mips_cpu|dp|rf|R27[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(22));

-- Location: FF_X14_Y19_N23
\mips_cpu|dp|rf|R19[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(22));

-- Location: LCCOMB_X14_Y19_N22
\mips_cpu|dp|rf|Mux9~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R27\(22)) # ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R19\(22) & 
-- \mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R27\(22),
	datac => \mips_cpu|dp|rf|R19\(22),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux9~16_combout\);

-- Location: LCCOMB_X12_Y19_N22
\mips_cpu|dp|rf|Mux9~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~17_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux9~16_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux9~16_combout\ & ((\mips_cpu|dp|rf|R31\(22)))) # 
-- (!\mips_cpu|dp|rf|Mux9~16_combout\ & (\mips_cpu|dp|rf|R23\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R23\(22),
	datac => \mips_cpu|dp|rf|R31\(22),
	datad => \mips_cpu|dp|rf|Mux9~16_combout\,
	combout => \mips_cpu|dp|rf|Mux9~17_combout\);

-- Location: LCCOMB_X23_Y20_N24
\mips_cpu|dp|rf|Mux9~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~18_combout\ = (\mips_cpu|dp|rf|Mux9~15_combout\ & (((\mips_cpu|dp|rf|Mux9~17_combout\) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux9~15_combout\ & (\mips_cpu|dp|rf|Mux9~10_combout\ & 
-- ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux9~10_combout\,
	datab => \mips_cpu|dp|rf|Mux9~15_combout\,
	datac => \mips_cpu|dp|rf|Mux9~17_combout\,
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux9~18_combout\);

-- Location: FF_X14_Y23_N27
\mips_cpu|dp|rf|R8[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(22));

-- Location: FF_X14_Y23_N17
\mips_cpu|dp|rf|R9[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(22));

-- Location: LCCOMB_X14_Y23_N26
\mips_cpu|dp|rf|Mux9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R9\(22)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R8\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(22),
	datad => \mips_cpu|dp|rf|R9\(22),
	combout => \mips_cpu|dp|rf|Mux9~6_combout\);

-- Location: FF_X15_Y23_N19
\mips_cpu|dp|rf|R11[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(22));

-- Location: FF_X15_Y23_N25
\mips_cpu|dp|rf|R10[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(22));

-- Location: LCCOMB_X15_Y23_N18
\mips_cpu|dp|rf|Mux9~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~7_combout\ = (\mips_cpu|dp|rf|Mux9~6_combout\ & (((\mips_cpu|dp|rf|R11\(22))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux9~6_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R10\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux9~6_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R11\(22),
	datad => \mips_cpu|dp|rf|R10\(22),
	combout => \mips_cpu|dp|rf|Mux9~7_combout\);

-- Location: FF_X23_Y20_N3
\mips_cpu|dp|rf|R15[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(22));

-- Location: FF_X16_Y23_N27
\mips_cpu|dp|rf|R13[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(22));

-- Location: FF_X16_Y23_N9
\mips_cpu|dp|rf|R14[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(22));

-- Location: FF_X17_Y20_N7
\mips_cpu|dp|rf|R12[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(22));

-- Location: LCCOMB_X17_Y20_N6
\mips_cpu|dp|rf|Mux9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R14\(22)) # ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|R12\(22) & 
-- !\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(22),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R12\(22),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux9~4_combout\);

-- Location: LCCOMB_X16_Y23_N26
\mips_cpu|dp|rf|Mux9~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~5_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux9~4_combout\ & (\mips_cpu|dp|rf|R15\(22))) # (!\mips_cpu|dp|rf|Mux9~4_combout\ & ((\mips_cpu|dp|rf|R13\(22)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R15\(22),
	datac => \mips_cpu|dp|rf|R13\(22),
	datad => \mips_cpu|dp|rf|Mux9~4_combout\,
	combout => \mips_cpu|dp|rf|Mux9~5_combout\);

-- Location: LCCOMB_X23_Y20_N28
\mips_cpu|dp|rf|Mux9~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & (((\mips_cpu|dp|rf|Mux9~5_combout\) # (\mips_cpu|dp|rf|Mux7~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux9~7_combout\ & ((!\mips_cpu|dp|rf|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux9~7_combout\,
	datab => \mips_cpu|dp|rf|Mux9~5_combout\,
	datac => \mips_cpu|dp|rf|Mux7~0_combout\,
	datad => \mips_cpu|dp|rf|Mux7~4_combout\,
	combout => \mips_cpu|dp|rf|Mux9~8_combout\);

-- Location: FF_X14_Y22_N5
\mips_cpu|dp|rf|R4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(22));

-- Location: FF_X17_Y20_N13
\mips_cpu|dp|rf|R6[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(22));

-- Location: LCCOMB_X14_Y22_N4
\mips_cpu|dp|rf|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~0_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R6\(22)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R4\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R4\(22),
	datad => \mips_cpu|dp|rf|R6\(22),
	combout => \mips_cpu|dp|rf|Mux9~0_combout\);

-- Location: FF_X14_Y21_N31
\mips_cpu|dp|rf|R7[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(22));

-- Location: FF_X16_Y20_N5
\mips_cpu|dp|rf|R5[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(22));

-- Location: LCCOMB_X14_Y21_N30
\mips_cpu|dp|rf|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~1_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux9~0_combout\ & (\mips_cpu|dp|rf|R7\(22))) # (!\mips_cpu|dp|rf|Mux9~0_combout\ & ((\mips_cpu|dp|rf|R5\(22)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux9~0_combout\,
	datac => \mips_cpu|dp|rf|R7\(22),
	datad => \mips_cpu|dp|rf|R5\(22),
	combout => \mips_cpu|dp|rf|Mux9~1_combout\);

-- Location: FF_X21_Y22_N19
\mips_cpu|dp|rf|R1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(22));

-- Location: LCCOMB_X21_Y22_N20
\mips_cpu|dp|rf|Mux9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~2_combout\ = (\mips_cpu|dp|rf|Mux7~2_combout\ & ((\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|Mux9~1_combout\)) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|R1\(22)))))) # (!\mips_cpu|dp|rf|Mux7~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~2_combout\,
	datab => \mips_cpu|dp|rf|Mux9~1_combout\,
	datac => \mips_cpu|dp|rf|Mux7~3_combout\,
	datad => \mips_cpu|dp|rf|R1\(22),
	combout => \mips_cpu|dp|rf|Mux9~2_combout\);

-- Location: FF_X21_Y22_N1
\mips_cpu|dp|rf|R2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(22));

-- Location: FF_X17_Y21_N19
\mips_cpu|dp|rf|R3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(22));

-- Location: LCCOMB_X21_Y22_N0
\mips_cpu|dp|rf|Mux9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~3_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (\mips_cpu|dp|rf|Mux9~2_combout\)) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux9~2_combout\ & ((\mips_cpu|dp|rf|R3\(22)))) # (!\mips_cpu|dp|rf|Mux9~2_combout\ & 
-- (\mips_cpu|dp|rf|R2\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~1_combout\,
	datab => \mips_cpu|dp|rf|Mux9~2_combout\,
	datac => \mips_cpu|dp|rf|R2\(22),
	datad => \mips_cpu|dp|rf|R3\(22),
	combout => \mips_cpu|dp|rf|Mux9~3_combout\);

-- Location: LCCOMB_X23_Y20_N26
\mips_cpu|dp|rf|Mux9~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~19_combout\ = (\mips_cpu|dp|rf|Mux9~8_combout\ & ((\mips_cpu|dp|rf|Mux9~18_combout\) # ((!\mips_cpu|dp|rf|Mux7~4_combout\)))) # (!\mips_cpu|dp|rf|Mux9~8_combout\ & (((\mips_cpu|dp|rf|Mux9~3_combout\ & 
-- \mips_cpu|dp|rf|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux9~18_combout\,
	datab => \mips_cpu|dp|rf|Mux9~8_combout\,
	datac => \mips_cpu|dp|rf|Mux9~3_combout\,
	datad => \mips_cpu|dp|rf|Mux7~4_combout\,
	combout => \mips_cpu|dp|rf|Mux9~19_combout\);

-- Location: LCCOMB_X23_Y20_N4
\mips_cpu|dp|pcmux|y[22]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[22]~42_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|rf|Mux9~19_combout\))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (\mips_cpu|dp|IF_ID|q\(20))))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|pcreg|q[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(20),
	datac => \mips_cpu|dp|rf|Mux9~19_combout\,
	datad => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[22]~42_combout\);

-- Location: LCCOMB_X22_Y20_N2
\mips_cpu|dp|pcmux|y[22]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[22]~43_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|pcmux|y[22]~42_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcmux|y[22]~42_combout\ & ((\mips_cpu|dp|pcadd2|y[22]~40_combout\))) # 
-- (!\mips_cpu|dp|pcmux|y[22]~42_combout\ & (\mips_cpu|dp|pcadd1|y[22]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|y[22]~40_combout\,
	datab => \mips_cpu|dp|pcadd2|y[22]~40_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|pcmux|y[22]~42_combout\,
	combout => \mips_cpu|dp|pcmux|y[22]~43_combout\);

-- Location: FF_X22_Y20_N3
\mips_cpu|dp|pcreg|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[22]~43_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(22));

-- Location: FF_X24_Y16_N11
\mips_cpu|dp|IF_ID_pcplus4|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[22]~40_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(22));

-- Location: FF_X24_Y20_N25
\mips_cpu|dp|MEM_WB|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(59),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(27));

-- Location: LCCOMB_X26_Y18_N6
\Timer|CompareR~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~12_combout\ = (\mips_cpu|dp|EX_MEM|q\(27)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|EX_MEM|q\(27),
	combout => \Timer|CompareR~12_combout\);

-- Location: FF_X26_Y18_N7
\Timer|CompareR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~12_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(22));

-- Location: LCCOMB_X26_Y18_N18
\mips_cpu|dp|MEM_WB|q[59]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[59]~12_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(22))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(22),
	datab => \Timer|CounterR\(22),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[59]~12_combout\);

-- Location: FF_X26_Y18_N19
\mips_cpu|dp|MEM_WB|q[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[59]~12_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(22),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(59));

-- Location: LCCOMB_X24_Y20_N24
\mips_cpu|dp|ID_EX|q[69]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[69]~21_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(59)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(27),
	datad => \mips_cpu|dp|MEM_WB|q\(59),
	combout => \mips_cpu|dp|ID_EX|q[69]~21_combout\);

-- Location: LCCOMB_X23_Y20_N2
\mips_cpu|dp|wd_mux|y[22]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[22]~21_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(22))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[69]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(22),
	datad => \mips_cpu|dp|ID_EX|q[69]~21_combout\,
	combout => \mips_cpu|dp|wd_mux|y[22]~21_combout\);

-- Location: FF_X12_Y19_N29
\mips_cpu|dp|rf|R23[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[22]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(22));

-- Location: LCCOMB_X12_Y19_N28
\mips_cpu|dp|fwd_before_srca|y[22]~449\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~449_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R23\(22))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R19\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R23\(22),
	datad => \mips_cpu|dp|rf|R19\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~449_combout\);

-- Location: LCCOMB_X14_Y21_N28
\mips_cpu|dp|fwd_before_srca|y[22]~450\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~450_combout\ = (\mips_cpu|dp|fwd_before_srca|y[22]~449_combout\ & ((\mips_cpu|dp|rf|R31\(22)) # ((!\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|fwd_before_srca|y[22]~449_combout\ & (((\mips_cpu|dp|rf|R27\(22) & 
-- \mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[22]~449_combout\,
	datab => \mips_cpu|dp|rf|R31\(22),
	datac => \mips_cpu|dp|rf|R27\(22),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~450_combout\);

-- Location: LCCOMB_X12_Y18_N0
\mips_cpu|dp|fwd_before_srca|y[22]~442\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~442_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(22)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R18\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(22),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R22\(22),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~442_combout\);

-- Location: LCCOMB_X11_Y16_N0
\mips_cpu|dp|fwd_before_srca|y[22]~443\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~443_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[22]~442_combout\ & (\mips_cpu|dp|rf|R30\(22))) # (!\mips_cpu|dp|fwd_before_srca|y[22]~442_combout\ & ((\mips_cpu|dp|rf|R26\(22)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[22]~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R30\(22),
	datac => \mips_cpu|dp|rf|R26\(22),
	datad => \mips_cpu|dp|fwd_before_srca|y[22]~442_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~443_combout\);

-- Location: LCCOMB_X14_Y16_N14
\mips_cpu|dp|fwd_before_srca|y[22]~444\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~444_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R25\(22))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R17\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R25\(22),
	datac => \mips_cpu|dp|rf|R17\(22),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~444_combout\);

-- Location: LCCOMB_X15_Y16_N14
\mips_cpu|dp|fwd_before_srca|y[22]~445\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~445_combout\ = (\mips_cpu|dp|fwd_before_srca|y[22]~444_combout\ & (((\mips_cpu|dp|rf|R29\(22))) # (!\mips_cpu|dp|IF_ID|q\(23)))) # (!\mips_cpu|dp|fwd_before_srca|y[22]~444_combout\ & (\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R21\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[22]~444_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R29\(22),
	datad => \mips_cpu|dp|rf|R21\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~445_combout\);

-- Location: LCCOMB_X11_Y20_N24
\mips_cpu|dp|fwd_before_srca|y[22]~446\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~446_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R24\(22)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R16\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R16\(22),
	datac => \mips_cpu|dp|rf|R24\(22),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~446_combout\);

-- Location: LCCOMB_X15_Y19_N28
\mips_cpu|dp|fwd_before_srca|y[22]~447\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~447_combout\ = (\mips_cpu|dp|fwd_before_srca|y[22]~446_combout\ & (((\mips_cpu|dp|rf|R28\(22))) # (!\mips_cpu|dp|IF_ID|q\(23)))) # (!\mips_cpu|dp|fwd_before_srca|y[22]~446_combout\ & (\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R20\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[22]~446_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R20\(22),
	datad => \mips_cpu|dp|rf|R28\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~447_combout\);

-- Location: LCCOMB_X15_Y19_N16
\mips_cpu|dp|fwd_before_srca|y[22]~448\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~448_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[22]~445_combout\)) # (!\mips_cpu|dp|IF_ID|q\(21) 
-- & ((\mips_cpu|dp|fwd_before_srca|y[22]~447_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|fwd_before_srca|y[22]~445_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|fwd_before_srca|y[22]~447_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~448_combout\);

-- Location: LCCOMB_X15_Y19_N2
\mips_cpu|dp|fwd_before_srca|y[22]~451\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~451_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[22]~448_combout\ & (\mips_cpu|dp|fwd_before_srca|y[22]~450_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[22]~448_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[22]~443_combout\))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[22]~448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[22]~450_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[22]~443_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|fwd_before_srca|y[22]~448_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~451_combout\);

-- Location: LCCOMB_X12_Y23_N26
\mips_cpu|dp|fwd_before_srca|y[22]~459\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~459_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R13\(22)))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|rf|R12\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(22),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|rf|R13\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~459_combout\);

-- Location: LCCOMB_X16_Y23_N8
\mips_cpu|dp|fwd_before_srca|y[22]~460\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~460_combout\ = (\mips_cpu|dp|fwd_before_srca|y[22]~459_combout\ & ((\mips_cpu|dp|rf|R15\(22)) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|fwd_before_srca|y[22]~459_combout\ & (((\mips_cpu|dp|rf|R14\(22) & 
-- \mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[22]~459_combout\,
	datab => \mips_cpu|dp|rf|R15\(22),
	datac => \mips_cpu|dp|rf|R14\(22),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~460_combout\);

-- Location: LCCOMB_X15_Y23_N24
\mips_cpu|dp|fwd_before_srca|y[22]~452\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~452_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R10\(22)))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R8\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R10\(22),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~452_combout\);

-- Location: LCCOMB_X14_Y23_N16
\mips_cpu|dp|fwd_before_srca|y[22]~453\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~453_combout\ = (\mips_cpu|dp|fwd_before_srca|y[22]~452_combout\ & ((\mips_cpu|dp|rf|R11\(22)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[22]~452_combout\ & (((\mips_cpu|dp|rf|R9\(22) & 
-- \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[22]~452_combout\,
	datab => \mips_cpu|dp|rf|R11\(22),
	datac => \mips_cpu|dp|rf|R9\(22),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~453_combout\);

-- Location: LCCOMB_X16_Y20_N4
\mips_cpu|dp|fwd_before_srca|y[22]~454\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~454_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22)) # ((\mips_cpu|dp|rf|R5\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R4\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R5\(22),
	datad => \mips_cpu|dp|rf|R4\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~454_combout\);

-- Location: LCCOMB_X17_Y20_N12
\mips_cpu|dp|fwd_before_srca|y[22]~455\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~455_combout\ = (\mips_cpu|dp|fwd_before_srca|y[22]~454_combout\ & ((\mips_cpu|dp|rf|R7\(22)) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|fwd_before_srca|y[22]~454_combout\ & (((\mips_cpu|dp|rf|R6\(22) & 
-- \mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(22),
	datab => \mips_cpu|dp|fwd_before_srca|y[22]~454_combout\,
	datac => \mips_cpu|dp|rf|R6\(22),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~455_combout\);

-- Location: LCCOMB_X21_Y22_N18
\mips_cpu|dp|fwd_before_srca|y[22]~456\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~456_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~35_combout\) # ((\mips_cpu|dp|rf|R2\(22))))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (\mips_cpu|dp|rf|R1\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datac => \mips_cpu|dp|rf|R1\(22),
	datad => \mips_cpu|dp|rf|R2\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~456_combout\);

-- Location: LCCOMB_X17_Y21_N18
\mips_cpu|dp|fwd_before_srca|y[22]~457\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~457_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[22]~456_combout\ & ((\mips_cpu|dp|rf|R3\(22)))) # (!\mips_cpu|dp|fwd_before_srca|y[22]~456_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[22]~455_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[22]~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[22]~455_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datac => \mips_cpu|dp|rf|R3\(22),
	datad => \mips_cpu|dp|fwd_before_srca|y[22]~456_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~457_combout\);

-- Location: LCCOMB_X17_Y21_N20
\mips_cpu|dp|fwd_before_srca|y[22]~458\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~458_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[22]~453_combout\) # ((\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & 
-- (((\mips_cpu|dp|fwd_before_srca|y[22]~457_combout\ & !\mips_cpu|dp|ID_EX|q[101]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[22]~453_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[22]~457_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~458_combout\);

-- Location: LCCOMB_X15_Y19_N20
\mips_cpu|dp|fwd_before_srca|y[22]~461\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~461_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[22]~458_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[22]~460_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[22]~458_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[22]~451_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[22]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[22]~451_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[22]~460_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[22]~458_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~461_combout\);

-- Location: LCCOMB_X23_Y20_N18
\mips_cpu|dp|fwd_before_srca|y[22]~462\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[22]~462_combout\ = (\mips_cpu|fwd|ForwardA~3_combout\ & ((\mips_cpu|dp|ID_EX|q[69]~21_combout\) # ((\mips_cpu|dp|fwd_before_srca|y[22]~461_combout\ & !\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\)))) # 
-- (!\mips_cpu|fwd|ForwardA~3_combout\ & (\mips_cpu|dp|fwd_before_srca|y[22]~461_combout\ & (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardA~3_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[22]~461_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datad => \mips_cpu|dp|ID_EX|q[69]~21_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[22]~462_combout\);

-- Location: FF_X23_Y20_N19
\mips_cpu|dp|ID_EX|q[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[22]~462_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(101));

-- Location: LCCOMB_X23_Y20_N12
\mips_cpu|dp|fwd_after_srca|y[22]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[22]~44_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[69]~21_combout\))) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(101)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(101),
	datac => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datad => \mips_cpu|dp|ID_EX|q[69]~21_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[22]~44_combout\);

-- Location: LCCOMB_X23_Y20_N14
\mips_cpu|dp|fwd_after_srca|y[22]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[22]~45_combout\ = (\mips_cpu|dp|fwd_after_srca|y[22]~44_combout\) # ((\mips_cpu|dp|EX_MEM|q\(59) & \mips_cpu|fwd|ForwardC[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|EX_MEM|q\(59),
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[22]~44_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[22]~45_combout\);

-- Location: LCCOMB_X23_Y20_N8
\mips_cpu|dp|srcbmux|y[22]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[22]~25_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(37))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[22]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|ID_EX|q\(37),
	datad => \mips_cpu|dp|fwd_after_writedata|y[22]~48_combout\,
	combout => \mips_cpu|dp|srcbmux|y[22]~25_combout\);

-- Location: LCCOMB_X31_Y20_N2
\mips_cpu|dp|alu|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux9~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[22]~25_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|fwd_after_srca|y[22]~45_combout\))) # (!\mips_cpu|dp|srcbmux|y[22]~25_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|fwd_after_srca|y[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[22]~25_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[22]~45_combout\,
	combout => \mips_cpu|dp|alu|Mux9~0_combout\);

-- Location: LCCOMB_X29_Y20_N0
\mips_cpu|dp|alu|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux9~1_combout\ = (\mips_cpu|dp|alu|Mux9~0_combout\) # ((\mips_cpu|dp|alu|Add0~46_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~46_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Mux9~0_combout\,
	combout => \mips_cpu|dp|alu|Mux9~1_combout\);

-- Location: FF_X29_Y20_N1
\mips_cpu|dp|EX_MEM|q[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux9~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(59));

-- Location: LCCOMB_X23_Y20_N0
\mips_cpu|dp|ID_EX|q[69]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[69]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[69]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[69]~21_combout\,
	combout => \mips_cpu|dp|ID_EX|q[69]~feeder_combout\);

-- Location: FF_X23_Y20_N1
\mips_cpu|dp|ID_EX|q[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[69]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux9~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(69));

-- Location: LCCOMB_X23_Y20_N16
\mips_cpu|dp|fwd_after_writedata|y[22]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[22]~47_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|EX_MEM|q\(59)) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & \mips_cpu|dp|ID_EX|q\(69))))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & 
-- (\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & ((\mips_cpu|dp|ID_EX|q\(69)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(59),
	datad => \mips_cpu|dp|ID_EX|q\(69),
	combout => \mips_cpu|dp|fwd_after_writedata|y[22]~47_combout\);

-- Location: LCCOMB_X23_Y20_N10
\mips_cpu|dp|fwd_after_writedata|y[22]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[22]~48_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[22]~47_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & \mips_cpu|dp|ID_EX|q[69]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[22]~47_combout\,
	datad => \mips_cpu|dp|ID_EX|q[69]~21_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[22]~48_combout\);

-- Location: FF_X23_Y20_N11
\mips_cpu|dp|EX_MEM|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[22]~48_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(27));

-- Location: FF_X21_Y16_N13
\mips_cpu|dp|IF_ID|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(23));

-- Location: FF_X20_Y24_N29
\mips_cpu|dp|rf|R3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(25));

-- Location: FF_X14_Y18_N29
\mips_cpu|dp|rf|R5[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(25));

-- Location: FF_X14_Y18_N23
\mips_cpu|dp|rf|R4[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(25));

-- Location: LCCOMB_X14_Y18_N22
\mips_cpu|dp|rf|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~2_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R5\(25))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R4\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R5\(25),
	datac => \mips_cpu|dp|rf|R4\(25),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux6~2_combout\);

-- Location: FF_X16_Y22_N9
\mips_cpu|dp|rf|R6[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(25));

-- Location: FF_X16_Y22_N19
\mips_cpu|dp|rf|R7[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(25));

-- Location: LCCOMB_X16_Y22_N18
\mips_cpu|dp|rf|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~3_combout\ = (\mips_cpu|dp|rf|Mux6~2_combout\ & (((\mips_cpu|dp|rf|R7\(25)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux6~2_combout\ & (\mips_cpu|dp|rf|R6\(25) & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux6~2_combout\,
	datab => \mips_cpu|dp|rf|R6\(25),
	datac => \mips_cpu|dp|rf|R7\(25),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux6~3_combout\);

-- Location: FF_X20_Y21_N3
\mips_cpu|dp|rf|R1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(25));

-- Location: LCCOMB_X20_Y21_N2
\mips_cpu|dp|rf|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~4_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux6~3_combout\) # ((!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|R1\(25) & \mips_cpu|dp|rf|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~3_combout\,
	datab => \mips_cpu|dp|rf|Mux6~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(25),
	datad => \mips_cpu|dp|rf|Mux7~2_combout\,
	combout => \mips_cpu|dp|rf|Mux6~4_combout\);

-- Location: FF_X20_Y21_N25
\mips_cpu|dp|rf|R2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(25));

-- Location: LCCOMB_X20_Y21_N24
\mips_cpu|dp|rf|Mux6~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~5_combout\ = (\mips_cpu|dp|rf|Mux6~4_combout\ & ((\mips_cpu|dp|rf|R3\(25)) # ((\mips_cpu|dp|rf|Mux7~1_combout\)))) # (!\mips_cpu|dp|rf|Mux6~4_combout\ & (((\mips_cpu|dp|rf|R2\(25) & !\mips_cpu|dp|rf|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(25),
	datab => \mips_cpu|dp|rf|Mux6~4_combout\,
	datac => \mips_cpu|dp|rf|R2\(25),
	datad => \mips_cpu|dp|rf|Mux7~1_combout\,
	combout => \mips_cpu|dp|rf|Mux6~5_combout\);

-- Location: FF_X21_Y23_N11
\mips_cpu|dp|rf|R8[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(25));

-- Location: FF_X17_Y23_N17
\mips_cpu|dp|rf|R10[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(25));

-- Location: LCCOMB_X21_Y23_N10
\mips_cpu|dp|rf|Mux6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R10\(25))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R8\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(25),
	datad => \mips_cpu|dp|rf|R10\(25),
	combout => \mips_cpu|dp|rf|Mux6~6_combout\);

-- Location: FF_X17_Y25_N17
\mips_cpu|dp|rf|R9[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(25));

-- Location: FF_X17_Y23_N27
\mips_cpu|dp|rf|R11[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(25));

-- Location: LCCOMB_X17_Y23_N26
\mips_cpu|dp|rf|Mux6~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~7_combout\ = (\mips_cpu|dp|rf|Mux6~6_combout\ & (((\mips_cpu|dp|rf|R11\(25)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux6~6_combout\ & (\mips_cpu|dp|rf|R9\(25) & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux6~6_combout\,
	datab => \mips_cpu|dp|rf|R9\(25),
	datac => \mips_cpu|dp|rf|R11\(25),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux6~7_combout\);

-- Location: LCCOMB_X19_Y17_N28
\mips_cpu|dp|rf|Mux6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux7~4_combout\)) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux7~4_combout\ & (\mips_cpu|dp|rf|Mux6~5_combout\)) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & 
-- ((\mips_cpu|dp|rf|Mux6~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux7~4_combout\,
	datac => \mips_cpu|dp|rf|Mux6~5_combout\,
	datad => \mips_cpu|dp|rf|Mux6~7_combout\,
	combout => \mips_cpu|dp|rf|Mux6~8_combout\);

-- Location: FF_X16_Y23_N11
\mips_cpu|dp|rf|R14[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(25));

-- Location: FF_X19_Y23_N23
\mips_cpu|dp|rf|R12[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(25));

-- Location: FF_X16_Y23_N1
\mips_cpu|dp|rf|R13[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(25));

-- Location: LCCOMB_X19_Y23_N22
\mips_cpu|dp|rf|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R13\(25)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R12\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(25),
	datad => \mips_cpu|dp|rf|R13\(25),
	combout => \mips_cpu|dp|rf|Mux6~0_combout\);

-- Location: LCCOMB_X19_Y17_N26
\mips_cpu|dp|rf|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~1_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux6~0_combout\ & (\mips_cpu|dp|rf|R15\(25))) # (!\mips_cpu|dp|rf|Mux6~0_combout\ & ((\mips_cpu|dp|rf|R14\(25)))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(25),
	datab => \mips_cpu|dp|rf|R14\(25),
	datac => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux6~0_combout\,
	combout => \mips_cpu|dp|rf|Mux6~1_combout\);

-- Location: FF_X11_Y21_N25
\mips_cpu|dp|rf|R27[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(25));

-- Location: FF_X11_Y21_N3
\mips_cpu|dp|rf|R19[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(25));

-- Location: LCCOMB_X11_Y21_N24
\mips_cpu|dp|rf|Mux6~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~16_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R27\(25))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R19\(25)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R27\(25),
	datad => \mips_cpu|dp|rf|R19\(25),
	combout => \mips_cpu|dp|rf|Mux6~16_combout\);

-- Location: FF_X10_Y21_N15
\mips_cpu|dp|rf|R31[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(25));

-- Location: FF_X10_Y21_N21
\mips_cpu|dp|rf|R23[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(25));

-- Location: LCCOMB_X10_Y21_N20
\mips_cpu|dp|rf|Mux6~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~17_combout\ = (\mips_cpu|dp|rf|Mux6~16_combout\ & ((\mips_cpu|dp|rf|R31\(25)) # ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux6~16_combout\ & (((\mips_cpu|dp|rf|R23\(25) & !\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux6~16_combout\,
	datab => \mips_cpu|dp|rf|R31\(25),
	datac => \mips_cpu|dp|rf|R23\(25),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux6~17_combout\);

-- Location: FF_X12_Y18_N17
\mips_cpu|dp|rf|R22[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(25));

-- Location: FF_X12_Y18_N11
\mips_cpu|dp|rf|R18[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(25));

-- Location: LCCOMB_X12_Y18_N16
\mips_cpu|dp|rf|Mux6~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R18\(25))))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\) # 
-- ((\mips_cpu|dp|rf|R22\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R22\(25),
	datad => \mips_cpu|dp|rf|R18\(25),
	combout => \mips_cpu|dp|rf|Mux6~9_combout\);

-- Location: FF_X15_Y18_N31
\mips_cpu|dp|rf|R26[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(25));

-- Location: FF_X15_Y18_N1
\mips_cpu|dp|rf|R30[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(25));

-- Location: LCCOMB_X15_Y18_N30
\mips_cpu|dp|rf|Mux6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~10_combout\ = (\mips_cpu|dp|rf|Mux6~9_combout\ & (((\mips_cpu|dp|rf|R30\(25))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\))) # (!\mips_cpu|dp|rf|Mux6~9_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R26\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux6~9_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(25),
	datad => \mips_cpu|dp|rf|R30\(25),
	combout => \mips_cpu|dp|rf|Mux6~10_combout\);

-- Location: FF_X14_Y16_N27
\mips_cpu|dp|rf|R17[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(25));

-- Location: FF_X14_Y16_N25
\mips_cpu|dp|rf|R25[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(25));

-- Location: LCCOMB_X14_Y16_N26
\mips_cpu|dp|rf|Mux6~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R25\(25)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R17\(25))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R17\(25),
	datad => \mips_cpu|dp|rf|R25\(25),
	combout => \mips_cpu|dp|rf|Mux6~11_combout\);

-- Location: FF_X15_Y16_N25
\mips_cpu|dp|rf|R21[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(25));

-- Location: FF_X15_Y16_N11
\mips_cpu|dp|rf|R29[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(25));

-- Location: LCCOMB_X15_Y16_N10
\mips_cpu|dp|rf|Mux6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~12_combout\ = (\mips_cpu|dp|rf|Mux6~11_combout\ & (((\mips_cpu|dp|rf|R29\(25)) # (\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux6~11_combout\ & (\mips_cpu|dp|rf|R21\(25) & ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux6~11_combout\,
	datab => \mips_cpu|dp|rf|R21\(25),
	datac => \mips_cpu|dp|rf|R29\(25),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux6~12_combout\);

-- Location: FF_X15_Y17_N31
\mips_cpu|dp|rf|R28[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(25));

-- Location: FF_X15_Y17_N13
\mips_cpu|dp|rf|R24[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(25));

-- Location: FF_X16_Y17_N7
\mips_cpu|dp|rf|R16[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(25));

-- Location: FF_X16_Y17_N5
\mips_cpu|dp|rf|R20[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(25));

-- Location: LCCOMB_X16_Y17_N4
\mips_cpu|dp|rf|Mux6~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~13_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(25) & ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R20\(25)) # 
-- (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(25),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R20\(25),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux6~13_combout\);

-- Location: LCCOMB_X15_Y17_N12
\mips_cpu|dp|rf|Mux6~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux6~13_combout\ & (\mips_cpu|dp|rf|R28\(25))) # (!\mips_cpu|dp|rf|Mux6~13_combout\ & ((\mips_cpu|dp|rf|R24\(25)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux6~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(25),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R24\(25),
	datad => \mips_cpu|dp|rf|Mux6~13_combout\,
	combout => \mips_cpu|dp|rf|Mux6~14_combout\);

-- Location: LCCOMB_X19_Y17_N6
\mips_cpu|dp|rf|Mux6~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~15_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux6~12_combout\) # ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- \mips_cpu|dp|rf|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux6~12_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux6~14_combout\,
	combout => \mips_cpu|dp|rf|Mux6~15_combout\);

-- Location: LCCOMB_X19_Y17_N24
\mips_cpu|dp|rf|Mux6~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~18_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux6~15_combout\ & (\mips_cpu|dp|rf|Mux6~17_combout\)) # (!\mips_cpu|dp|rf|Mux6~15_combout\ & ((\mips_cpu|dp|rf|Mux6~10_combout\))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux6~17_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux6~10_combout\,
	datad => \mips_cpu|dp|rf|Mux6~15_combout\,
	combout => \mips_cpu|dp|rf|Mux6~18_combout\);

-- Location: LCCOMB_X19_Y17_N10
\mips_cpu|dp|rf|Mux6~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~19_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux6~8_combout\ & ((\mips_cpu|dp|rf|Mux6~18_combout\))) # (!\mips_cpu|dp|rf|Mux6~8_combout\ & (\mips_cpu|dp|rf|Mux6~1_combout\)))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ 
-- & (\mips_cpu|dp|rf|Mux6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux6~8_combout\,
	datac => \mips_cpu|dp|rf|Mux6~1_combout\,
	datad => \mips_cpu|dp|rf|Mux6~18_combout\,
	combout => \mips_cpu|dp|rf|Mux6~19_combout\);

-- Location: LCCOMB_X23_Y16_N20
\mips_cpu|dp|pcmux|y[25]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[25]~36_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|rf|Mux6~19_combout\))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (\mips_cpu|dp|IF_ID|q\(23))))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|pcreg|q[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|Mux6~19_combout\,
	datad => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[25]~36_combout\);

-- Location: LCCOMB_X28_Y16_N14
\mips_cpu|dp|pcmux|y[25]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[25]~37_combout\ = (\mips_cpu|dp|pcmux|y[25]~36_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\) # ((\mips_cpu|dp|pcadd2|y[25]~46_combout\)))) # (!\mips_cpu|dp|pcmux|y[25]~36_combout\ & (!\mips_cpu|c|md|Selector8~1_combout\ & 
-- ((\mips_cpu|dp|pcadd1|y[25]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|y[25]~36_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|pcadd2|y[25]~46_combout\,
	datad => \mips_cpu|dp|pcadd1|y[25]~46_combout\,
	combout => \mips_cpu|dp|pcmux|y[25]~37_combout\);

-- Location: FF_X28_Y16_N15
\mips_cpu|dp|pcreg|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[25]~37_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(25));

-- Location: FF_X24_Y16_N17
\mips_cpu|dp|IF_ID_pcplus4|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[25]~46_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(25));

-- Location: LCCOMB_X23_Y19_N4
\mips_cpu|dp|wd_mux|y[25]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[25]~18_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(25)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|ID_EX|q[72]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[72]~18_combout\,
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(25),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|wd_mux|y[25]~18_combout\);

-- Location: FF_X23_Y19_N5
\mips_cpu|dp|rf|R15[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[25]~18_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(25));

-- Location: LCCOMB_X16_Y23_N10
\mips_cpu|dp|fwd_before_srca|y[25]~396\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~396_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R14\(25)) # (\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R12\(25) & ((!\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(25),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R14\(25),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~396_combout\);

-- Location: LCCOMB_X16_Y23_N0
\mips_cpu|dp|fwd_before_srca|y[25]~397\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~397_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[25]~396_combout\ & (\mips_cpu|dp|rf|R15\(25))) # (!\mips_cpu|dp|fwd_before_srca|y[25]~396_combout\ & ((\mips_cpu|dp|rf|R13\(25)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[25]~396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R15\(25),
	datac => \mips_cpu|dp|rf|R13\(25),
	datad => \mips_cpu|dp|fwd_before_srca|y[25]~396_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~397_combout\);

-- Location: LCCOMB_X17_Y25_N16
\mips_cpu|dp|fwd_before_srca|y[25]~379\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~379_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|IF_ID|q\(21))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R9\(25))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|rf|R8\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R9\(25),
	datad => \mips_cpu|dp|rf|R8\(25),
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~379_combout\);

-- Location: LCCOMB_X17_Y23_N16
\mips_cpu|dp|fwd_before_srca|y[25]~380\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~380_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[25]~379_combout\ & (\mips_cpu|dp|rf|R11\(25))) # (!\mips_cpu|dp|fwd_before_srca|y[25]~379_combout\ & ((\mips_cpu|dp|rf|R10\(25)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[25]~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(25),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R10\(25),
	datad => \mips_cpu|dp|fwd_before_srca|y[25]~379_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~380_combout\);

-- Location: LCCOMB_X16_Y17_N6
\mips_cpu|dp|fwd_before_srca|y[25]~385\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~385_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R24\(25)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R16\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R16\(25),
	datad => \mips_cpu|dp|rf|R24\(25),
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~385_combout\);

-- Location: LCCOMB_X15_Y17_N30
\mips_cpu|dp|fwd_before_srca|y[25]~386\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~386_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[25]~385_combout\ & ((\mips_cpu|dp|rf|R28\(25)))) # (!\mips_cpu|dp|fwd_before_srca|y[25]~385_combout\ & (\mips_cpu|dp|rf|R20\(25))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[25]~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R20\(25),
	datac => \mips_cpu|dp|rf|R28\(25),
	datad => \mips_cpu|dp|fwd_before_srca|y[25]~385_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~386_combout\);

-- Location: LCCOMB_X12_Y18_N10
\mips_cpu|dp|fwd_before_srca|y[25]~383\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~383_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(25)) # ((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R18\(25) & !\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R22\(25),
	datac => \mips_cpu|dp|rf|R18\(25),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~383_combout\);

-- Location: LCCOMB_X15_Y18_N0
\mips_cpu|dp|fwd_before_srca|y[25]~384\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~384_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[25]~383_combout\ & ((\mips_cpu|dp|rf|R30\(25)))) # (!\mips_cpu|dp|fwd_before_srca|y[25]~383_combout\ & (\mips_cpu|dp|rf|R26\(25))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[25]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(25),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R30\(25),
	datad => \mips_cpu|dp|fwd_before_srca|y[25]~383_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~384_combout\);

-- Location: LCCOMB_X15_Y18_N2
\mips_cpu|dp|fwd_before_srca|y[25]~387\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~387_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[25]~384_combout\))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|fwd_before_srca|y[25]~386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|fwd_before_srca|y[25]~386_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[25]~384_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~387_combout\);

-- Location: LCCOMB_X11_Y21_N2
\mips_cpu|dp|fwd_before_srca|y[25]~388\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~388_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(25)) # ((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R19\(25) & !\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R23\(25),
	datac => \mips_cpu|dp|rf|R19\(25),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~388_combout\);

-- Location: LCCOMB_X10_Y21_N14
\mips_cpu|dp|fwd_before_srca|y[25]~389\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~389_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[25]~388_combout\ & (\mips_cpu|dp|rf|R31\(25))) # (!\mips_cpu|dp|fwd_before_srca|y[25]~388_combout\ & ((\mips_cpu|dp|rf|R27\(25)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|fwd_before_srca|y[25]~388_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|fwd_before_srca|y[25]~388_combout\,
	datac => \mips_cpu|dp|rf|R31\(25),
	datad => \mips_cpu|dp|rf|R27\(25),
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~389_combout\);

-- Location: LCCOMB_X14_Y16_N24
\mips_cpu|dp|fwd_before_srca|y[25]~381\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~381_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R25\(25)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R17\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(25),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R25\(25),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~381_combout\);

-- Location: LCCOMB_X15_Y16_N24
\mips_cpu|dp|fwd_before_srca|y[25]~382\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~382_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[25]~381_combout\ & ((\mips_cpu|dp|rf|R29\(25)))) # (!\mips_cpu|dp|fwd_before_srca|y[25]~381_combout\ & (\mips_cpu|dp|rf|R21\(25))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[25]~381_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[25]~381_combout\,
	datac => \mips_cpu|dp|rf|R21\(25),
	datad => \mips_cpu|dp|rf|R29\(25),
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~382_combout\);

-- Location: LCCOMB_X15_Y18_N20
\mips_cpu|dp|fwd_before_srca|y[25]~390\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~390_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[25]~387_combout\ & (\mips_cpu|dp|fwd_before_srca|y[25]~389_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[25]~387_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[25]~382_combout\))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[25]~387_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|fwd_before_srca|y[25]~387_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[25]~389_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[25]~382_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~390_combout\);

-- Location: LCCOMB_X16_Y22_N8
\mips_cpu|dp|fwd_before_srca|y[25]~391\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~391_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R6\(25)))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R4\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(25),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R6\(25),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~391_combout\);

-- Location: LCCOMB_X14_Y18_N28
\mips_cpu|dp|fwd_before_srca|y[25]~392\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~392_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[25]~391_combout\ & (\mips_cpu|dp|rf|R7\(25))) # (!\mips_cpu|dp|fwd_before_srca|y[25]~391_combout\ & ((\mips_cpu|dp|rf|R5\(25)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[25]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R7\(25),
	datac => \mips_cpu|dp|rf|R5\(25),
	datad => \mips_cpu|dp|fwd_before_srca|y[25]~391_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~392_combout\);

-- Location: LCCOMB_X20_Y21_N20
\mips_cpu|dp|fwd_before_srca|y[25]~393\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~393_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[25]~392_combout\) # ((\mips_cpu|dp|ID_EX|q[101]~34_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (((\mips_cpu|dp|rf|R1\(25) & !\mips_cpu|dp|ID_EX|q[101]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[25]~392_combout\,
	datac => \mips_cpu|dp|rf|R1\(25),
	datad => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~393_combout\);

-- Location: LCCOMB_X20_Y24_N28
\mips_cpu|dp|fwd_before_srca|y[25]~394\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~394_combout\ = (\mips_cpu|dp|fwd_before_srca|y[25]~393_combout\ & (((\mips_cpu|dp|rf|R3\(25)) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[25]~393_combout\ & (\mips_cpu|dp|rf|R2\(25) & 
-- ((\mips_cpu|dp|ID_EX|q[101]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(25),
	datab => \mips_cpu|dp|fwd_before_srca|y[25]~393_combout\,
	datac => \mips_cpu|dp|rf|R3\(25),
	datad => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~394_combout\);

-- Location: LCCOMB_X23_Y19_N18
\mips_cpu|dp|fwd_before_srca|y[25]~395\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~395_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~33_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[25]~390_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[25]~394_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[25]~390_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[25]~394_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~395_combout\);

-- Location: LCCOMB_X23_Y19_N22
\mips_cpu|dp|fwd_before_srca|y[25]~398\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~398_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[25]~395_combout\ & (\mips_cpu|dp|fwd_before_srca|y[25]~397_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[25]~395_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[25]~380_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[25]~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[25]~397_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[25]~380_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[25]~395_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~398_combout\);

-- Location: LCCOMB_X23_Y19_N2
\mips_cpu|dp|fwd_before_srca|y[25]~399\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[25]~399_combout\ = (\mips_cpu|dp|fwd_before_srca|y[25]~398_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[72]~18_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\))) # 
-- (!\mips_cpu|dp|fwd_before_srca|y[25]~398_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[72]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[25]~398_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datac => \mips_cpu|fwd|ForwardA~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q[72]~18_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[25]~399_combout\);

-- Location: FF_X23_Y19_N3
\mips_cpu|dp|ID_EX|q[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[25]~399_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(104));

-- Location: LCCOMB_X23_Y19_N12
\mips_cpu|dp|fwd_after_srca|y[25]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[25]~38_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[72]~18_combout\))) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(104)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(104),
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q[72]~18_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[25]~38_combout\);

-- Location: LCCOMB_X23_Y19_N14
\mips_cpu|dp|fwd_after_srca|y[25]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[25]~39_combout\ = (\mips_cpu|dp|fwd_after_srca|y[25]~38_combout\) # ((\mips_cpu|dp|EX_MEM|q\(62) & \mips_cpu|fwd|ForwardC[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[25]~38_combout\,
	datab => \mips_cpu|dp|EX_MEM|q\(62),
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[25]~39_combout\);

-- Location: LCCOMB_X29_Y19_N10
\mips_cpu|dp|srcbmux|y[25]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[25]~22_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(40)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[25]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwd_after_writedata|y[25]~42_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|ID_EX|q\(40),
	combout => \mips_cpu|dp|srcbmux|y[25]~22_combout\);

-- Location: LCCOMB_X30_Y20_N20
\mips_cpu|dp|alu|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux6~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[25]~22_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[25]~39_combout\) # (\mips_cpu|c|ad|Mux2~1_combout\))) # (!\mips_cpu|dp|srcbmux|y[25]~22_combout\ & 
-- (\mips_cpu|dp|fwd_after_srca|y[25]~39_combout\ & \mips_cpu|c|ad|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[25]~22_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[25]~39_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux6~0_combout\);

-- Location: LCCOMB_X30_Y20_N30
\mips_cpu|dp|alu|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux6~1_combout\ = (\mips_cpu|dp|alu|Mux6~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Add0~52_combout\,
	datad => \mips_cpu|dp|alu|Mux6~0_combout\,
	combout => \mips_cpu|dp|alu|Mux6~1_combout\);

-- Location: FF_X30_Y20_N31
\mips_cpu|dp|EX_MEM|q[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux6~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(62));

-- Location: FF_X23_Y19_N11
\mips_cpu|dp|MEM_WB|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(62),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(30));

-- Location: LCCOMB_X26_Y22_N20
\Timer|CompareR~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~9_combout\ = (\mips_cpu|dp|EX_MEM|q\(30)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|EX_MEM|q\(30),
	combout => \Timer|CompareR~9_combout\);

-- Location: FF_X26_Y22_N21
\Timer|CompareR[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~9_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(25));

-- Location: LCCOMB_X26_Y22_N16
\mips_cpu|dp|MEM_WB|q[62]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[62]~9_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(25))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~2_combout\,
	datab => \Timer|CompareR\(25),
	datad => \Timer|CounterR\(25),
	combout => \mips_cpu|dp|MEM_WB|q[62]~9_combout\);

-- Location: FF_X26_Y22_N17
\mips_cpu|dp|MEM_WB|q[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[62]~9_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(25),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(62));

-- Location: LCCOMB_X23_Y19_N10
\mips_cpu|dp|ID_EX|q[72]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[72]~18_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(62)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(30),
	datad => \mips_cpu|dp|MEM_WB|q\(62),
	combout => \mips_cpu|dp|ID_EX|q[72]~18_combout\);

-- Location: LCCOMB_X26_Y19_N28
\mips_cpu|dp|ID_EX|q[72]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[72]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[72]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[72]~18_combout\,
	combout => \mips_cpu|dp|ID_EX|q[72]~feeder_combout\);

-- Location: FF_X26_Y19_N29
\mips_cpu|dp|ID_EX|q[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[72]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux6~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(72));

-- Location: LCCOMB_X26_Y19_N4
\mips_cpu|dp|fwd_after_writedata|y[25]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[25]~41_combout\ = (\mips_cpu|fwd|ForwardD[1]~2_combout\ & ((\mips_cpu|fwd|ForwardD[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q[72]~18_combout\)) # (!\mips_cpu|fwd|ForwardD[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q\(72)))))) # 
-- (!\mips_cpu|fwd|ForwardD[1]~2_combout\ & (((\mips_cpu|dp|ID_EX|q\(72)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[1]~2_combout\,
	datab => \mips_cpu|dp|ID_EX|q[72]~18_combout\,
	datac => \mips_cpu|fwd|ForwardD[1]~7_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(72),
	combout => \mips_cpu|dp|fwd_after_writedata|y[25]~41_combout\);

-- Location: LCCOMB_X29_Y19_N2
\mips_cpu|dp|fwd_after_writedata|y[25]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[25]~42_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|EX_MEM|q\(62)))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|dp|fwd_after_writedata|y[25]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[25]~41_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(62),
	combout => \mips_cpu|dp|fwd_after_writedata|y[25]~42_combout\);

-- Location: FF_X29_Y19_N3
\mips_cpu|dp|EX_MEM|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[25]~42_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(30));

-- Location: FF_X21_Y16_N11
\mips_cpu|dp|IF_ID|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(24));

-- Location: LCCOMB_X28_Y15_N28
\mips_cpu|fwd|ForwardA~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardA~1_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|MEM_WB|q\(3) & (\mips_cpu|dp|MEM_WB|q\(2) $ (!\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|MEM_WB|q\(3) & (\mips_cpu|dp|MEM_WB|q\(2) $ 
-- (!\mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|MEM_WB|q\(3),
	datac => \mips_cpu|dp|MEM_WB|q\(2),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|fwd|ForwardA~1_combout\);

-- Location: LCCOMB_X28_Y17_N22
\mips_cpu|fwd|ForwardA~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardA~0_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|MEM_WB|q\(1) & (\mips_cpu|dp|IF_ID|q\(21) $ (!\mips_cpu|dp|MEM_WB|q\(0))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (!\mips_cpu|dp|MEM_WB|q\(1) & (\mips_cpu|dp|IF_ID|q\(21) $ 
-- (!\mips_cpu|dp|MEM_WB|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|MEM_WB|q\(0),
	datad => \mips_cpu|dp|MEM_WB|q\(1),
	combout => \mips_cpu|fwd|ForwardA~0_combout\);

-- Location: LCCOMB_X22_Y17_N10
\mips_cpu|fwd|ForwardA~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardA~3_combout\ = (\mips_cpu|fwd|ForwardA~2_combout\ & (\mips_cpu|fwd|ForwardA~1_combout\ & \mips_cpu|fwd|ForwardA~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|fwd|ForwardA~2_combout\,
	datac => \mips_cpu|fwd|ForwardA~1_combout\,
	datad => \mips_cpu|fwd|ForwardA~0_combout\,
	combout => \mips_cpu|fwd|ForwardA~3_combout\);

-- Location: LCCOMB_X20_Y20_N20
\mips_cpu|dp|fwd_before_srca|y[14]~627\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~627_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R13\(14)))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|rf|R12\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(14),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R13\(14),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~627_combout\);

-- Location: LCCOMB_X20_Y20_N18
\mips_cpu|dp|fwd_before_srca|y[14]~628\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~628_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[14]~627_combout\ & (\mips_cpu|dp|rf|R15\(14))) # (!\mips_cpu|dp|fwd_before_srca|y[14]~627_combout\ & ((\mips_cpu|dp|rf|R14\(14)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[14]~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(14),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R14\(14),
	datad => \mips_cpu|dp|fwd_before_srca|y[14]~627_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~628_combout\);

-- Location: LCCOMB_X12_Y19_N12
\mips_cpu|dp|fwd_before_srca|y[14]~617\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~617_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R23\(14))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R19\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R23\(14),
	datad => \mips_cpu|dp|rf|R19\(14),
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~617_combout\);

-- Location: LCCOMB_X11_Y19_N12
\mips_cpu|dp|fwd_before_srca|y[14]~618\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~618_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[14]~617_combout\ & (\mips_cpu|dp|rf|R31\(14))) # (!\mips_cpu|dp|fwd_before_srca|y[14]~617_combout\ & ((\mips_cpu|dp|rf|R27\(14)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[14]~617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(14),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R27\(14),
	datad => \mips_cpu|dp|fwd_before_srca|y[14]~617_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~618_combout\);

-- Location: LCCOMB_X16_Y16_N6
\mips_cpu|dp|fwd_before_srca|y[14]~612\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~612_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R25\(14))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R17\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R17\(14),
	datad => \mips_cpu|dp|rf|R25\(14),
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~612_combout\);

-- Location: LCCOMB_X19_Y16_N22
\mips_cpu|dp|fwd_before_srca|y[14]~613\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~613_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[14]~612_combout\ & (\mips_cpu|dp|rf|R29\(14))) # (!\mips_cpu|dp|fwd_before_srca|y[14]~612_combout\ & ((\mips_cpu|dp|rf|R21\(14)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[14]~612_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[14]~612_combout\,
	datac => \mips_cpu|dp|rf|R29\(14),
	datad => \mips_cpu|dp|rf|R21\(14),
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~613_combout\);

-- Location: LCCOMB_X11_Y20_N22
\mips_cpu|dp|fwd_before_srca|y[14]~614\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~614_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R24\(14))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R16\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R24\(14),
	datad => \mips_cpu|dp|rf|R16\(14),
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~614_combout\);

-- Location: LCCOMB_X12_Y20_N20
\mips_cpu|dp|fwd_before_srca|y[14]~615\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~615_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[14]~614_combout\ & (\mips_cpu|dp|rf|R28\(14))) # (!\mips_cpu|dp|fwd_before_srca|y[14]~614_combout\ & ((\mips_cpu|dp|rf|R20\(14)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[14]~614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(14),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R20\(14),
	datad => \mips_cpu|dp|fwd_before_srca|y[14]~614_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~615_combout\);

-- Location: LCCOMB_X22_Y18_N30
\mips_cpu|dp|fwd_before_srca|y[14]~616\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~616_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[14]~613_combout\)) # (!\mips_cpu|dp|IF_ID|q\(21) 
-- & ((\mips_cpu|dp|fwd_before_srca|y[14]~615_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[14]~613_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[14]~615_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~616_combout\);

-- Location: LCCOMB_X11_Y17_N12
\mips_cpu|dp|fwd_before_srca|y[14]~610\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~610_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R22\(14))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R18\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R22\(14),
	datad => \mips_cpu|dp|rf|R18\(14),
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~610_combout\);

-- Location: LCCOMB_X12_Y17_N24
\mips_cpu|dp|fwd_before_srca|y[14]~611\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~611_combout\ = (\mips_cpu|dp|fwd_before_srca|y[14]~610_combout\ & (((\mips_cpu|dp|rf|R30\(14))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[14]~610_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R26\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[14]~610_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R26\(14),
	datad => \mips_cpu|dp|rf|R30\(14),
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~611_combout\);

-- Location: LCCOMB_X22_Y18_N0
\mips_cpu|dp|fwd_before_srca|y[14]~619\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~619_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[14]~616_combout\ & (\mips_cpu|dp|fwd_before_srca|y[14]~618_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[14]~616_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[14]~611_combout\))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[14]~616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[14]~618_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|fwd_before_srca|y[14]~616_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[14]~611_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~619_combout\);

-- Location: LCCOMB_X21_Y24_N30
\mips_cpu|dp|fwd_before_srca|y[14]~620\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~620_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R10\(14)))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R8\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R8\(14),
	datac => \mips_cpu|dp|rf|R10\(14),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~620_combout\);

-- Location: LCCOMB_X20_Y25_N20
\mips_cpu|dp|fwd_before_srca|y[14]~621\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~621_combout\ = (\mips_cpu|dp|fwd_before_srca|y[14]~620_combout\ & ((\mips_cpu|dp|rf|R11\(14)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[14]~620_combout\ & (((\mips_cpu|dp|rf|R9\(14) & 
-- \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(14),
	datab => \mips_cpu|dp|fwd_before_srca|y[14]~620_combout\,
	datac => \mips_cpu|dp|rf|R9\(14),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~621_combout\);

-- Location: LCCOMB_X15_Y20_N20
\mips_cpu|dp|fwd_before_srca|y[14]~622\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~622_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R5\(14)) # ((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|rf|R4\(14) & !\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R5\(14),
	datac => \mips_cpu|dp|rf|R4\(14),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~622_combout\);

-- Location: LCCOMB_X16_Y20_N20
\mips_cpu|dp|fwd_before_srca|y[14]~623\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~623_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[14]~622_combout\ & (\mips_cpu|dp|rf|R7\(14))) # (!\mips_cpu|dp|fwd_before_srca|y[14]~622_combout\ & ((\mips_cpu|dp|rf|R6\(14)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|fwd_before_srca|y[14]~622_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|fwd_before_srca|y[14]~622_combout\,
	datac => \mips_cpu|dp|rf|R7\(14),
	datad => \mips_cpu|dp|rf|R6\(14),
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~623_combout\);

-- Location: LCCOMB_X16_Y24_N16
\mips_cpu|dp|fwd_before_srca|y[14]~624\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~624_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|rf|R2\(14)) # ((\mips_cpu|dp|ID_EX|q[101]~35_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (((\mips_cpu|dp|rf|R1\(14) & 
-- !\mips_cpu|dp|ID_EX|q[101]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(14),
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R1\(14),
	datad => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~624_combout\);

-- Location: LCCOMB_X19_Y24_N22
\mips_cpu|dp|fwd_before_srca|y[14]~625\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~625_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[14]~624_combout\ & ((\mips_cpu|dp|rf|R3\(14)))) # (!\mips_cpu|dp|fwd_before_srca|y[14]~624_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[14]~623_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[14]~624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[14]~623_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datac => \mips_cpu|dp|rf|R3\(14),
	datad => \mips_cpu|dp|fwd_before_srca|y[14]~624_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~625_combout\);

-- Location: LCCOMB_X22_Y18_N26
\mips_cpu|dp|fwd_before_srca|y[14]~626\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~626_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[14]~621_combout\) # ((\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & 
-- (((\mips_cpu|dp|fwd_before_srca|y[14]~625_combout\ & !\mips_cpu|dp|ID_EX|q[101]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[14]~621_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[14]~625_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~626_combout\);

-- Location: LCCOMB_X22_Y18_N6
\mips_cpu|dp|fwd_before_srca|y[14]~629\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~629_combout\ = (\mips_cpu|dp|fwd_before_srca|y[14]~626_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[14]~628_combout\) # ((!\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[14]~626_combout\ & 
-- (((\mips_cpu|dp|fwd_before_srca|y[14]~619_combout\ & \mips_cpu|dp|ID_EX|q[101]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[14]~628_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[14]~619_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[14]~626_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~629_combout\);

-- Location: LCCOMB_X22_Y18_N2
\mips_cpu|dp|fwd_before_srca|y[14]~630\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[14]~630_combout\ = (\mips_cpu|dp|ID_EX|q[61]~29_combout\ & ((\mips_cpu|fwd|ForwardA~3_combout\) # ((!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & \mips_cpu|dp|fwd_before_srca|y[14]~629_combout\)))) # 
-- (!\mips_cpu|dp|ID_EX|q[61]~29_combout\ & (((!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & \mips_cpu|dp|fwd_before_srca|y[14]~629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[61]~29_combout\,
	datab => \mips_cpu|fwd|ForwardA~3_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[14]~629_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[14]~630_combout\);

-- Location: FF_X22_Y18_N3
\mips_cpu|dp|ID_EX|q[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[14]~630_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(93));

-- Location: LCCOMB_X22_Y18_N20
\mips_cpu|dp|fwd_after_srca|y[14]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[14]~60_combout\ = (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[61]~29_combout\))) # (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(93)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(93),
	datac => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datad => \mips_cpu|dp|ID_EX|q[61]~29_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[14]~60_combout\);

-- Location: LCCOMB_X22_Y18_N14
\mips_cpu|dp|fwd_after_srca|y[14]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[14]~61_combout\ = (\mips_cpu|dp|fwd_after_srca|y[14]~60_combout\) # ((\mips_cpu|fwd|ForwardC[0]~3_combout\ & \mips_cpu|dp|EX_MEM|q\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwd_after_srca|y[14]~60_combout\,
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(51),
	combout => \mips_cpu|dp|fwd_after_srca|y[14]~61_combout\);

-- Location: LCCOMB_X22_Y18_N10
\mips_cpu|dp|srcbmux|y[14]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[14]~17_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(29)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[14]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|fwd_after_writedata|y[14]~67_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(29),
	combout => \mips_cpu|dp|srcbmux|y[14]~17_combout\);

-- Location: LCCOMB_X29_Y18_N2
\mips_cpu|dp|alu|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux17~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[14]~61_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|srcbmux|y[14]~17_combout\))) # (!\mips_cpu|dp|fwd_after_srca|y[14]~61_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|srcbmux|y[14]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[14]~61_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|srcbmux|y[14]~17_combout\,
	combout => \mips_cpu|dp|alu|Mux17~0_combout\);

-- Location: LCCOMB_X29_Y18_N16
\mips_cpu|dp|alu|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux17~1_combout\ = (\mips_cpu|dp|alu|Mux17~0_combout\) # ((!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|dp|alu|Add0~30_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|dp|alu|Mux17~0_combout\,
	datac => \mips_cpu|dp|alu|Add0~30_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux17~1_combout\);

-- Location: FF_X29_Y18_N17
\mips_cpu|dp|EX_MEM|q[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux17~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(51));

-- Location: FF_X23_Y19_N31
\mips_cpu|dp|MEM_WB|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(51),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(19));

-- Location: LCCOMB_X27_Y21_N6
\Timer|CompareR~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~20_combout\ = (\mips_cpu|dp|EX_MEM|q\(19)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|EX_MEM|q\(19),
	datad => \reset_ff~q\,
	combout => \Timer|CompareR~20_combout\);

-- Location: FF_X27_Y21_N7
\Timer|CompareR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~20_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(14));

-- Location: LCCOMB_X27_Y21_N2
\mips_cpu|dp|MEM_WB|q[51]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[51]~20_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(14))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(14),
	datab => \Timer|CounterR\(14),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[51]~20_combout\);

-- Location: FF_X27_Y21_N3
\mips_cpu|dp|MEM_WB|q[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[51]~20_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(14),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(51));

-- Location: LCCOMB_X23_Y19_N30
\mips_cpu|dp|ID_EX|q[61]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[61]~29_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(51)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(19),
	datad => \mips_cpu|dp|MEM_WB|q\(51),
	combout => \mips_cpu|dp|ID_EX|q[61]~29_combout\);

-- Location: LCCOMB_X22_Y18_N16
\mips_cpu|dp|ID_EX|q[61]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[61]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[61]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[61]~29_combout\,
	combout => \mips_cpu|dp|ID_EX|q[61]~feeder_combout\);

-- Location: FF_X22_Y18_N17
\mips_cpu|dp|ID_EX|q[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[61]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux17~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(61));

-- Location: LCCOMB_X22_Y18_N24
\mips_cpu|dp|fwd_after_writedata|y[14]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[14]~56_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|EX_MEM|q\(51)) # ((\mips_cpu|dp|ID_EX|q\(61) & \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\)))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & 
-- (\mips_cpu|dp|ID_EX|q\(61) & (\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(61),
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(51),
	combout => \mips_cpu|dp|fwd_after_writedata|y[14]~56_combout\);

-- Location: LCCOMB_X22_Y18_N8
\mips_cpu|dp|fwd_after_writedata|y[14]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[14]~67_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[14]~56_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & \mips_cpu|dp|ID_EX|q[61]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[14]~56_combout\,
	datad => \mips_cpu|dp|ID_EX|q[61]~29_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[14]~67_combout\);

-- Location: FF_X22_Y18_N9
\mips_cpu|dp|EX_MEM|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[14]~67_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(19));

-- Location: FF_X27_Y21_N13
\mips_cpu|dp|MEM_WB|q[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[50]~21_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(13),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(50));

-- Location: LCCOMB_X24_Y20_N0
\mips_cpu|dp|ID_EX|q[60]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[60]~30_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(50)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(18),
	datad => \mips_cpu|dp|MEM_WB|q\(50),
	combout => \mips_cpu|dp|ID_EX|q[60]~30_combout\);

-- Location: LCCOMB_X28_Y21_N18
\mips_cpu|dp|fwd_after_writedata|y[13]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[13]~62_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & ((\mips_cpu|dp|ID_EX|q[60]~30_combout\) # ((\mips_cpu|fwd|ForwardD[0]~6_combout\ & \mips_cpu|dp|EX_MEM|q\(50))))) # 
-- (!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & (((\mips_cpu|fwd|ForwardD[0]~6_combout\ & \mips_cpu|dp|EX_MEM|q\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datab => \mips_cpu|dp|ID_EX|q[60]~30_combout\,
	datac => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(50),
	combout => \mips_cpu|dp|fwd_after_writedata|y[13]~62_combout\);

-- Location: LCCOMB_X28_Y21_N12
\mips_cpu|dp|fwd_after_writedata|y[13]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[13]~63_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[13]~62_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & \mips_cpu|dp|ID_EX|q\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwd_after_writedata|y[13]~62_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(60),
	combout => \mips_cpu|dp|fwd_after_writedata|y[13]~63_combout\);

-- Location: FF_X28_Y21_N13
\mips_cpu|dp|EX_MEM|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[13]~63_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(18));

-- Location: FF_X28_Y16_N1
\mips_cpu|dp|IF_ID|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(15),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(15));

-- Location: LCCOMB_X29_Y17_N14
\mips_cpu|dp|sze|y[31]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sze|y[31]~0_combout\ = (\mips_cpu|dp|IF_ID|q\(15) & ((\mips_cpu|c|md|WideOr1~0_combout\) # ((\mips_cpu|dp|IF_ID|q\(31)) # (\mips_cpu|dp|IF_ID|q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr1~0_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(31),
	datac => \mips_cpu|dp|IF_ID|q\(30),
	datad => \mips_cpu|dp|IF_ID|q\(15),
	combout => \mips_cpu|dp|sze|y[31]~0_combout\);

-- Location: LCCOMB_X28_Y20_N12
\mips_cpu|dp|sl16|y[21]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[21]~22_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & (\mips_cpu|dp|IF_ID|q\(5))) # (!\mips_cpu|c|md|Decoder0~3_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID|q\(5),
	datac => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => \mips_cpu|c|md|Decoder0~3_combout\,
	combout => \mips_cpu|dp|sl16|y[21]~22_combout\);

-- Location: FF_X28_Y20_N13
\mips_cpu|dp|ID_EX|q[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[21]~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(36));

-- Location: LCCOMB_X28_Y20_N8
\mips_cpu|dp|srcbmux|y[21]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[21]~26_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(36)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[21]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[21]~68_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|ID_EX|q\(36),
	combout => \mips_cpu|dp|srcbmux|y[21]~26_combout\);

-- Location: LCCOMB_X28_Y20_N10
\mips_cpu|dp|alu|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux10~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|srcbmux|y[21]~26_combout\) # (\mips_cpu|dp|fwd_after_srca|y[21]~47_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[21]~26_combout\ & \mips_cpu|dp|fwd_after_srca|y[21]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|dp|srcbmux|y[21]~26_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[21]~47_combout\,
	combout => \mips_cpu|dp|alu|Mux10~0_combout\);

-- Location: LCCOMB_X28_Y20_N20
\mips_cpu|dp|alu|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux10~1_combout\ = (\mips_cpu|dp|alu|Mux10~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux10~0_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|alu|Add0~44_combout\,
	combout => \mips_cpu|dp|alu|Mux10~1_combout\);

-- Location: FF_X28_Y20_N21
\mips_cpu|dp|EX_MEM|q[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux10~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(58));

-- Location: FF_X24_Y20_N11
\mips_cpu|dp|MEM_WB|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(58),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(26));

-- Location: LCCOMB_X26_Y18_N8
\Timer|CompareR~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~13_combout\ = (\mips_cpu|dp|EX_MEM|q\(26)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|EX_MEM|q\(26),
	combout => \Timer|CompareR~13_combout\);

-- Location: FF_X26_Y18_N9
\Timer|CompareR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~13_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(21));

-- Location: LCCOMB_X26_Y18_N28
\mips_cpu|dp|MEM_WB|q[58]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[58]~13_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(21))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(21),
	datab => \Timer|CounterR\(21),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[58]~13_combout\);

-- Location: FF_X26_Y18_N29
\mips_cpu|dp|MEM_WB|q[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[58]~13_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(21),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(58));

-- Location: LCCOMB_X24_Y20_N10
\mips_cpu|dp|ID_EX|q[68]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[68]~22_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(58)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(26),
	datad => \mips_cpu|dp|MEM_WB|q\(58),
	combout => \mips_cpu|dp|ID_EX|q[68]~22_combout\);

-- Location: LCCOMB_X28_Y20_N0
\mips_cpu|dp|ID_EX|q[68]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[68]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[68]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[68]~22_combout\,
	combout => \mips_cpu|dp|ID_EX|q[68]~feeder_combout\);

-- Location: FF_X28_Y20_N1
\mips_cpu|dp|ID_EX|q[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[68]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux10~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(68));

-- Location: LCCOMB_X28_Y20_N2
\mips_cpu|dp|fwd_after_writedata|y[21]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[21]~49_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|EX_MEM|q\(58)) # ((\mips_cpu|dp|ID_EX|q\(68) & \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\)))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & 
-- (\mips_cpu|dp|ID_EX|q\(68) & (\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(68),
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(58),
	combout => \mips_cpu|dp|fwd_after_writedata|y[21]~49_combout\);

-- Location: LCCOMB_X28_Y20_N22
\mips_cpu|dp|fwd_after_writedata|y[21]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[21]~68_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[21]~49_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & \mips_cpu|dp|ID_EX|q[68]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[21]~49_combout\,
	datad => \mips_cpu|dp|ID_EX|q[68]~22_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[21]~68_combout\);

-- Location: FF_X28_Y20_N23
\mips_cpu|dp|EX_MEM|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[21]~68_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(26));

-- Location: FF_X26_Y18_N15
\mips_cpu|dp|MEM_WB|q[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[57]~14_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(20),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(57));

-- Location: FF_X26_Y20_N25
\mips_cpu|dp|MEM_WB|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(57),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(25));

-- Location: LCCOMB_X26_Y20_N24
\mips_cpu|dp|ID_EX|q[67]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[67]~23_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(57))) # (!\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|MEM_WB|q\(0),
	datab => \mips_cpu|dp|MEM_WB|q\(57),
	datac => \mips_cpu|dp|MEM_WB|q\(25),
	combout => \mips_cpu|dp|ID_EX|q[67]~23_combout\);

-- Location: LCCOMB_X27_Y19_N4
\mips_cpu|dp|fwd_after_writedata|y[20]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[20]~69_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[20]~50_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & \mips_cpu|dp|ID_EX|q[67]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datac => \mips_cpu|dp|ID_EX|q[67]~23_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[20]~50_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[20]~69_combout\);

-- Location: FF_X27_Y19_N5
\mips_cpu|dp|EX_MEM|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[20]~69_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(25));

-- Location: FF_X21_Y18_N29
\mips_cpu|dp|IF_ID|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(21));

-- Location: LCCOMB_X23_Y16_N18
\mips_cpu|dp|ID_EX|q[101]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[101]~36_combout\ = (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(25) & ((\mips_cpu|dp|IF_ID|q\(23)) # (!\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(25),
	datac => \mips_cpu|dp|IF_ID|q\(23),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|ID_EX|q[101]~36_combout\);

-- Location: LCCOMB_X22_Y21_N0
\mips_cpu|dp|fwd_before_srca|y[11]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ = (\mips_cpu|fwd|ForwardA~3_combout\) # ((!\mips_cpu|dp|IF_ID|q\(21) & (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & \mips_cpu|dp|ID_EX|q[101]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|fwd|ForwardA~3_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~36_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\);

-- Location: FF_X24_Y21_N25
\mips_cpu|dp|rf|R15[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(11));

-- Location: FF_X20_Y23_N9
\mips_cpu|dp|rf|R14[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(11));

-- Location: FF_X19_Y23_N29
\mips_cpu|dp|rf|R12[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(11));

-- Location: FF_X20_Y23_N11
\mips_cpu|dp|rf|R13[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(11));

-- Location: LCCOMB_X20_Y23_N10
\mips_cpu|dp|fwd_before_srca|y[11]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~102_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R13\(11)))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (\mips_cpu|dp|rf|R12\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R12\(11),
	datac => \mips_cpu|dp|rf|R13\(11),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~102_combout\);

-- Location: LCCOMB_X20_Y23_N8
\mips_cpu|dp|fwd_before_srca|y[11]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~103_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[11]~102_combout\ & (\mips_cpu|dp|rf|R15\(11))) # (!\mips_cpu|dp|fwd_before_srca|y[11]~102_combout\ & ((\mips_cpu|dp|rf|R14\(11)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[11]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R15\(11),
	datac => \mips_cpu|dp|rf|R14\(11),
	datad => \mips_cpu|dp|fwd_before_srca|y[11]~102_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~103_combout\);

-- Location: FF_X19_Y22_N31
\mips_cpu|dp|rf|R2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(11));

-- Location: FF_X19_Y22_N25
\mips_cpu|dp|rf|R1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(11));

-- Location: LCCOMB_X19_Y22_N24
\mips_cpu|dp|fwd_before_srca|y[11]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~99_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|rf|R2\(11)) # ((\mips_cpu|dp|ID_EX|q[101]~35_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (((\mips_cpu|dp|rf|R1\(11) & 
-- !\mips_cpu|dp|ID_EX|q[101]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(11),
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R1\(11),
	datad => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~99_combout\);

-- Location: FF_X20_Y22_N25
\mips_cpu|dp|rf|R3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(11));

-- Location: FF_X15_Y20_N1
\mips_cpu|dp|rf|R5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(11));

-- Location: FF_X15_Y20_N19
\mips_cpu|dp|rf|R4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(11));

-- Location: LCCOMB_X15_Y20_N18
\mips_cpu|dp|fwd_before_srca|y[11]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~97_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R5\(11)) # ((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|rf|R4\(11) & !\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R5\(11),
	datac => \mips_cpu|dp|rf|R4\(11),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~97_combout\);

-- Location: FF_X15_Y22_N19
\mips_cpu|dp|rf|R7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(11));

-- Location: FF_X15_Y22_N1
\mips_cpu|dp|rf|R6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(11));

-- Location: LCCOMB_X15_Y22_N18
\mips_cpu|dp|fwd_before_srca|y[11]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~98_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[11]~97_combout\ & (\mips_cpu|dp|rf|R7\(11))) # (!\mips_cpu|dp|fwd_before_srca|y[11]~97_combout\ & ((\mips_cpu|dp|rf|R6\(11)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|fwd_before_srca|y[11]~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~97_combout\,
	datac => \mips_cpu|dp|rf|R7\(11),
	datad => \mips_cpu|dp|rf|R6\(11),
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~98_combout\);

-- Location: LCCOMB_X20_Y22_N24
\mips_cpu|dp|fwd_before_srca|y[11]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~100_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[11]~99_combout\ & (\mips_cpu|dp|rf|R3\(11))) # (!\mips_cpu|dp|fwd_before_srca|y[11]~99_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[11]~98_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (\mips_cpu|dp|fwd_before_srca|y[11]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~99_combout\,
	datac => \mips_cpu|dp|rf|R3\(11),
	datad => \mips_cpu|dp|fwd_before_srca|y[11]~98_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~100_combout\);

-- Location: FF_X17_Y23_N29
\mips_cpu|dp|rf|R11[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(11));

-- Location: FF_X22_Y24_N19
\mips_cpu|dp|rf|R9[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(11));

-- Location: FF_X21_Y24_N23
\mips_cpu|dp|rf|R8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(11));

-- Location: LCCOMB_X21_Y24_N20
\mips_cpu|dp|fwd_before_srca|y[11]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~95_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R10\(11)))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R8\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(11),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R10\(11),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~95_combout\);

-- Location: LCCOMB_X22_Y24_N18
\mips_cpu|dp|fwd_before_srca|y[11]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~96_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[11]~95_combout\ & (\mips_cpu|dp|rf|R11\(11))) # (!\mips_cpu|dp|fwd_before_srca|y[11]~95_combout\ & ((\mips_cpu|dp|rf|R9\(11)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[11]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(11),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R9\(11),
	datad => \mips_cpu|dp|fwd_before_srca|y[11]~95_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~96_combout\);

-- Location: LCCOMB_X21_Y21_N28
\mips_cpu|dp|fwd_before_srca|y[11]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~101_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~32_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[11]~96_combout\))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (\mips_cpu|dp|fwd_before_srca|y[11]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~100_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[11]~96_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~101_combout\);

-- Location: FF_X12_Y21_N3
\mips_cpu|dp|rf|R23[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(11));

-- Location: FF_X14_Y19_N5
\mips_cpu|dp|rf|R19[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(11));

-- Location: LCCOMB_X12_Y21_N2
\mips_cpu|dp|fwd_before_srca|y[11]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~92_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R23\(11))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R19\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R23\(11),
	datad => \mips_cpu|dp|rf|R19\(11),
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~92_combout\);

-- Location: FF_X11_Y19_N7
\mips_cpu|dp|rf|R27[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(11));

-- Location: FF_X14_Y19_N15
\mips_cpu|dp|rf|R31[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(11));

-- Location: LCCOMB_X11_Y19_N6
\mips_cpu|dp|fwd_before_srca|y[11]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~93_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[11]~92_combout\ & ((\mips_cpu|dp|rf|R31\(11)))) # (!\mips_cpu|dp|fwd_before_srca|y[11]~92_combout\ & (\mips_cpu|dp|rf|R27\(11))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|fwd_before_srca|y[11]~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~92_combout\,
	datac => \mips_cpu|dp|rf|R27\(11),
	datad => \mips_cpu|dp|rf|R31\(11),
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~93_combout\);

-- Location: FF_X10_Y17_N11
\mips_cpu|dp|rf|R17[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(11));

-- Location: FF_X10_Y17_N17
\mips_cpu|dp|rf|R25[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(11));

-- Location: LCCOMB_X10_Y17_N10
\mips_cpu|dp|fwd_before_srca|y[11]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~87_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R25\(11))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R17\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R17\(11),
	datad => \mips_cpu|dp|rf|R25\(11),
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~87_combout\);

-- Location: FF_X14_Y17_N3
\mips_cpu|dp|rf|R29[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(11));

-- Location: FF_X14_Y17_N1
\mips_cpu|dp|rf|R21[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(11));

-- Location: LCCOMB_X14_Y17_N2
\mips_cpu|dp|fwd_before_srca|y[11]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~88_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[11]~87_combout\ & (\mips_cpu|dp|rf|R29\(11))) # (!\mips_cpu|dp|fwd_before_srca|y[11]~87_combout\ & ((\mips_cpu|dp|rf|R21\(11)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[11]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~87_combout\,
	datac => \mips_cpu|dp|rf|R29\(11),
	datad => \mips_cpu|dp|rf|R21\(11),
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~88_combout\);

-- Location: FF_X20_Y17_N23
\mips_cpu|dp|rf|R28[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(11));

-- Location: FF_X20_Y17_N29
\mips_cpu|dp|rf|R24[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(11));

-- Location: FF_X17_Y15_N31
\mips_cpu|dp|rf|R16[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(11));

-- Location: FF_X17_Y15_N13
\mips_cpu|dp|rf|R20[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(11));

-- Location: LCCOMB_X17_Y15_N12
\mips_cpu|dp|fwd_before_srca|y[11]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~89_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R20\(11)) # (\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R16\(11) & ((!\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(11),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R20\(11),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~89_combout\);

-- Location: LCCOMB_X20_Y17_N28
\mips_cpu|dp|fwd_before_srca|y[11]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~90_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[11]~89_combout\ & (\mips_cpu|dp|rf|R28\(11))) # (!\mips_cpu|dp|fwd_before_srca|y[11]~89_combout\ & ((\mips_cpu|dp|rf|R24\(11)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[11]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(11),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R24\(11),
	datad => \mips_cpu|dp|fwd_before_srca|y[11]~89_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~90_combout\);

-- Location: LCCOMB_X21_Y21_N0
\mips_cpu|dp|fwd_before_srca|y[11]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~91_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[11]~88_combout\)) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|fwd_before_srca|y[11]~90_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[11]~88_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|fwd_before_srca|y[11]~90_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~91_combout\);

-- Location: FF_X19_Y18_N15
\mips_cpu|dp|rf|R18[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(11));

-- Location: FF_X19_Y18_N21
\mips_cpu|dp|rf|R22[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(11));

-- Location: LCCOMB_X19_Y18_N20
\mips_cpu|dp|fwd_before_srca|y[11]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~85_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(11)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R18\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R18\(11),
	datac => \mips_cpu|dp|rf|R22\(11),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~85_combout\);

-- Location: FF_X20_Y18_N9
\mips_cpu|dp|rf|R26[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(11));

-- Location: FF_X20_Y18_N3
\mips_cpu|dp|rf|R30[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(11));

-- Location: LCCOMB_X20_Y18_N8
\mips_cpu|dp|fwd_before_srca|y[11]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~86_combout\ = (\mips_cpu|dp|fwd_before_srca|y[11]~85_combout\ & (((\mips_cpu|dp|rf|R30\(11))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[11]~85_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R26\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[11]~85_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R26\(11),
	datad => \mips_cpu|dp|rf|R30\(11),
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~86_combout\);

-- Location: LCCOMB_X21_Y21_N2
\mips_cpu|dp|fwd_before_srca|y[11]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~94_combout\ = (\mips_cpu|dp|fwd_before_srca|y[11]~91_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[11]~93_combout\) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|fwd_before_srca|y[11]~91_combout\ & 
-- (((\mips_cpu|dp|IF_ID|q\(22) & \mips_cpu|dp|fwd_before_srca|y[11]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[11]~93_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~91_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|fwd_before_srca|y[11]~86_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~94_combout\);

-- Location: LCCOMB_X21_Y21_N14
\mips_cpu|dp|fwd_before_srca|y[11]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~104_combout\ = (\mips_cpu|dp|fwd_before_srca|y[11]~101_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[11]~103_combout\) # ((!\mips_cpu|dp|ID_EX|q[101]~33_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[11]~101_combout\ & 
-- (((\mips_cpu|dp|ID_EX|q[101]~33_combout\ & \mips_cpu|dp|fwd_before_srca|y[11]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[11]~103_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~101_combout\,
	datac => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[11]~94_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~104_combout\);

-- Location: LCCOMB_X24_Y21_N16
\mips_cpu|dp|fwd_before_srca|y[11]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[11]~105_combout\ = (\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & (\mips_cpu|fwd|ForwardA~3_combout\ & (\mips_cpu|dp|ID_EX|q[58]~1_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[11]~104_combout\) # ((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[58]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datab => \mips_cpu|fwd|ForwardA~3_combout\,
	datac => \mips_cpu|dp|ID_EX|q[58]~1_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[11]~104_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[11]~105_combout\);

-- Location: FF_X24_Y21_N17
\mips_cpu|dp|ID_EX|q[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[11]~105_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(90));

-- Location: LCCOMB_X29_Y21_N24
\mips_cpu|dp|fwd_after_srca|y[11]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[11]~10_combout\ = (\mips_cpu|fwd|ForwardC[0]~3_combout\ & (\mips_cpu|dp|EX_MEM|q\(48))) # (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & (((!\mips_cpu|fwd|ForwardC[1]~7_combout\ & \mips_cpu|dp|ID_EX|q\(90)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(48),
	datab => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(90),
	combout => \mips_cpu|dp|fwd_after_srca|y[11]~10_combout\);

-- Location: LCCOMB_X29_Y21_N2
\mips_cpu|dp|fwd_after_srca|y[11]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[11]~11_combout\ = (\mips_cpu|dp|fwd_after_srca|y[11]~10_combout\) # ((\mips_cpu|dp|ID_EX|q[58]~1_combout\ & \mips_cpu|fwd|ForwardC[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[58]~1_combout\,
	datac => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[11]~10_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[11]~11_combout\);

-- Location: LCCOMB_X29_Y21_N16
\mips_cpu|dp|srcbmux|y[11]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[11]~2_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(26)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[11]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[11]~14_combout\,
	datac => \mips_cpu|dp|ID_EX|q\(26),
	datad => \mips_cpu|c|ID_EX|q\(10),
	combout => \mips_cpu|dp|srcbmux|y[11]~2_combout\);

-- Location: LCCOMB_X29_Y21_N10
\mips_cpu|dp|alu|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux20~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[11]~11_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|srcbmux|y[11]~2_combout\))) # (!\mips_cpu|dp|fwd_after_srca|y[11]~11_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|srcbmux|y[11]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[11]~11_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|srcbmux|y[11]~2_combout\,
	combout => \mips_cpu|dp|alu|Mux20~0_combout\);

-- Location: LCCOMB_X29_Y21_N26
\mips_cpu|dp|alu|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux20~1_combout\ = (\mips_cpu|dp|alu|Mux20~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Add0~24_combout\,
	datad => \mips_cpu|dp|alu|Mux20~0_combout\,
	combout => \mips_cpu|dp|alu|Mux20~1_combout\);

-- Location: FF_X29_Y21_N27
\mips_cpu|dp|EX_MEM|q[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux20~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(48));

-- Location: LCCOMB_X24_Y23_N2
\uGPIO|LEDG_R~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~8_combout\ = (\mips_cpu|dp|EX_MEM|q\(13)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|EX_MEM|q\(13),
	combout => \uGPIO|LEDG_R~8_combout\);

-- Location: FF_X24_Y23_N3
\Timer|CompareR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~8_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(8));

-- Location: LCCOMB_X23_Y23_N24
\read_data[8]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[8]~15_combout\ = (\read_data[8]~14_combout\ & (((\Timer|CompareR\(8)) # (!\mips_cpu|dp|MEM_WB|q[41]~53_combout\)))) # (!\read_data[8]~14_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(8) & 
-- (\mips_cpu|dp|MEM_WB|q[41]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[8]~14_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(8),
	datac => \mips_cpu|dp|MEM_WB|q[41]~53_combout\,
	datad => \Timer|CompareR\(8),
	combout => \read_data[8]~15_combout\);

-- Location: LCCOMB_X23_Y23_N6
\read_data[8]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[8]~16_combout\ = (\read_data[8]~15_combout\ & !\mips_cpu|dp|MEM_WB|q[41]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data[8]~15_combout\,
	datad => \mips_cpu|dp|MEM_WB|q[41]~51_combout\,
	combout => \read_data[8]~16_combout\);

-- Location: FF_X23_Y23_N7
\mips_cpu|dp|MEM_WB|q[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[8]~16_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(45));

-- Location: LCCOMB_X23_Y23_N8
\mips_cpu|dp|ID_EX|q[55]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[55]~4_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(45)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(13),
	datad => \mips_cpu|dp|MEM_WB|q\(45),
	combout => \mips_cpu|dp|ID_EX|q[55]~4_combout\);

-- Location: LCCOMB_X23_Y18_N12
\mips_cpu|dp|fwd_after_writedata|y[8]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[8]~59_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[8]~17_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & \mips_cpu|dp|ID_EX|q[55]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datab => \mips_cpu|dp|ID_EX|q[55]~4_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[8]~17_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[8]~59_combout\);

-- Location: FF_X23_Y18_N13
\mips_cpu|dp|EX_MEM|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[8]~59_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(13));

-- Location: FF_X22_Y20_N9
\mips_cpu|dp|IF_ID|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(11),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(11));

-- Location: FF_X27_Y18_N5
\mips_cpu|dp|ID_EX|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(11),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(0));

-- Location: LCCOMB_X28_Y17_N8
\mips_cpu|dp|wrmux|y[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|y[0]~1_combout\ = (\mips_cpu|c|ID_EX|q\(9) & ((\mips_cpu|dp|ID_EX|q\(0)))) # (!\mips_cpu|c|ID_EX|q\(9) & (\mips_cpu|dp|ID_EX|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(5),
	datab => \mips_cpu|dp|ID_EX|q\(0),
	datad => \mips_cpu|c|ID_EX|q\(9),
	combout => \mips_cpu|dp|wrmux|y[0]~1_combout\);

-- Location: FF_X28_Y17_N9
\mips_cpu|dp|EX_MEM|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wrmux|y[0]~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(0));

-- Location: FF_X28_Y17_N23
\mips_cpu|dp|MEM_WB|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(0),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(0));

-- Location: LCCOMB_X28_Y17_N24
\mips_cpu|dp|rf|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~3_combout\ = (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|c|MEM_WB|q\(1) & (\mips_cpu|dp|MEM_WB|q\(0) & !\mips_cpu|dp|MEM_WB|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|c|MEM_WB|q\(1),
	datac => \mips_cpu|dp|MEM_WB|q\(0),
	datad => \mips_cpu|dp|MEM_WB|q\(1),
	combout => \mips_cpu|dp|rf|Decoder0~3_combout\);

-- Location: LCCOMB_X19_Y15_N12
\mips_cpu|dp|rf|Decoder0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~4_combout\ = (!\mips_cpu|dp|MEM_WB|q\(4) & (\mips_cpu|dp|rf|Decoder0~0_combout\ & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|rf|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|dp|rf|Decoder0~0_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~3_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~4_combout\);

-- Location: FF_X21_Y23_N13
\mips_cpu|dp|rf|R13[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[10]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(10));

-- Location: LCCOMB_X21_Y23_N12
\mips_cpu|dp|rf|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R13\(10))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R12\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R13\(10),
	datad => \mips_cpu|dp|rf|R12\(10),
	combout => \mips_cpu|dp|rf|Mux21~0_combout\);

-- Location: LCCOMB_X22_Y23_N14
\mips_cpu|dp|rf|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~1_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux21~0_combout\ & ((\mips_cpu|dp|rf|R15\(10)))) # (!\mips_cpu|dp|rf|Mux21~0_combout\ & (\mips_cpu|dp|rf|R14\(10))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux21~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(10),
	datad => \mips_cpu|dp|rf|R15\(10),
	combout => \mips_cpu|dp|rf|Mux21~1_combout\);

-- Location: LCCOMB_X10_Y22_N8
\mips_cpu|dp|rf|Mux21~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R27\(10))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & 
-- ((\mips_cpu|dp|rf|R19\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R27\(10),
	datad => \mips_cpu|dp|rf|R19\(10),
	combout => \mips_cpu|dp|rf|Mux21~16_combout\);

-- Location: LCCOMB_X11_Y22_N8
\mips_cpu|dp|rf|Mux21~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~17_combout\ = (\mips_cpu|dp|rf|Mux21~16_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\) # ((\mips_cpu|dp|rf|R31\(10))))) # (!\mips_cpu|dp|rf|Mux21~16_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R23\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux21~16_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R23\(10),
	datad => \mips_cpu|dp|rf|R31\(10),
	combout => \mips_cpu|dp|rf|Mux21~17_combout\);

-- Location: LCCOMB_X17_Y15_N0
\mips_cpu|dp|rf|Mux21~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~13_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(10) & ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R20\(10)) # 
-- (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(10),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R20\(10),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux21~13_combout\);

-- Location: LCCOMB_X20_Y17_N16
\mips_cpu|dp|rf|Mux21~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux21~13_combout\ & ((\mips_cpu|dp|rf|R28\(10)))) # (!\mips_cpu|dp|rf|Mux21~13_combout\ & (\mips_cpu|dp|rf|R24\(10))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ 
-- & (\mips_cpu|dp|rf|Mux21~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux21~13_combout\,
	datac => \mips_cpu|dp|rf|R24\(10),
	datad => \mips_cpu|dp|rf|R28\(10),
	combout => \mips_cpu|dp|rf|Mux21~14_combout\);

-- Location: LCCOMB_X10_Y17_N14
\mips_cpu|dp|rf|Mux21~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R25\(10))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R17\(10)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R25\(10),
	datac => \mips_cpu|dp|rf|R17\(10),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux21~11_combout\);

-- Location: LCCOMB_X14_Y17_N30
\mips_cpu|dp|rf|Mux21~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~12_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux21~11_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux21~11_combout\ & ((\mips_cpu|dp|rf|R29\(10)))) # 
-- (!\mips_cpu|dp|rf|Mux21~11_combout\ & (\mips_cpu|dp|rf|R21\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R21\(10),
	datac => \mips_cpu|dp|rf|R29\(10),
	datad => \mips_cpu|dp|rf|Mux21~11_combout\,
	combout => \mips_cpu|dp|rf|Mux21~12_combout\);

-- Location: LCCOMB_X22_Y21_N28
\mips_cpu|dp|rf|Mux21~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux21~12_combout\))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux21~14_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux21~12_combout\,
	combout => \mips_cpu|dp|rf|Mux21~15_combout\);

-- Location: LCCOMB_X12_Y18_N24
\mips_cpu|dp|rf|Mux21~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R18\(10))))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\) # 
-- ((\mips_cpu|dp|rf|R22\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R22\(10),
	datad => \mips_cpu|dp|rf|R18\(10),
	combout => \mips_cpu|dp|rf|Mux21~9_combout\);

-- Location: LCCOMB_X20_Y18_N12
\mips_cpu|dp|rf|Mux21~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~10_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux21~9_combout\ & (\mips_cpu|dp|rf|R30\(10))) # (!\mips_cpu|dp|rf|Mux21~9_combout\ & ((\mips_cpu|dp|rf|R26\(10)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux21~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(10),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(10),
	datad => \mips_cpu|dp|rf|Mux21~9_combout\,
	combout => \mips_cpu|dp|rf|Mux21~10_combout\);

-- Location: LCCOMB_X22_Y21_N30
\mips_cpu|dp|rf|Mux21~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~18_combout\ = (\mips_cpu|dp|rf|Mux21~15_combout\ & ((\mips_cpu|dp|rf|Mux21~17_combout\) # ((!\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux21~15_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- \mips_cpu|dp|rf|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux21~17_combout\,
	datab => \mips_cpu|dp|rf|Mux21~15_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux21~10_combout\,
	combout => \mips_cpu|dp|rf|Mux21~18_combout\);

-- Location: LCCOMB_X21_Y25_N2
\mips_cpu|dp|rf|Mux21~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~6_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R10\(10))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R8\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R10\(10),
	datac => \mips_cpu|dp|rf|R8\(10),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux21~6_combout\);

-- Location: LCCOMB_X22_Y25_N18
\mips_cpu|dp|rf|Mux21~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~7_combout\ = (\mips_cpu|dp|rf|Mux21~6_combout\ & (((\mips_cpu|dp|rf|R11\(10)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux21~6_combout\ & (\mips_cpu|dp|rf|R9\(10) & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux21~6_combout\,
	datab => \mips_cpu|dp|rf|R9\(10),
	datac => \mips_cpu|dp|rf|R11\(10),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux21~7_combout\);

-- Location: LCCOMB_X14_Y22_N8
\mips_cpu|dp|rf|Mux21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~2_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\) # ((\mips_cpu|dp|rf|R5\(10))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- ((\mips_cpu|dp|rf|R4\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(10),
	datad => \mips_cpu|dp|rf|R4\(10),
	combout => \mips_cpu|dp|rf|Mux21~2_combout\);

-- Location: LCCOMB_X15_Y22_N12
\mips_cpu|dp|rf|Mux21~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~3_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux21~2_combout\ & (\mips_cpu|dp|rf|R7\(10))) # (!\mips_cpu|dp|rf|Mux21~2_combout\ & ((\mips_cpu|dp|rf|R6\(10)))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R7\(10),
	datac => \mips_cpu|dp|rf|R6\(10),
	datad => \mips_cpu|dp|rf|Mux21~2_combout\,
	combout => \mips_cpu|dp|rf|Mux21~3_combout\);

-- Location: LCCOMB_X19_Y22_N14
\mips_cpu|dp|rf|Mux21~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~4_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux21~3_combout\) # ((!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|Mux7~2_combout\ & \mips_cpu|dp|rf|R1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux21~3_combout\,
	datab => \mips_cpu|dp|rf|Mux7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux7~2_combout\,
	datad => \mips_cpu|dp|rf|R1\(10),
	combout => \mips_cpu|dp|rf|Mux21~4_combout\);

-- Location: LCCOMB_X20_Y22_N2
\mips_cpu|dp|rf|Mux21~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~5_combout\ = (\mips_cpu|dp|rf|Mux21~4_combout\ & ((\mips_cpu|dp|rf|Mux7~1_combout\) # ((\mips_cpu|dp|rf|R3\(10))))) # (!\mips_cpu|dp|rf|Mux21~4_combout\ & (!\mips_cpu|dp|rf|Mux7~1_combout\ & (\mips_cpu|dp|rf|R2\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux21~4_combout\,
	datab => \mips_cpu|dp|rf|Mux7~1_combout\,
	datac => \mips_cpu|dp|rf|R2\(10),
	datad => \mips_cpu|dp|rf|R3\(10),
	combout => \mips_cpu|dp|rf|Mux21~5_combout\);

-- Location: LCCOMB_X22_Y21_N10
\mips_cpu|dp|rf|Mux21~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~8_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux7~0_combout\) # (\mips_cpu|dp|rf|Mux21~5_combout\)))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & (\mips_cpu|dp|rf|Mux21~7_combout\ & 
-- (!\mips_cpu|dp|rf|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux21~7_combout\,
	datab => \mips_cpu|dp|rf|Mux7~4_combout\,
	datac => \mips_cpu|dp|rf|Mux7~0_combout\,
	datad => \mips_cpu|dp|rf|Mux21~5_combout\,
	combout => \mips_cpu|dp|rf|Mux21~8_combout\);

-- Location: LCCOMB_X22_Y21_N24
\mips_cpu|dp|rf|Mux21~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~19_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux21~8_combout\ & ((\mips_cpu|dp|rf|Mux21~18_combout\))) # (!\mips_cpu|dp|rf|Mux21~8_combout\ & (\mips_cpu|dp|rf|Mux21~1_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux7~0_combout\ & (((\mips_cpu|dp|rf|Mux21~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux21~1_combout\,
	datac => \mips_cpu|dp|rf|Mux21~18_combout\,
	datad => \mips_cpu|dp|rf|Mux21~8_combout\,
	combout => \mips_cpu|dp|rf|Mux21~19_combout\);

-- Location: FF_X22_Y21_N9
\mips_cpu|dp|ID_EX|q[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[57]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux21~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(57));

-- Location: LCCOMB_X23_Y21_N12
\mips_cpu|dp|fwd_after_writedata|y[10]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[10]~15_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & ((\mips_cpu|dp|ID_EX|q\(57)) # ((\mips_cpu|fwd|ForwardD[0]~6_combout\ & \mips_cpu|dp|EX_MEM|q\(47))))) # 
-- (!\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & (\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|dp|EX_MEM|q\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datab => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(47),
	datad => \mips_cpu|dp|ID_EX|q\(57),
	combout => \mips_cpu|dp|fwd_after_writedata|y[10]~15_combout\);

-- Location: LCCOMB_X23_Y21_N0
\mips_cpu|dp|fwd_after_writedata|y[10]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[10]~26_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[10]~15_combout\) # ((\mips_cpu|dp|ID_EX|q[57]~2_combout\ & \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[10]~15_combout\,
	datac => \mips_cpu|dp|ID_EX|q[57]~2_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[10]~26_combout\);

-- Location: FF_X23_Y21_N1
\mips_cpu|dp|EX_MEM|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[10]~26_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(15));

-- Location: LCCOMB_X26_Y21_N22
\Timer|CompareR~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~2_combout\ = (\mips_cpu|dp|EX_MEM|q\(15)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(15),
	datad => \reset_ff~q\,
	combout => \Timer|CompareR~2_combout\);

-- Location: FF_X26_Y21_N23
\Timer|CompareR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~2_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(10));

-- Location: LCCOMB_X26_Y21_N10
\mips_cpu|dp|MEM_WB|q[47]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[47]~2_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(10))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(10),
	datab => \Timer|CounterR\(10),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[47]~2_combout\);

-- Location: FF_X26_Y21_N11
\mips_cpu|dp|MEM_WB|q[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[47]~2_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(10),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(47));

-- Location: LCCOMB_X24_Y21_N18
\mips_cpu|dp|ID_EX|q[57]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[57]~2_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(47)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(15),
	datad => \mips_cpu|dp|MEM_WB|q\(47),
	combout => \mips_cpu|dp|ID_EX|q[57]~2_combout\);

-- Location: LCCOMB_X27_Y18_N14
\mips_cpu|dp|sl16|y[10]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[10]~5_combout\ = (\mips_cpu|dp|IF_ID|q\(10) & (((!\mips_cpu|dp|IF_ID|q\(26)) # (!\mips_cpu|dp|IF_ID|q\(27))) # (!\mips_cpu|c|md|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~0_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|dp|IF_ID|q\(10),
	combout => \mips_cpu|dp|sl16|y[10]~5_combout\);

-- Location: FF_X27_Y18_N15
\mips_cpu|dp|ID_EX|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[10]~5_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(25));

-- Location: LCCOMB_X23_Y21_N22
\mips_cpu|dp|alu|b2[10]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[10]~6_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q\(25))))) # (!\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\)) # (!\mips_cpu|dp|ID_EX|q[57]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[57]~2_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datac => \mips_cpu|dp|ID_EX|q\(25),
	datad => \mips_cpu|c|ID_EX|q\(10),
	combout => \mips_cpu|dp|alu|b2[10]~6_combout\);

-- Location: LCCOMB_X23_Y21_N24
\mips_cpu|dp|alu|b2[10]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[10]~7_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ ((((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|fwd_after_writedata|y[10]~15_combout\)) # (!\mips_cpu|dp|alu|b2[10]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|c|ad|Mux0~1_combout\,
	datac => \mips_cpu|dp|alu|b2[10]~6_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[10]~15_combout\,
	combout => \mips_cpu|dp|alu|b2[10]~7_combout\);

-- Location: LCCOMB_X23_Y21_N2
\mips_cpu|dp|srcbmux|y[10]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[10]~3_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(25)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[10]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|fwd_after_writedata|y[10]~26_combout\,
	datac => \mips_cpu|dp|ID_EX|q\(25),
	combout => \mips_cpu|dp|srcbmux|y[10]~3_combout\);

-- Location: LCCOMB_X29_Y22_N2
\mips_cpu|dp|alu|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux21~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[10]~3_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|fwd_after_srca|y[10]~13_combout\))) # (!\mips_cpu|dp|srcbmux|y[10]~3_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|fwd_after_srca|y[10]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[10]~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[10]~13_combout\,
	combout => \mips_cpu|dp|alu|Mux21~0_combout\);

-- Location: LCCOMB_X29_Y22_N26
\mips_cpu|dp|alu|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux21~1_combout\ = (\mips_cpu|dp|alu|Mux21~0_combout\) # ((\mips_cpu|dp|alu|Add0~22_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & !\mips_cpu|c|ad|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~22_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|alu|Mux21~0_combout\,
	combout => \mips_cpu|dp|alu|Mux21~1_combout\);

-- Location: FF_X29_Y22_N27
\mips_cpu|dp|EX_MEM|q[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux21~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(47));

-- Location: LCCOMB_X27_Y21_N8
\uGPIO|HEX3_R~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~9_combout\ = (\mips_cpu|dp|EX_MEM|q\(11)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \mips_cpu|dp|EX_MEM|q\(11),
	combout => \uGPIO|HEX3_R~9_combout\);

-- Location: FF_X27_Y21_N9
\Timer|CompareR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~9_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(6));

-- Location: LCCOMB_X26_Y23_N30
\read_data[6]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[6]~21_combout\ = (\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & ((\read_data[6]~20_combout\ & ((\Timer|CompareR\(6)))) # (!\read_data[6]~20_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(6))))) # 
-- (!\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & (\read_data[6]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q[41]~53_combout\,
	datab => \read_data[6]~20_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(6),
	datad => \Timer|CompareR\(6),
	combout => \read_data[6]~21_combout\);

-- Location: LCCOMB_X23_Y22_N6
\read_data[6]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[6]~22_combout\ = (\read_data[6]~21_combout\ & !\mips_cpu|dp|MEM_WB|q[41]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \read_data[6]~21_combout\,
	datad => \mips_cpu|dp|MEM_WB|q[41]~51_combout\,
	combout => \read_data[6]~22_combout\);

-- Location: FF_X23_Y22_N7
\mips_cpu|dp|MEM_WB|q[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[6]~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(43));

-- Location: LCCOMB_X23_Y22_N8
\mips_cpu|dp|ID_EX|q[53]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[53]~6_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(43)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(11),
	datad => \mips_cpu|dp|MEM_WB|q\(43),
	combout => \mips_cpu|dp|ID_EX|q[53]~6_combout\);

-- Location: LCCOMB_X23_Y21_N16
\mips_cpu|dp|ID_EX|q[53]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[53]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[53]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[53]~6_combout\,
	combout => \mips_cpu|dp|ID_EX|q[53]~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N8
\mips_cpu|dp|rf|Mux25~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R18\(6))))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\) # 
-- ((\mips_cpu|dp|rf|R22\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R22\(6),
	datad => \mips_cpu|dp|rf|R18\(6),
	combout => \mips_cpu|dp|rf|Mux25~9_combout\);

-- Location: LCCOMB_X16_Y18_N24
\mips_cpu|dp|rf|Mux25~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~10_combout\ = (\mips_cpu|dp|rf|Mux25~9_combout\ & ((\mips_cpu|dp|rf|R30\(6)) # ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux25~9_combout\ & (((\mips_cpu|dp|rf|R26\(6) & \mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(6),
	datab => \mips_cpu|dp|rf|Mux25~9_combout\,
	datac => \mips_cpu|dp|rf|R26\(6),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux25~10_combout\);

-- Location: LCCOMB_X15_Y15_N16
\mips_cpu|dp|rf|Mux25~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~13_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(6) & ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R20\(6)) # 
-- (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(6),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R20\(6),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux25~13_combout\);

-- Location: LCCOMB_X15_Y17_N0
\mips_cpu|dp|rf|Mux25~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~14_combout\ = (\mips_cpu|dp|rf|Mux25~13_combout\ & ((\mips_cpu|dp|rf|R28\(6)) # ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux25~13_combout\ & (((\mips_cpu|dp|rf|R24\(6) & \mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~13_combout\,
	datab => \mips_cpu|dp|rf|R28\(6),
	datac => \mips_cpu|dp|rf|R24\(6),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux25~14_combout\);

-- Location: LCCOMB_X20_Y16_N2
\mips_cpu|dp|rf|Mux25~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R25\(6))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R17\(6)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R25\(6),
	datac => \mips_cpu|dp|rf|R17\(6),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux25~11_combout\);

-- Location: LCCOMB_X19_Y19_N10
\mips_cpu|dp|rf|Mux25~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~12_combout\ = (\mips_cpu|dp|rf|Mux25~11_combout\ & (((\mips_cpu|dp|rf|R29\(6)) # (\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux25~11_combout\ & (\mips_cpu|dp|rf|R21\(6) & ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~11_combout\,
	datab => \mips_cpu|dp|rf|R21\(6),
	datac => \mips_cpu|dp|rf|R29\(6),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux25~12_combout\);

-- Location: LCCOMB_X23_Y21_N8
\mips_cpu|dp|rf|Mux25~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~15_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|Mux25~12_combout\) # (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|Mux25~14_combout\ & 
-- ((!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~14_combout\,
	datab => \mips_cpu|dp|rf|Mux25~12_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux25~15_combout\);

-- Location: LCCOMB_X10_Y22_N0
\mips_cpu|dp|rf|Mux25~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R27\(6))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & 
-- ((\mips_cpu|dp|rf|R19\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R27\(6),
	datad => \mips_cpu|dp|rf|R19\(6),
	combout => \mips_cpu|dp|rf|Mux25~16_combout\);

-- Location: LCCOMB_X10_Y21_N28
\mips_cpu|dp|rf|Mux25~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~17_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux25~16_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux25~16_combout\ & (\mips_cpu|dp|rf|R31\(6))) # 
-- (!\mips_cpu|dp|rf|Mux25~16_combout\ & ((\mips_cpu|dp|rf|R23\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(6),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R23\(6),
	datad => \mips_cpu|dp|rf|Mux25~16_combout\,
	combout => \mips_cpu|dp|rf|Mux25~17_combout\);

-- Location: LCCOMB_X23_Y21_N10
\mips_cpu|dp|rf|Mux25~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~18_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux25~15_combout\ & ((\mips_cpu|dp|rf|Mux25~17_combout\))) # (!\mips_cpu|dp|rf|Mux25~15_combout\ & (\mips_cpu|dp|rf|Mux25~10_combout\)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux25~10_combout\,
	datac => \mips_cpu|dp|rf|Mux25~15_combout\,
	datad => \mips_cpu|dp|rf|Mux25~17_combout\,
	combout => \mips_cpu|dp|rf|Mux25~18_combout\);

-- Location: LCCOMB_X21_Y23_N20
\mips_cpu|dp|rf|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~0_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|R13\(6)) # (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R12\(6) & 
-- ((!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(6),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R13\(6),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux25~0_combout\);

-- Location: LCCOMB_X22_Y23_N22
\mips_cpu|dp|rf|Mux25~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~1_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux25~0_combout\ & ((\mips_cpu|dp|rf|R15\(6)))) # (!\mips_cpu|dp|rf|Mux25~0_combout\ & (\mips_cpu|dp|rf|R14\(6))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux25~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(6),
	datad => \mips_cpu|dp|rf|R15\(6),
	combout => \mips_cpu|dp|rf|Mux25~1_combout\);

-- Location: LCCOMB_X14_Y18_N12
\mips_cpu|dp|rf|Mux25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~2_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\) # ((\mips_cpu|dp|rf|R5\(6))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- ((\mips_cpu|dp|rf|R4\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(6),
	datad => \mips_cpu|dp|rf|R4\(6),
	combout => \mips_cpu|dp|rf|Mux25~2_combout\);

-- Location: LCCOMB_X14_Y20_N20
\mips_cpu|dp|rf|Mux25~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~3_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux25~2_combout\ & (\mips_cpu|dp|rf|R7\(6))) # (!\mips_cpu|dp|rf|Mux25~2_combout\ & ((\mips_cpu|dp|rf|R6\(6)))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(6),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(6),
	datad => \mips_cpu|dp|rf|Mux25~2_combout\,
	combout => \mips_cpu|dp|rf|Mux25~3_combout\);

-- Location: LCCOMB_X19_Y20_N2
\mips_cpu|dp|rf|Mux25~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~4_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux25~3_combout\) # ((!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|Mux7~2_combout\ & \mips_cpu|dp|rf|R1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~3_combout\,
	datab => \mips_cpu|dp|rf|Mux7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux7~2_combout\,
	datad => \mips_cpu|dp|rf|R1\(6),
	combout => \mips_cpu|dp|rf|Mux25~4_combout\);

-- Location: LCCOMB_X19_Y20_N22
\mips_cpu|dp|rf|Mux25~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~5_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (((\mips_cpu|dp|rf|Mux25~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux25~4_combout\ & (\mips_cpu|dp|rf|R3\(6))) # (!\mips_cpu|dp|rf|Mux25~4_combout\ & 
-- ((\mips_cpu|dp|rf|R2\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~1_combout\,
	datab => \mips_cpu|dp|rf|R3\(6),
	datac => \mips_cpu|dp|rf|R2\(6),
	datad => \mips_cpu|dp|rf|Mux25~4_combout\,
	combout => \mips_cpu|dp|rf|Mux25~5_combout\);

-- Location: LCCOMB_X21_Y23_N2
\mips_cpu|dp|rf|Mux25~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~6_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R10\(6))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R8\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(6),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(6),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux25~6_combout\);

-- Location: LCCOMB_X22_Y25_N26
\mips_cpu|dp|rf|Mux25~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~7_combout\ = (\mips_cpu|dp|rf|Mux25~6_combout\ & (((\mips_cpu|dp|rf|R11\(6)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux25~6_combout\ & (\mips_cpu|dp|rf|R9\(6) & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(6),
	datab => \mips_cpu|dp|rf|Mux25~6_combout\,
	datac => \mips_cpu|dp|rf|R11\(6),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux25~7_combout\);

-- Location: LCCOMB_X23_Y21_N6
\mips_cpu|dp|rf|Mux25~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~8_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux25~5_combout\) # ((\mips_cpu|dp|rf|Mux7~0_combout\)))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux25~7_combout\ & 
-- !\mips_cpu|dp|rf|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~4_combout\,
	datab => \mips_cpu|dp|rf|Mux25~5_combout\,
	datac => \mips_cpu|dp|rf|Mux25~7_combout\,
	datad => \mips_cpu|dp|rf|Mux7~0_combout\,
	combout => \mips_cpu|dp|rf|Mux25~8_combout\);

-- Location: LCCOMB_X23_Y21_N4
\mips_cpu|dp|rf|Mux25~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~19_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux25~8_combout\ & (\mips_cpu|dp|rf|Mux25~18_combout\)) # (!\mips_cpu|dp|rf|Mux25~8_combout\ & ((\mips_cpu|dp|rf|Mux25~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux7~0_combout\ & (((\mips_cpu|dp|rf|Mux25~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~18_combout\,
	datab => \mips_cpu|dp|rf|Mux7~0_combout\,
	datac => \mips_cpu|dp|rf|Mux25~1_combout\,
	datad => \mips_cpu|dp|rf|Mux25~8_combout\,
	combout => \mips_cpu|dp|rf|Mux25~19_combout\);

-- Location: FF_X23_Y21_N17
\mips_cpu|dp|ID_EX|q[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[53]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux25~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(53));

-- Location: LCCOMB_X23_Y21_N26
\mips_cpu|dp|fwd_after_writedata|y[6]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[6]~19_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & ((\mips_cpu|dp|ID_EX|q\(53)) # ((\mips_cpu|dp|EX_MEM|q\(43) & \mips_cpu|fwd|ForwardD[0]~6_combout\)))) # 
-- (!\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & (((\mips_cpu|dp|EX_MEM|q\(43) & \mips_cpu|fwd|ForwardD[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(53),
	datac => \mips_cpu|dp|EX_MEM|q\(43),
	datad => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[6]~19_combout\);

-- Location: LCCOMB_X27_Y18_N30
\mips_cpu|dp|sl16|y[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[6]~9_combout\ = (\mips_cpu|dp|IF_ID|q\(6) & (((!\mips_cpu|c|md|Decoder0~0_combout\) # (!\mips_cpu|dp|IF_ID|q\(26))) # (!\mips_cpu|dp|IF_ID|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(6),
	datab => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|c|md|Decoder0~0_combout\,
	combout => \mips_cpu|dp|sl16|y[6]~9_combout\);

-- Location: FF_X27_Y18_N31
\mips_cpu|dp|ID_EX|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[6]~9_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(21));

-- Location: LCCOMB_X23_Y21_N28
\mips_cpu|dp|alu|b2[6]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[6]~14_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q\(21))))) # (!\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q[53]~6_combout\)) # (!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datac => \mips_cpu|dp|ID_EX|q\(21),
	datad => \mips_cpu|dp|ID_EX|q[53]~6_combout\,
	combout => \mips_cpu|dp|alu|b2[6]~14_combout\);

-- Location: LCCOMB_X23_Y21_N14
\mips_cpu|dp|alu|b2[6]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[6]~15_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ ((((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|fwd_after_writedata|y[6]~19_combout\)) # (!\mips_cpu|dp|alu|b2[6]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|c|ad|Mux0~1_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[6]~19_combout\,
	datad => \mips_cpu|dp|alu|b2[6]~14_combout\,
	combout => \mips_cpu|dp|alu|b2[6]~15_combout\);

-- Location: LCCOMB_X23_Y21_N20
\mips_cpu|dp|srcbmux|y[6]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[6]~5_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(21)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[6]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|fwd_after_writedata|y[6]~28_combout\,
	datac => \mips_cpu|dp|ID_EX|q\(21),
	combout => \mips_cpu|dp|srcbmux|y[6]~5_combout\);

-- Location: LCCOMB_X30_Y22_N0
\mips_cpu|dp|alu|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux25~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[6]~21_combout\) # (\mips_cpu|dp|srcbmux|y[6]~5_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|fwd_after_srca|y[6]~21_combout\ & \mips_cpu|dp|srcbmux|y[6]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[6]~21_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[6]~5_combout\,
	combout => \mips_cpu|dp|alu|Mux25~0_combout\);

-- Location: LCCOMB_X30_Y22_N10
\mips_cpu|dp|alu|Mux25~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux25~1_combout\ = (\mips_cpu|dp|alu|Mux25~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Add0~14_combout\,
	datad => \mips_cpu|dp|alu|Mux25~0_combout\,
	combout => \mips_cpu|dp|alu|Mux25~1_combout\);

-- Location: FF_X30_Y22_N11
\mips_cpu|dp|EX_MEM|q[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux25~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(43));

-- Location: FF_X26_Y17_N29
\mips_cpu|dp|IF_ID|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(12),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(12));

-- Location: LCCOMB_X22_Y19_N28
\mips_cpu|dp|ID_EX|q[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[1]~feeder_combout\ = \mips_cpu|dp|IF_ID|q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID|q\(12),
	combout => \mips_cpu|dp|ID_EX|q[1]~feeder_combout\);

-- Location: FF_X22_Y19_N29
\mips_cpu|dp|ID_EX|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[1]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(1));

-- Location: LCCOMB_X28_Y17_N26
\mips_cpu|dp|wrmux|y[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|y[1]~0_combout\ = (\mips_cpu|c|ID_EX|q\(9) & (\mips_cpu|dp|ID_EX|q\(1))) # (!\mips_cpu|c|ID_EX|q\(9) & ((\mips_cpu|dp|ID_EX|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(1),
	datab => \mips_cpu|dp|ID_EX|q\(6),
	datad => \mips_cpu|c|ID_EX|q\(9),
	combout => \mips_cpu|dp|wrmux|y[1]~0_combout\);

-- Location: FF_X28_Y17_N27
\mips_cpu|dp|EX_MEM|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wrmux|y[1]~0_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(1));

-- Location: LCCOMB_X28_Y17_N12
\mips_cpu|fwd|ForwardD[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardD[0]~3_combout\ = (\mips_cpu|dp|EX_MEM|q\(1) & (\mips_cpu|dp|ID_EX|q\(6) & (\mips_cpu|dp|EX_MEM|q\(0) $ (!\mips_cpu|dp|ID_EX|q\(5))))) # (!\mips_cpu|dp|EX_MEM|q\(1) & (!\mips_cpu|dp|ID_EX|q\(6) & (\mips_cpu|dp|EX_MEM|q\(0) $ 
-- (!\mips_cpu|dp|ID_EX|q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(1),
	datab => \mips_cpu|dp|EX_MEM|q\(0),
	datac => \mips_cpu|dp|ID_EX|q\(5),
	datad => \mips_cpu|dp|ID_EX|q\(6),
	combout => \mips_cpu|fwd|ForwardD[0]~3_combout\);

-- Location: LCCOMB_X28_Y19_N22
\mips_cpu|dp|fwd_after_writedata|y[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[5]~20_combout\ = (\mips_cpu|fwd|ForwardD[0]~3_combout\ & (\mips_cpu|fwd|ForwardD[0]~4_combout\ & (\mips_cpu|dp|EX_MEM|q\(42) & \mips_cpu|fwd|ForwardD[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~3_combout\,
	datab => \mips_cpu|fwd|ForwardD[0]~4_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(42),
	datad => \mips_cpu|fwd|ForwardD[0]~5_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[5]~20_combout\);

-- Location: LCCOMB_X28_Y19_N10
\mips_cpu|dp|ID_EX|q[52]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[52]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[52]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ID_EX|q[52]~7_combout\,
	combout => \mips_cpu|dp|ID_EX|q[52]~feeder_combout\);

-- Location: FF_X28_Y19_N11
\mips_cpu|dp|ID_EX|q[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[52]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux26~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(52));

-- Location: LCCOMB_X28_Y19_N16
\mips_cpu|dp|fwd_after_writedata|y[5]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[5]~21_combout\ = (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|dp|ID_EX|q\(52) & ((!\mips_cpu|fwd|ForwardD[1]~0_combout\) # (!\mips_cpu|fwd|ForwardD[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[1]~2_combout\,
	datab => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datac => \mips_cpu|fwd|ForwardD[1]~0_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(52),
	combout => \mips_cpu|dp|fwd_after_writedata|y[5]~21_combout\);

-- Location: LCCOMB_X28_Y19_N18
\mips_cpu|dp|fwd_after_writedata|y[5]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[5]~22_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[5]~20_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[5]~21_combout\) # ((\mips_cpu|dp|ID_EX|q[52]~7_combout\ & \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[5]~20_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[5]~21_combout\,
	datac => \mips_cpu|dp|ID_EX|q[52]~7_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[5]~22_combout\);

-- Location: LCCOMB_X28_Y19_N26
\mips_cpu|dp|alu|b2[5]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[5]~16_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(20))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[5]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|ID_EX|q\(20),
	datad => \mips_cpu|dp|fwd_after_writedata|y[5]~22_combout\,
	combout => \mips_cpu|dp|alu|b2[5]~16_combout\);

-- Location: LCCOMB_X24_Y22_N10
\mips_cpu|dp|srcbmux|y[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[5]~6_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(20))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[5]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ID_EX|q\(20),
	datac => \mips_cpu|dp|fwd_after_writedata|y[5]~22_combout\,
	datad => \mips_cpu|c|ID_EX|q\(10),
	combout => \mips_cpu|dp|srcbmux|y[5]~6_combout\);

-- Location: LCCOMB_X30_Y22_N2
\mips_cpu|dp|alu|Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux26~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[5]~23_combout\) # (\mips_cpu|dp|srcbmux|y[5]~6_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|fwd_after_srca|y[5]~23_combout\ & \mips_cpu|dp|srcbmux|y[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[5]~23_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[5]~6_combout\,
	combout => \mips_cpu|dp|alu|Mux26~0_combout\);

-- Location: LCCOMB_X30_Y22_N4
\mips_cpu|dp|alu|Mux26~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux26~1_combout\ = (\mips_cpu|dp|alu|Mux26~0_combout\) # ((!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|dp|alu|Add0~12_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|dp|alu|Add0~12_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Mux26~0_combout\,
	combout => \mips_cpu|dp|alu|Mux26~1_combout\);

-- Location: FF_X30_Y22_N5
\mips_cpu|dp|EX_MEM|q[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux26~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(42));

-- Location: FF_X23_Y16_N25
\mips_cpu|dp|IF_ID|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(25),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(25));

-- Location: FF_X28_Y15_N1
\mips_cpu|dp|ID_EX|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(25),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(14));

-- Location: LCCOMB_X28_Y15_N0
\mips_cpu|fwd|ForwardC[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardC[0]~2_combout\ = (\mips_cpu|c|EX_MEM|q\(1) & (\mips_cpu|dp|EX_MEM|q\(4) $ (!\mips_cpu|dp|ID_EX|q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(4),
	datab => \mips_cpu|c|EX_MEM|q\(1),
	datac => \mips_cpu|dp|ID_EX|q\(14),
	combout => \mips_cpu|fwd|ForwardC[0]~2_combout\);

-- Location: LCCOMB_X28_Y17_N28
\mips_cpu|fwd|ForwardC[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardC[0]~0_combout\ = (\mips_cpu|dp|EX_MEM|q\(1) & (\mips_cpu|dp|ID_EX|q\(11) & (\mips_cpu|dp|EX_MEM|q\(0) $ (!\mips_cpu|dp|ID_EX|q\(10))))) # (!\mips_cpu|dp|EX_MEM|q\(1) & (!\mips_cpu|dp|ID_EX|q\(11) & (\mips_cpu|dp|EX_MEM|q\(0) $ 
-- (!\mips_cpu|dp|ID_EX|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(1),
	datab => \mips_cpu|dp|EX_MEM|q\(0),
	datac => \mips_cpu|dp|ID_EX|q\(11),
	datad => \mips_cpu|dp|ID_EX|q\(10),
	combout => \mips_cpu|fwd|ForwardC[0]~0_combout\);

-- Location: FF_X28_Y15_N19
\mips_cpu|dp|ID_EX|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(24),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(13));

-- Location: FF_X28_Y15_N7
\mips_cpu|dp|ID_EX|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(23),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(12));

-- Location: LCCOMB_X28_Y15_N18
\mips_cpu|fwd|ForwardC[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardC[0]~1_combout\ = (\mips_cpu|dp|EX_MEM|q\(3) & (\mips_cpu|dp|ID_EX|q\(13) & (\mips_cpu|dp|EX_MEM|q\(2) $ (!\mips_cpu|dp|ID_EX|q\(12))))) # (!\mips_cpu|dp|EX_MEM|q\(3) & (!\mips_cpu|dp|ID_EX|q\(13) & (\mips_cpu|dp|EX_MEM|q\(2) $ 
-- (!\mips_cpu|dp|ID_EX|q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(3),
	datab => \mips_cpu|dp|EX_MEM|q\(2),
	datac => \mips_cpu|dp|ID_EX|q\(13),
	datad => \mips_cpu|dp|ID_EX|q\(12),
	combout => \mips_cpu|fwd|ForwardC[0]~1_combout\);

-- Location: LCCOMB_X28_Y22_N24
\mips_cpu|fwd|ForwardC[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardC[0]~3_combout\ = (\mips_cpu|fwd|ForwardC[0]~2_combout\ & (\mips_cpu|fwd|ForwardC[0]~0_combout\ & \mips_cpu|fwd|ForwardC[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[0]~2_combout\,
	datac => \mips_cpu|fwd|ForwardC[0]~0_combout\,
	datad => \mips_cpu|fwd|ForwardC[0]~1_combout\,
	combout => \mips_cpu|fwd|ForwardC[0]~3_combout\);

-- Location: LCCOMB_X22_Y23_N20
\mips_cpu|dp|fwd_before_srca|y[8]~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~165_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R14\(8)) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R12\(8) & !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(8),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R12\(8),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~165_combout\);

-- Location: LCCOMB_X23_Y23_N10
\mips_cpu|dp|fwd_before_srca|y[8]~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~166_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[8]~165_combout\ & ((\mips_cpu|dp|rf|R15\(8)))) # (!\mips_cpu|dp|fwd_before_srca|y[8]~165_combout\ & (\mips_cpu|dp|rf|R13\(8))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[8]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(8),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R15\(8),
	datad => \mips_cpu|dp|fwd_before_srca|y[8]~165_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~166_combout\);

-- Location: LCCOMB_X22_Y25_N12
\mips_cpu|dp|fwd_before_srca|y[8]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~148_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22)) # ((\mips_cpu|dp|rf|R9\(8))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R8\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R9\(8),
	datad => \mips_cpu|dp|rf|R8\(8),
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~148_combout\);

-- Location: LCCOMB_X23_Y23_N26
\mips_cpu|dp|fwd_before_srca|y[8]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~149_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[8]~148_combout\ & ((\mips_cpu|dp|rf|R11\(8)))) # (!\mips_cpu|dp|fwd_before_srca|y[8]~148_combout\ & (\mips_cpu|dp|rf|R10\(8))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|fwd_before_srca|y[8]~148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|fwd_before_srca|y[8]~148_combout\,
	datac => \mips_cpu|dp|rf|R10\(8),
	datad => \mips_cpu|dp|rf|R11\(8),
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~149_combout\);

-- Location: LCCOMB_X14_Y18_N10
\mips_cpu|dp|fwd_before_srca|y[8]~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~160_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R6\(8)) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R4\(8) & !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R6\(8),
	datac => \mips_cpu|dp|rf|R4\(8),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~160_combout\);

-- Location: LCCOMB_X14_Y20_N10
\mips_cpu|dp|fwd_before_srca|y[8]~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~161_combout\ = (\mips_cpu|dp|fwd_before_srca|y[8]~160_combout\ & (((\mips_cpu|dp|rf|R7\(8)) # (!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[8]~160_combout\ & (\mips_cpu|dp|rf|R5\(8) & 
-- ((\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(8),
	datab => \mips_cpu|dp|fwd_before_srca|y[8]~160_combout\,
	datac => \mips_cpu|dp|rf|R7\(8),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~161_combout\);

-- Location: LCCOMB_X20_Y21_N26
\mips_cpu|dp|fwd_before_srca|y[8]~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~162_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[8]~161_combout\) # ((\mips_cpu|dp|ID_EX|q[101]~34_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (((\mips_cpu|dp|rf|R1\(8) 
-- & !\mips_cpu|dp|ID_EX|q[101]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[8]~161_combout\,
	datac => \mips_cpu|dp|rf|R1\(8),
	datad => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~162_combout\);

-- Location: LCCOMB_X20_Y22_N8
\mips_cpu|dp|fwd_before_srca|y[8]~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~163_combout\ = (\mips_cpu|dp|fwd_before_srca|y[8]~162_combout\ & (((\mips_cpu|dp|rf|R3\(8))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[8]~162_combout\ & 
-- (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|rf|R2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[8]~162_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R3\(8),
	datad => \mips_cpu|dp|rf|R2\(8),
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~163_combout\);

-- Location: LCCOMB_X10_Y22_N22
\mips_cpu|dp|fwd_before_srca|y[8]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~157_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(8)) # ((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R19\(8) & !\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R23\(8),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R19\(8),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~157_combout\);

-- Location: LCCOMB_X10_Y21_N26
\mips_cpu|dp|fwd_before_srca|y[8]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~158_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[8]~157_combout\ & (\mips_cpu|dp|rf|R31\(8))) # (!\mips_cpu|dp|fwd_before_srca|y[8]~157_combout\ & ((\mips_cpu|dp|rf|R27\(8)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|fwd_before_srca|y[8]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|fwd_before_srca|y[8]~157_combout\,
	datac => \mips_cpu|dp|rf|R31\(8),
	datad => \mips_cpu|dp|rf|R27\(8),
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~158_combout\);

-- Location: LCCOMB_X20_Y16_N24
\mips_cpu|dp|fwd_before_srca|y[8]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~150_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|rf|R25\(8)) # (\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R17\(8) & ((!\mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(8),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R25\(8),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~150_combout\);

-- Location: LCCOMB_X19_Y16_N0
\mips_cpu|dp|fwd_before_srca|y[8]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~151_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[8]~150_combout\ & ((\mips_cpu|dp|rf|R29\(8)))) # (!\mips_cpu|dp|fwd_before_srca|y[8]~150_combout\ & (\mips_cpu|dp|rf|R21\(8))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|fwd_before_srca|y[8]~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|fwd_before_srca|y[8]~150_combout\,
	datac => \mips_cpu|dp|rf|R21\(8),
	datad => \mips_cpu|dp|rf|R29\(8),
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~151_combout\);

-- Location: LCCOMB_X12_Y18_N14
\mips_cpu|dp|fwd_before_srca|y[8]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~152_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(8)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R18\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R18\(8),
	datad => \mips_cpu|dp|rf|R22\(8),
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~152_combout\);

-- Location: LCCOMB_X16_Y18_N2
\mips_cpu|dp|fwd_before_srca|y[8]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~153_combout\ = (\mips_cpu|dp|fwd_before_srca|y[8]~152_combout\ & (((\mips_cpu|dp|rf|R30\(8))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[8]~152_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R26\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[8]~152_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R30\(8),
	datad => \mips_cpu|dp|rf|R26\(8),
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~153_combout\);

-- Location: LCCOMB_X15_Y15_N2
\mips_cpu|dp|fwd_before_srca|y[8]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~154_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R24\(8))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R16\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R16\(8),
	datad => \mips_cpu|dp|rf|R24\(8),
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~154_combout\);

-- Location: LCCOMB_X20_Y17_N30
\mips_cpu|dp|fwd_before_srca|y[8]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~155_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[8]~154_combout\ & ((\mips_cpu|dp|rf|R28\(8)))) # (!\mips_cpu|dp|fwd_before_srca|y[8]~154_combout\ & (\mips_cpu|dp|rf|R20\(8))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[8]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(8),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R28\(8),
	datad => \mips_cpu|dp|fwd_before_srca|y[8]~154_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~155_combout\);

-- Location: LCCOMB_X23_Y23_N28
\mips_cpu|dp|fwd_before_srca|y[8]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~156_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[8]~153_combout\) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[8]~155_combout\ & 
-- !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[8]~153_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[8]~155_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~156_combout\);

-- Location: LCCOMB_X23_Y23_N14
\mips_cpu|dp|fwd_before_srca|y[8]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~159_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[8]~156_combout\ & (\mips_cpu|dp|fwd_before_srca|y[8]~158_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[8]~156_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[8]~151_combout\))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[8]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[8]~158_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|fwd_before_srca|y[8]~151_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[8]~156_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~159_combout\);

-- Location: LCCOMB_X23_Y23_N0
\mips_cpu|dp|fwd_before_srca|y[8]~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~164_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[8]~159_combout\) # (\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[8]~163_combout\ & ((!\mips_cpu|dp|ID_EX|q[101]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[8]~163_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[8]~159_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~164_combout\);

-- Location: LCCOMB_X23_Y23_N20
\mips_cpu|dp|fwd_before_srca|y[8]~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~167_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[8]~164_combout\ & (\mips_cpu|dp|fwd_before_srca|y[8]~166_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[8]~164_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[8]~149_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[8]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[8]~166_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[8]~149_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[8]~164_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~167_combout\);

-- Location: LCCOMB_X23_Y23_N18
\mips_cpu|dp|fwd_before_srca|y[8]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[8]~168_combout\ = (\mips_cpu|fwd|ForwardA~3_combout\ & ((\mips_cpu|dp|ID_EX|q[55]~4_combout\) # ((\mips_cpu|dp|fwd_before_srca|y[8]~167_combout\ & !\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\)))) # 
-- (!\mips_cpu|fwd|ForwardA~3_combout\ & (\mips_cpu|dp|fwd_before_srca|y[8]~167_combout\ & ((!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardA~3_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[8]~167_combout\,
	datac => \mips_cpu|dp|ID_EX|q[55]~4_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[8]~168_combout\);

-- Location: FF_X23_Y23_N19
\mips_cpu|dp|ID_EX|q[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[8]~168_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(87));

-- Location: LCCOMB_X23_Y23_N12
\mips_cpu|dp|fwd_after_srca|y[8]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[8]~16_combout\ = (\mips_cpu|fwd|ForwardC[0]~3_combout\ & (((\mips_cpu|dp|EX_MEM|q\(45))))) # (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q\(87)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datab => \mips_cpu|dp|EX_MEM|q\(45),
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(87),
	combout => \mips_cpu|dp|fwd_after_srca|y[8]~16_combout\);

-- Location: LCCOMB_X23_Y23_N16
\mips_cpu|dp|fwd_after_srca|y[8]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[8]~17_combout\ = (\mips_cpu|dp|fwd_after_srca|y[8]~16_combout\) # ((\mips_cpu|dp|ID_EX|q[55]~4_combout\ & \mips_cpu|fwd|ForwardC[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[8]~16_combout\,
	datab => \mips_cpu|dp|ID_EX|q[55]~4_combout\,
	datac => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[8]~17_combout\);

-- Location: LCCOMB_X23_Y18_N20
\mips_cpu|dp|srcbmux|y[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[8]~9_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(23))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[8]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|ID_EX|q\(23),
	datad => \mips_cpu|dp|fwd_after_writedata|y[8]~59_combout\,
	combout => \mips_cpu|dp|srcbmux|y[8]~9_combout\);

-- Location: LCCOMB_X29_Y22_N16
\mips_cpu|dp|alu|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux23~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[8]~17_combout\) # (\mips_cpu|dp|srcbmux|y[8]~9_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|fwd_after_srca|y[8]~17_combout\ & \mips_cpu|dp|srcbmux|y[8]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[8]~17_combout\,
	datac => \mips_cpu|dp|srcbmux|y[8]~9_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux23~0_combout\);

-- Location: LCCOMB_X29_Y22_N4
\mips_cpu|dp|alu|Mux23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux23~1_combout\ = (\mips_cpu|dp|alu|Mux23~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux23~0_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|alu|Add0~18_combout\,
	combout => \mips_cpu|dp|alu|Mux23~1_combout\);

-- Location: FF_X29_Y22_N5
\mips_cpu|dp|EX_MEM|q[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux23~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(45));

-- Location: LCCOMB_X26_Y24_N20
\Timer|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal3~0_combout\ = (\Timer|Equal2~0_combout\ & (\mips_cpu|dp|EX_MEM|q\(46) & (\uGPIO|Equal0~1_combout\ & !\mips_cpu|dp|EX_MEM|q\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal2~0_combout\,
	datab => \mips_cpu|dp|EX_MEM|q\(46),
	datac => \uGPIO|Equal0~1_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(45),
	combout => \Timer|Equal3~0_combout\);

-- Location: LCCOMB_X26_Y22_N0
\Timer|Equal0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~15_combout\ = (\Timer|CounterR\(24) & (\Timer|CompareR\(24) & (\Timer|CompareR\(25) $ (!\Timer|CounterR\(25))))) # (!\Timer|CounterR\(24) & (!\Timer|CompareR\(24) & (\Timer|CompareR\(25) $ (!\Timer|CounterR\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(24),
	datab => \Timer|CompareR\(25),
	datac => \Timer|CompareR\(24),
	datad => \Timer|CounterR\(25),
	combout => \Timer|Equal0~15_combout\);

-- Location: LCCOMB_X26_Y22_N18
\Timer|Equal0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~16_combout\ = (\Timer|CounterR\(27) & (\Timer|CompareR\(27) & (\Timer|CompareR\(26) $ (!\Timer|CounterR\(26))))) # (!\Timer|CounterR\(27) & (!\Timer|CompareR\(27) & (\Timer|CompareR\(26) $ (!\Timer|CounterR\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(27),
	datab => \Timer|CompareR\(26),
	datac => \Timer|CounterR\(26),
	datad => \Timer|CompareR\(27),
	combout => \Timer|Equal0~16_combout\);

-- Location: LCCOMB_X26_Y21_N20
\Timer|Equal0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~17_combout\ = (\Timer|CompareR\(28) & (\Timer|CounterR\(28) & (\Timer|CompareR\(29) $ (!\Timer|CounterR\(29))))) # (!\Timer|CompareR\(28) & (!\Timer|CounterR\(28) & (\Timer|CompareR\(29) $ (!\Timer|CounterR\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(28),
	datab => \Timer|CompareR\(29),
	datac => \Timer|CounterR\(28),
	datad => \Timer|CounterR\(29),
	combout => \Timer|Equal0~17_combout\);

-- Location: LCCOMB_X26_Y22_N28
\Timer|Equal0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~18_combout\ = (\Timer|CompareR\(30) & (\Timer|CounterR\(30) & (\Timer|CounterR\(31) $ (!\Timer|CompareR\(31))))) # (!\Timer|CompareR\(30) & (!\Timer|CounterR\(30) & (\Timer|CounterR\(31) $ (!\Timer|CompareR\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(30),
	datab => \Timer|CounterR\(30),
	datac => \Timer|CounterR\(31),
	datad => \Timer|CompareR\(31),
	combout => \Timer|Equal0~18_combout\);

-- Location: LCCOMB_X26_Y22_N30
\Timer|Equal0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~19_combout\ = (\Timer|Equal0~15_combout\ & (\Timer|Equal0~16_combout\ & (\Timer|Equal0~17_combout\ & \Timer|Equal0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~15_combout\,
	datab => \Timer|Equal0~16_combout\,
	datac => \Timer|Equal0~17_combout\,
	datad => \Timer|Equal0~18_combout\,
	combout => \Timer|Equal0~19_combout\);

-- Location: LCCOMB_X24_Y23_N0
\uGPIO|LEDG_R~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~7_combout\ = (\mips_cpu|dp|EX_MEM|q\(12)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|EX_MEM|q\(12),
	datad => \reset_ff~q\,
	combout => \uGPIO|LEDG_R~7_combout\);

-- Location: FF_X24_Y23_N1
\Timer|CompareR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~7_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(7));

-- Location: LCCOMB_X26_Y23_N10
\Timer|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~3_combout\ = (\Timer|CounterR\(6) & (\Timer|CompareR\(6) & (\Timer|CounterR\(7) $ (!\Timer|CompareR\(7))))) # (!\Timer|CounterR\(6) & (!\Timer|CompareR\(6) & (\Timer|CounterR\(7) $ (!\Timer|CompareR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(6),
	datab => \Timer|CounterR\(7),
	datac => \Timer|CompareR\(7),
	datad => \Timer|CompareR\(6),
	combout => \Timer|Equal0~3_combout\);

-- Location: LCCOMB_X26_Y24_N28
\Timer|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~0_combout\ = (\Timer|CompareR\(1) & (\Timer|CounterR\(1) & (\Timer|CompareR\(0) $ (!\Timer|CounterR\(0))))) # (!\Timer|CompareR\(1) & (!\Timer|CounterR\(1) & (\Timer|CompareR\(0) $ (!\Timer|CounterR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(1),
	datab => \Timer|CompareR\(0),
	datac => \Timer|CounterR\(1),
	datad => \Timer|CounterR\(0),
	combout => \Timer|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y23_N10
\uGPIO|LEDG_R~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~4_combout\ = (\mips_cpu|dp|EX_MEM|q\(8)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|EX_MEM|q\(8),
	combout => \uGPIO|LEDG_R~4_combout\);

-- Location: FF_X24_Y23_N11
\Timer|CompareR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~4_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(3));

-- Location: LCCOMB_X27_Y21_N26
\uGPIO|LEDG_R~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~3_combout\ = (\mips_cpu|dp|EX_MEM|q\(7)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \mips_cpu|dp|EX_MEM|q\(7),
	combout => \uGPIO|LEDG_R~3_combout\);

-- Location: FF_X27_Y21_N27
\Timer|CompareR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~3_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(2));

-- Location: LCCOMB_X26_Y23_N8
\Timer|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~1_combout\ = (\Timer|CounterR\(3) & (\Timer|CompareR\(3) & (\Timer|CompareR\(2) $ (!\Timer|CounterR\(2))))) # (!\Timer|CounterR\(3) & (!\Timer|CompareR\(3) & (\Timer|CompareR\(2) $ (!\Timer|CounterR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(3),
	datab => \Timer|CompareR\(3),
	datac => \Timer|CompareR\(2),
	datad => \Timer|CounterR\(2),
	combout => \Timer|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y23_N28
\uGPIO|LEDG_R~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~5_combout\ = (\mips_cpu|dp|EX_MEM|q\(9)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|EX_MEM|q\(9),
	combout => \uGPIO|LEDG_R~5_combout\);

-- Location: FF_X24_Y23_N29
\Timer|CompareR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~5_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(4));

-- Location: LCCOMB_X28_Y23_N22
\Timer|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~2_combout\ = (\Timer|CounterR\(4) & (\Timer|CompareR\(4) & (\Timer|CompareR\(5) $ (!\Timer|CounterR\(5))))) # (!\Timer|CounterR\(4) & (!\Timer|CompareR\(4) & (\Timer|CompareR\(5) $ (!\Timer|CounterR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(4),
	datab => \Timer|CompareR\(4),
	datac => \Timer|CompareR\(5),
	datad => \Timer|CounterR\(5),
	combout => \Timer|Equal0~2_combout\);

-- Location: LCCOMB_X26_Y23_N20
\Timer|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~4_combout\ = (\Timer|Equal0~3_combout\ & (\Timer|Equal0~0_combout\ & (\Timer|Equal0~1_combout\ & \Timer|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~3_combout\,
	datab => \Timer|Equal0~0_combout\,
	datac => \Timer|Equal0~1_combout\,
	datad => \Timer|Equal0~2_combout\,
	combout => \Timer|Equal0~4_combout\);

-- Location: LCCOMB_X24_Y23_N12
\uGPIO|LEDG_R~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~9_combout\ = (\mips_cpu|dp|EX_MEM|q\(14)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|EX_MEM|q\(14),
	combout => \uGPIO|LEDG_R~9_combout\);

-- Location: FF_X24_Y23_N13
\Timer|CompareR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~9_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(9));

-- Location: LCCOMB_X23_Y23_N2
\Timer|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~5_combout\ = (\Timer|CompareR\(8) & (\Timer|CounterR\(8) & (\Timer|CompareR\(9) $ (!\Timer|CounterR\(9))))) # (!\Timer|CompareR\(8) & (!\Timer|CounterR\(8) & (\Timer|CompareR\(9) $ (!\Timer|CounterR\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(8),
	datab => \Timer|CounterR\(8),
	datac => \Timer|CompareR\(9),
	datad => \Timer|CounterR\(9),
	combout => \Timer|Equal0~5_combout\);

-- Location: LCCOMB_X26_Y21_N12
\Timer|CompareR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~1_combout\ = (\mips_cpu|dp|EX_MEM|q\(16)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \mips_cpu|dp|EX_MEM|q\(16),
	combout => \Timer|CompareR~1_combout\);

-- Location: FF_X26_Y21_N13
\Timer|CompareR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~1_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(11));

-- Location: LCCOMB_X26_Y21_N24
\Timer|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~6_combout\ = (\Timer|CompareR\(11) & (\Timer|CounterR\(11) & (\Timer|CompareR\(10) $ (!\Timer|CounterR\(10))))) # (!\Timer|CompareR\(11) & (!\Timer|CounterR\(11) & (\Timer|CompareR\(10) $ (!\Timer|CounterR\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(11),
	datab => \Timer|CounterR\(11),
	datac => \Timer|CompareR\(10),
	datad => \Timer|CounterR\(10),
	combout => \Timer|Equal0~6_combout\);

-- Location: LCCOMB_X27_Y21_N30
\Timer|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~8_combout\ = (\Timer|CompareR\(14) & (\Timer|CounterR\(14) & (\Timer|CompareR\(15) $ (!\Timer|CounterR\(15))))) # (!\Timer|CompareR\(14) & (!\Timer|CounterR\(14) & (\Timer|CompareR\(15) $ (!\Timer|CounterR\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(14),
	datab => \Timer|CompareR\(15),
	datac => \Timer|CounterR\(15),
	datad => \Timer|CounterR\(14),
	combout => \Timer|Equal0~8_combout\);

-- Location: LCCOMB_X27_Y21_N18
\Timer|CompareR~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~22_combout\ = (\mips_cpu|dp|EX_MEM|q\(17)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|EX_MEM|q\(17),
	datad => \reset_ff~q\,
	combout => \Timer|CompareR~22_combout\);

-- Location: FF_X27_Y21_N19
\Timer|CompareR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~22_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(12));

-- Location: LCCOMB_X27_Y21_N20
\Timer|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~7_combout\ = (\Timer|CounterR\(13) & (\Timer|CompareR\(13) & (\Timer|CompareR\(12) $ (!\Timer|CounterR\(12))))) # (!\Timer|CounterR\(13) & (!\Timer|CompareR\(13) & (\Timer|CompareR\(12) $ (!\Timer|CounterR\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(13),
	datab => \Timer|CompareR\(12),
	datac => \Timer|CounterR\(12),
	datad => \Timer|CompareR\(13),
	combout => \Timer|Equal0~7_combout\);

-- Location: LCCOMB_X27_Y21_N16
\Timer|Equal0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~9_combout\ = (\Timer|Equal0~5_combout\ & (\Timer|Equal0~6_combout\ & (\Timer|Equal0~8_combout\ & \Timer|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~5_combout\,
	datab => \Timer|Equal0~6_combout\,
	datac => \Timer|Equal0~8_combout\,
	datad => \Timer|Equal0~7_combout\,
	combout => \Timer|Equal0~9_combout\);

-- Location: LCCOMB_X26_Y18_N10
\Timer|Equal0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~12_combout\ = (\Timer|CompareR\(20) & (\Timer|CounterR\(20) & (\Timer|CounterR\(21) $ (!\Timer|CompareR\(21))))) # (!\Timer|CompareR\(20) & (!\Timer|CounterR\(20) & (\Timer|CounterR\(21) $ (!\Timer|CompareR\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(20),
	datab => \Timer|CounterR\(20),
	datac => \Timer|CounterR\(21),
	datad => \Timer|CompareR\(21),
	combout => \Timer|Equal0~12_combout\);

-- Location: LCCOMB_X26_Y18_N20
\Timer|Equal0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~13_combout\ = (\Timer|CompareR\(22) & (\Timer|CounterR\(22) & (\Timer|CounterR\(23) $ (!\Timer|CompareR\(23))))) # (!\Timer|CompareR\(22) & (!\Timer|CounterR\(22) & (\Timer|CounterR\(23) $ (!\Timer|CompareR\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(22),
	datab => \Timer|CounterR\(22),
	datac => \Timer|CounterR\(23),
	datad => \Timer|CompareR\(23),
	combout => \Timer|Equal0~13_combout\);

-- Location: LCCOMB_X26_Y21_N26
\Timer|Equal0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~11_combout\ = (\Timer|CompareR\(18) & (\Timer|CounterR\(18) & (\Timer|CompareR\(19) $ (!\Timer|CounterR\(19))))) # (!\Timer|CompareR\(18) & (!\Timer|CounterR\(18) & (\Timer|CompareR\(19) $ (!\Timer|CounterR\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(18),
	datab => \Timer|CompareR\(19),
	datac => \Timer|CounterR\(19),
	datad => \Timer|CounterR\(18),
	combout => \Timer|Equal0~11_combout\);

-- Location: LCCOMB_X26_Y18_N24
\Timer|Equal0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~10_combout\ = (\Timer|CompareR\(16) & (\Timer|CounterR\(16) & (\Timer|CompareR\(17) $ (!\Timer|CounterR\(17))))) # (!\Timer|CompareR\(16) & (!\Timer|CounterR\(16) & (\Timer|CompareR\(17) $ (!\Timer|CounterR\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(16),
	datab => \Timer|CompareR\(17),
	datac => \Timer|CounterR\(16),
	datad => \Timer|CounterR\(17),
	combout => \Timer|Equal0~10_combout\);

-- Location: LCCOMB_X26_Y18_N22
\Timer|Equal0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~14_combout\ = (\Timer|Equal0~12_combout\ & (\Timer|Equal0~13_combout\ & (\Timer|Equal0~11_combout\ & \Timer|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~12_combout\,
	datab => \Timer|Equal0~13_combout\,
	datac => \Timer|Equal0~11_combout\,
	datad => \Timer|Equal0~10_combout\,
	combout => \Timer|Equal0~14_combout\);

-- Location: LCCOMB_X27_Y21_N10
\Timer|Equal0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~20_combout\ = (\Timer|Equal0~19_combout\ & (\Timer|Equal0~4_combout\ & (\Timer|Equal0~9_combout\ & \Timer|Equal0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~19_combout\,
	datab => \Timer|Equal0~4_combout\,
	datac => \Timer|Equal0~9_combout\,
	datad => \Timer|Equal0~14_combout\,
	combout => \Timer|Equal0~20_combout\);

-- Location: LCCOMB_X27_Y24_N26
\Timer|StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|StatusR~0_combout\ = (\Timer|Equal0~20_combout\) # ((\Timer|StatusR\(0) & ((!\mips_cpu|dp|MEM_WB|q[39]~45_combout\) # (!\Timer|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal3~0_combout\,
	datab => \Timer|Equal0~20_combout\,
	datac => \Timer|StatusR\(0),
	datad => \mips_cpu|dp|MEM_WB|q[39]~45_combout\,
	combout => \Timer|StatusR~0_combout\);

-- Location: FF_X27_Y24_N27
\Timer|StatusR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|StatusR\(0));

-- Location: LCCOMB_X27_Y24_N0
\Timer|always2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|always2~0_combout\ = (\Timer|StatusR\(0)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \Timer|StatusR\(0),
	combout => \Timer|always2~0_combout\);

-- Location: FF_X27_Y23_N1
\Timer|CounterR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[0]~32_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(0));

-- Location: LCCOMB_X27_Y23_N2
\Timer|CounterR[1]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[1]~34_combout\ = (\Timer|CounterR\(1) & (!\Timer|CounterR[0]~33\)) # (!\Timer|CounterR\(1) & ((\Timer|CounterR[0]~33\) # (GND)))
-- \Timer|CounterR[1]~35\ = CARRY((!\Timer|CounterR[0]~33\) # (!\Timer|CounterR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(1),
	datad => VCC,
	cin => \Timer|CounterR[0]~33\,
	combout => \Timer|CounterR[1]~34_combout\,
	cout => \Timer|CounterR[1]~35\);

-- Location: FF_X27_Y23_N3
\Timer|CounterR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[1]~34_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(1));

-- Location: LCCOMB_X27_Y23_N4
\Timer|CounterR[2]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[2]~36_combout\ = (\Timer|CounterR\(2) & (\Timer|CounterR[1]~35\ $ (GND))) # (!\Timer|CounterR\(2) & (!\Timer|CounterR[1]~35\ & VCC))
-- \Timer|CounterR[2]~37\ = CARRY((\Timer|CounterR\(2) & !\Timer|CounterR[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(2),
	datad => VCC,
	cin => \Timer|CounterR[1]~35\,
	combout => \Timer|CounterR[2]~36_combout\,
	cout => \Timer|CounterR[2]~37\);

-- Location: FF_X27_Y23_N5
\Timer|CounterR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[2]~36_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(2));

-- Location: LCCOMB_X27_Y23_N6
\Timer|CounterR[3]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[3]~38_combout\ = (\Timer|CounterR\(3) & (!\Timer|CounterR[2]~37\)) # (!\Timer|CounterR\(3) & ((\Timer|CounterR[2]~37\) # (GND)))
-- \Timer|CounterR[3]~39\ = CARRY((!\Timer|CounterR[2]~37\) # (!\Timer|CounterR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(3),
	datad => VCC,
	cin => \Timer|CounterR[2]~37\,
	combout => \Timer|CounterR[3]~38_combout\,
	cout => \Timer|CounterR[3]~39\);

-- Location: FF_X27_Y23_N7
\Timer|CounterR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[3]~38_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(3));

-- Location: LCCOMB_X27_Y23_N8
\Timer|CounterR[4]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[4]~40_combout\ = (\Timer|CounterR\(4) & (\Timer|CounterR[3]~39\ $ (GND))) # (!\Timer|CounterR\(4) & (!\Timer|CounterR[3]~39\ & VCC))
-- \Timer|CounterR[4]~41\ = CARRY((\Timer|CounterR\(4) & !\Timer|CounterR[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(4),
	datad => VCC,
	cin => \Timer|CounterR[3]~39\,
	combout => \Timer|CounterR[4]~40_combout\,
	cout => \Timer|CounterR[4]~41\);

-- Location: FF_X27_Y23_N9
\Timer|CounterR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[4]~40_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(4));

-- Location: LCCOMB_X27_Y23_N10
\Timer|CounterR[5]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[5]~42_combout\ = (\Timer|CounterR\(5) & (!\Timer|CounterR[4]~41\)) # (!\Timer|CounterR\(5) & ((\Timer|CounterR[4]~41\) # (GND)))
-- \Timer|CounterR[5]~43\ = CARRY((!\Timer|CounterR[4]~41\) # (!\Timer|CounterR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(5),
	datad => VCC,
	cin => \Timer|CounterR[4]~41\,
	combout => \Timer|CounterR[5]~42_combout\,
	cout => \Timer|CounterR[5]~43\);

-- Location: FF_X27_Y23_N11
\Timer|CounterR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[5]~42_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(5));

-- Location: LCCOMB_X27_Y23_N12
\Timer|CounterR[6]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[6]~44_combout\ = (\Timer|CounterR\(6) & (\Timer|CounterR[5]~43\ $ (GND))) # (!\Timer|CounterR\(6) & (!\Timer|CounterR[5]~43\ & VCC))
-- \Timer|CounterR[6]~45\ = CARRY((\Timer|CounterR\(6) & !\Timer|CounterR[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(6),
	datad => VCC,
	cin => \Timer|CounterR[5]~43\,
	combout => \Timer|CounterR[6]~44_combout\,
	cout => \Timer|CounterR[6]~45\);

-- Location: FF_X27_Y23_N13
\Timer|CounterR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[6]~44_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(6));

-- Location: FF_X27_Y23_N15
\Timer|CounterR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[7]~46_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(7));

-- Location: LCCOMB_X26_Y23_N16
\read_data[7]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[7]~17_combout\ = (\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & (((\Decoder|Equal1~6_combout\)))) # (!\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & ((\Decoder|Equal1~6_combout\ & ((\Timer|CounterR\(7)))) # (!\Decoder|Equal1~6_combout\ & 
-- (\uGPIO|SW_StatusR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q[41]~53_combout\,
	datab => \uGPIO|SW_StatusR\(7),
	datac => \Timer|CounterR\(7),
	datad => \Decoder|Equal1~6_combout\,
	combout => \read_data[7]~17_combout\);

-- Location: LCCOMB_X26_Y23_N2
\read_data[7]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[7]~18_combout\ = (\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & ((\read_data[7]~17_combout\ & (\Timer|CompareR\(7))) # (!\read_data[7]~17_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(7)))))) # 
-- (!\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & (\read_data[7]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q[41]~53_combout\,
	datab => \read_data[7]~17_combout\,
	datac => \Timer|CompareR\(7),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(7),
	combout => \read_data[7]~18_combout\);

-- Location: LCCOMB_X26_Y23_N14
\read_data[7]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[7]~19_combout\ = (\read_data[7]~18_combout\ & !\mips_cpu|dp|MEM_WB|q[41]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data[7]~18_combout\,
	datad => \mips_cpu|dp|MEM_WB|q[41]~51_combout\,
	combout => \read_data[7]~19_combout\);

-- Location: FF_X26_Y23_N15
\mips_cpu|dp|MEM_WB|q[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[7]~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(44));

-- Location: FF_X21_Y19_N17
\mips_cpu|dp|MEM_WB|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(44),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(12));

-- Location: LCCOMB_X21_Y19_N16
\mips_cpu|dp|ID_EX|q[54]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[54]~5_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(44))) # (!\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|MEM_WB|q\(44),
	datac => \mips_cpu|dp|MEM_WB|q\(12),
	datad => \mips_cpu|c|MEM_WB|q\(0),
	combout => \mips_cpu|dp|ID_EX|q[54]~5_combout\);

-- Location: LCCOMB_X23_Y17_N26
\mips_cpu|dp|wd_mux|y[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[7]~8_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(7))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[54]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(7),
	datad => \mips_cpu|dp|ID_EX|q[54]~5_combout\,
	combout => \mips_cpu|dp|wd_mux|y[7]~8_combout\);

-- Location: FF_X23_Y17_N27
\mips_cpu|dp|rf|R15[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(7));

-- Location: FF_X20_Y19_N13
\mips_cpu|dp|rf|R14[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(7));

-- Location: FF_X20_Y23_N17
\mips_cpu|dp|rf|R13[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(7));

-- Location: FF_X12_Y23_N9
\mips_cpu|dp|rf|R12[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(7));

-- Location: LCCOMB_X20_Y23_N16
\mips_cpu|dp|fwd_before_srca|y[7]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~186_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|IF_ID|q\(21))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R13\(7))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|rf|R12\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R13\(7),
	datad => \mips_cpu|dp|rf|R12\(7),
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~186_combout\);

-- Location: LCCOMB_X20_Y19_N12
\mips_cpu|dp|fwd_before_srca|y[7]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~187_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[7]~186_combout\ & (\mips_cpu|dp|rf|R15\(7))) # (!\mips_cpu|dp|fwd_before_srca|y[7]~186_combout\ & ((\mips_cpu|dp|rf|R14\(7)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[7]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(7),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R14\(7),
	datad => \mips_cpu|dp|fwd_before_srca|y[7]~186_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~187_combout\);

-- Location: FF_X15_Y23_N3
\mips_cpu|dp|rf|R11[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(7));

-- Location: FF_X21_Y24_N5
\mips_cpu|dp|rf|R8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(7));

-- Location: FF_X15_Y23_N1
\mips_cpu|dp|rf|R10[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(7));

-- Location: LCCOMB_X15_Y23_N0
\mips_cpu|dp|fwd_before_srca|y[7]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~179_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R10\(7)))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R8\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(7),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R10\(7),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~179_combout\);

-- Location: FF_X22_Y24_N7
\mips_cpu|dp|rf|R9[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(7));

-- Location: LCCOMB_X22_Y24_N6
\mips_cpu|dp|fwd_before_srca|y[7]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~180_combout\ = (\mips_cpu|dp|fwd_before_srca|y[7]~179_combout\ & ((\mips_cpu|dp|rf|R11\(7)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[7]~179_combout\ & (((\mips_cpu|dp|rf|R9\(7) & 
-- \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(7),
	datab => \mips_cpu|dp|fwd_before_srca|y[7]~179_combout\,
	datac => \mips_cpu|dp|rf|R9\(7),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~180_combout\);

-- Location: FF_X15_Y20_N25
\mips_cpu|dp|rf|R5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(7));

-- Location: FF_X15_Y20_N3
\mips_cpu|dp|rf|R4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(7));

-- Location: LCCOMB_X15_Y20_N2
\mips_cpu|dp|fwd_before_srca|y[7]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~181_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R5\(7)) # ((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|rf|R4\(7) & !\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R5\(7),
	datac => \mips_cpu|dp|rf|R4\(7),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~181_combout\);

-- Location: FF_X14_Y21_N27
\mips_cpu|dp|rf|R7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(7));

-- Location: FF_X15_Y22_N5
\mips_cpu|dp|rf|R6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(7));

-- Location: LCCOMB_X14_Y21_N26
\mips_cpu|dp|fwd_before_srca|y[7]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~182_combout\ = (\mips_cpu|dp|fwd_before_srca|y[7]~181_combout\ & (((\mips_cpu|dp|rf|R7\(7))) # (!\mips_cpu|dp|IF_ID|q\(22)))) # (!\mips_cpu|dp|fwd_before_srca|y[7]~181_combout\ & (\mips_cpu|dp|IF_ID|q\(22) & 
-- ((\mips_cpu|dp|rf|R6\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[7]~181_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R7\(7),
	datad => \mips_cpu|dp|rf|R6\(7),
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~182_combout\);

-- Location: FF_X20_Y22_N27
\mips_cpu|dp|rf|R3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(7));

-- Location: FF_X19_Y20_N11
\mips_cpu|dp|rf|R1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(7));

-- Location: FF_X19_Y20_N1
\mips_cpu|dp|rf|R2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(7));

-- Location: LCCOMB_X19_Y20_N10
\mips_cpu|dp|fwd_before_srca|y[7]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~183_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~35_combout\) # ((\mips_cpu|dp|rf|R2\(7))))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (\mips_cpu|dp|rf|R1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datac => \mips_cpu|dp|rf|R1\(7),
	datad => \mips_cpu|dp|rf|R2\(7),
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~183_combout\);

-- Location: LCCOMB_X20_Y22_N26
\mips_cpu|dp|fwd_before_srca|y[7]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~184_combout\ = (\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[7]~183_combout\ & ((\mips_cpu|dp|rf|R3\(7)))) # (!\mips_cpu|dp|fwd_before_srca|y[7]~183_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[7]~182_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[7]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[7]~182_combout\,
	datac => \mips_cpu|dp|rf|R3\(7),
	datad => \mips_cpu|dp|fwd_before_srca|y[7]~183_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~184_combout\);

-- Location: LCCOMB_X21_Y19_N4
\mips_cpu|dp|fwd_before_srca|y[7]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~185_combout\ = (\mips_cpu|dp|ID_EX|q[101]~32_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~33_combout\) # ((\mips_cpu|dp|fwd_before_srca|y[7]~180_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~32_combout\ & 
-- (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[7]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[7]~180_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[7]~184_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~185_combout\);

-- Location: FF_X16_Y18_N7
\mips_cpu|dp|rf|R30[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(7));

-- Location: FF_X16_Y18_N29
\mips_cpu|dp|rf|R26[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(7));

-- Location: FF_X19_Y18_N23
\mips_cpu|dp|rf|R18[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(7));

-- Location: FF_X19_Y18_N5
\mips_cpu|dp|rf|R22[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(7));

-- Location: LCCOMB_X19_Y18_N4
\mips_cpu|dp|fwd_before_srca|y[7]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~169_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(7)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R18\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R18\(7),
	datac => \mips_cpu|dp|rf|R22\(7),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~169_combout\);

-- Location: LCCOMB_X16_Y18_N28
\mips_cpu|dp|fwd_before_srca|y[7]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~170_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|fwd_before_srca|y[7]~169_combout\ & (\mips_cpu|dp|rf|R30\(7))) # (!\mips_cpu|dp|fwd_before_srca|y[7]~169_combout\ & ((\mips_cpu|dp|rf|R26\(7)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|fwd_before_srca|y[7]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(7),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R26\(7),
	datad => \mips_cpu|dp|fwd_before_srca|y[7]~169_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~170_combout\);

-- Location: FF_X12_Y21_N13
\mips_cpu|dp|rf|R23[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(7));

-- Location: FF_X14_Y19_N21
\mips_cpu|dp|rf|R19[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(7));

-- Location: LCCOMB_X12_Y21_N12
\mips_cpu|dp|fwd_before_srca|y[7]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~176_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R23\(7))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R19\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R23\(7),
	datad => \mips_cpu|dp|rf|R19\(7),
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~176_combout\);

-- Location: FF_X14_Y21_N17
\mips_cpu|dp|rf|R27[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(7));

-- Location: FF_X14_Y19_N7
\mips_cpu|dp|rf|R31[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(7));

-- Location: LCCOMB_X14_Y21_N16
\mips_cpu|dp|fwd_before_srca|y[7]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~177_combout\ = (\mips_cpu|dp|fwd_before_srca|y[7]~176_combout\ & (((\mips_cpu|dp|rf|R31\(7))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[7]~176_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R27\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[7]~176_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R27\(7),
	datad => \mips_cpu|dp|rf|R31\(7),
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~177_combout\);

-- Location: FF_X16_Y15_N1
\mips_cpu|dp|rf|R24[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(7));

-- Location: FF_X15_Y15_N15
\mips_cpu|dp|rf|R16[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(7));

-- Location: LCCOMB_X16_Y15_N0
\mips_cpu|dp|fwd_before_srca|y[7]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~173_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R24\(7))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R16\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R24\(7),
	datad => \mips_cpu|dp|rf|R16\(7),
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~173_combout\);

-- Location: FF_X15_Y15_N13
\mips_cpu|dp|rf|R20[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(7));

-- Location: FF_X16_Y15_N3
\mips_cpu|dp|rf|R28[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(7));

-- Location: LCCOMB_X15_Y15_N12
\mips_cpu|dp|fwd_before_srca|y[7]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~174_combout\ = (\mips_cpu|dp|fwd_before_srca|y[7]~173_combout\ & (((\mips_cpu|dp|rf|R28\(7))) # (!\mips_cpu|dp|IF_ID|q\(23)))) # (!\mips_cpu|dp|fwd_before_srca|y[7]~173_combout\ & (\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R20\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[7]~173_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R20\(7),
	datad => \mips_cpu|dp|rf|R28\(7),
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~174_combout\);

-- Location: FF_X20_Y16_N31
\mips_cpu|dp|rf|R17[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(7));

-- Location: FF_X20_Y16_N21
\mips_cpu|dp|rf|R25[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(7));

-- Location: LCCOMB_X20_Y16_N30
\mips_cpu|dp|fwd_before_srca|y[7]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~171_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R25\(7)))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|R17\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R17\(7),
	datad => \mips_cpu|dp|rf|R25\(7),
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~171_combout\);

-- Location: FF_X17_Y16_N25
\mips_cpu|dp|rf|R21[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(7));

-- Location: FF_X17_Y16_N3
\mips_cpu|dp|rf|R29[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[7]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(7));

-- Location: LCCOMB_X17_Y16_N2
\mips_cpu|dp|fwd_before_srca|y[7]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~172_combout\ = (\mips_cpu|dp|fwd_before_srca|y[7]~171_combout\ & (((\mips_cpu|dp|rf|R29\(7)) # (!\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|fwd_before_srca|y[7]~171_combout\ & (\mips_cpu|dp|rf|R21\(7) & 
-- ((\mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[7]~171_combout\,
	datab => \mips_cpu|dp|rf|R21\(7),
	datac => \mips_cpu|dp|rf|R29\(7),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~172_combout\);

-- Location: LCCOMB_X21_Y19_N0
\mips_cpu|dp|fwd_before_srca|y[7]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~175_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22)) # ((\mips_cpu|dp|fwd_before_srca|y[7]~172_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(21) & (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|fwd_before_srca|y[7]~174_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|fwd_before_srca|y[7]~174_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[7]~172_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~175_combout\);

-- Location: LCCOMB_X21_Y19_N2
\mips_cpu|dp|fwd_before_srca|y[7]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~178_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[7]~175_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[7]~177_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[7]~175_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[7]~170_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|fwd_before_srca|y[7]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[7]~170_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|fwd_before_srca|y[7]~177_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[7]~175_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~178_combout\);

-- Location: LCCOMB_X21_Y19_N14
\mips_cpu|dp|fwd_before_srca|y[7]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~188_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[7]~185_combout\ & (\mips_cpu|dp|fwd_before_srca|y[7]~187_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[7]~185_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[7]~178_combout\))))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[7]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[7]~187_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[7]~185_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[7]~178_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~188_combout\);

-- Location: LCCOMB_X21_Y19_N28
\mips_cpu|dp|fwd_before_srca|y[7]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[7]~189_combout\ = (\mips_cpu|fwd|ForwardA~3_combout\ & ((\mips_cpu|dp|ID_EX|q[54]~5_combout\) # ((\mips_cpu|dp|fwd_before_srca|y[7]~188_combout\ & !\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\)))) # 
-- (!\mips_cpu|fwd|ForwardA~3_combout\ & (\mips_cpu|dp|fwd_before_srca|y[7]~188_combout\ & (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardA~3_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[7]~188_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datad => \mips_cpu|dp|ID_EX|q[54]~5_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[7]~189_combout\);

-- Location: FF_X21_Y19_N29
\mips_cpu|dp|ID_EX|q[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[7]~189_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(86));

-- Location: LCCOMB_X21_Y19_N6
\mips_cpu|dp|fwd_after_srca|y[7]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[7]~18_combout\ = (\mips_cpu|fwd|ForwardC[0]~3_combout\ & (((\mips_cpu|dp|EX_MEM|q\(44))))) # (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & (!\mips_cpu|fwd|ForwardC[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q\(86)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datab => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(44),
	datad => \mips_cpu|dp|ID_EX|q\(86),
	combout => \mips_cpu|dp|fwd_after_srca|y[7]~18_combout\);

-- Location: LCCOMB_X21_Y19_N8
\mips_cpu|dp|fwd_after_srca|y[7]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[7]~19_combout\ = (\mips_cpu|dp|fwd_after_srca|y[7]~18_combout\) # ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & \mips_cpu|dp|ID_EX|q[54]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datab => \mips_cpu|dp|ID_EX|q[54]~5_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[7]~18_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[7]~19_combout\);

-- Location: LCCOMB_X23_Y18_N18
\mips_cpu|dp|srcbmux|y[7]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[7]~4_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(22))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[7]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|ID_EX|q\(22),
	datad => \mips_cpu|dp|fwd_after_writedata|y[7]~27_combout\,
	combout => \mips_cpu|dp|srcbmux|y[7]~4_combout\);

-- Location: LCCOMB_X29_Y22_N28
\mips_cpu|dp|alu|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux24~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[7]~19_combout\ & ((\mips_cpu|dp|srcbmux|y[7]~4_combout\) # (\mips_cpu|c|ad|Mux2~1_combout\))) # (!\mips_cpu|dp|fwd_after_srca|y[7]~19_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[7]~4_combout\ & \mips_cpu|c|ad|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[7]~19_combout\,
	datab => \mips_cpu|dp|srcbmux|y[7]~4_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux24~0_combout\);

-- Location: LCCOMB_X29_Y22_N12
\mips_cpu|dp|alu|Mux24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux24~1_combout\ = (\mips_cpu|dp|alu|Mux24~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux24~0_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|alu|Add0~16_combout\,
	combout => \mips_cpu|dp|alu|Mux24~1_combout\);

-- Location: FF_X29_Y22_N13
\mips_cpu|dp|EX_MEM|q[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux24~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(44));

-- Location: LCCOMB_X29_Y22_N22
\uGPIO|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~0_combout\ = (!\mips_cpu|dp|EX_MEM|q\(44) & (!\mips_cpu|dp|EX_MEM|q\(43) & (!\mips_cpu|dp|EX_MEM|q\(47) & !\mips_cpu|dp|EX_MEM|q\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(44),
	datab => \mips_cpu|dp|EX_MEM|q\(43),
	datac => \mips_cpu|dp|EX_MEM|q\(47),
	datad => \mips_cpu|dp|EX_MEM|q\(48),
	combout => \uGPIO|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y22_N10
\uGPIO|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~1_combout\ = (\uGPIO|Equal0~0_combout\ & (!\mips_cpu|dp|EX_MEM|q\(38) & (!\mips_cpu|dp|EX_MEM|q\(37) & !\mips_cpu|dp|EX_MEM|q\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~0_combout\,
	datab => \mips_cpu|dp|EX_MEM|q\(38),
	datac => \mips_cpu|dp|EX_MEM|q\(37),
	datad => \mips_cpu|dp|EX_MEM|q\(42),
	combout => \uGPIO|Equal0~1_combout\);

-- Location: LCCOMB_X26_Y24_N30
\Timer|Equal2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal2~1_combout\ = (\Timer|Equal2~0_combout\ & (!\mips_cpu|dp|EX_MEM|q\(46) & (\uGPIO|Equal0~1_combout\ & \mips_cpu|dp|EX_MEM|q\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal2~0_combout\,
	datab => \mips_cpu|dp|EX_MEM|q\(46),
	datac => \uGPIO|Equal0~1_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(45),
	combout => \Timer|Equal2~1_combout\);

-- Location: LCCOMB_X26_Y23_N22
\mips_cpu|dp|MEM_WB|q[41]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[41]~46_combout\ = (\mips_cpu|dp|MEM_WB|q[41]~53_combout\) # ((\Decoder|Equal1~6_combout\ & (\Timer|Equal2~1_combout\)) # (!\Decoder|Equal1~6_combout\ & ((\uGPIO|DataOut[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q[41]~53_combout\,
	datab => \Decoder|Equal1~6_combout\,
	datac => \Timer|Equal2~1_combout\,
	datad => \uGPIO|DataOut[0]~3_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[41]~46_combout\);

-- Location: LCCOMB_X26_Y23_N6
\mips_cpu|dp|MEM_WB|q[41]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[41]~51_combout\ = ((\Decoder|Equal1~5_combout\ & (\mips_cpu|c|EX_MEM|q\(3) & !\mips_cpu|dp|EX_MEM|q\(50)))) # (!\mips_cpu|dp|MEM_WB|q[41]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q[41]~46_combout\,
	datab => \Decoder|Equal1~5_combout\,
	datac => \mips_cpu|c|EX_MEM|q\(3),
	datad => \mips_cpu|dp|EX_MEM|q\(50),
	combout => \mips_cpu|dp|MEM_WB|q[41]~51_combout\);

-- Location: IOIBUF_X0_Y25_N1
\SW[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LCCOMB_X24_Y25_N28
\uGPIO|sw9|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~36_combout\ = (\reset_ff~q\ & \SW[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \SW[9]~input_o\,
	combout => \uGPIO|sw9|c_state~36_combout\);

-- Location: FF_X24_Y25_N29
\uGPIO|sw9|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S0~q\);

-- Location: LCCOMB_X24_Y25_N2
\uGPIO|sw9|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~35_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & !\uGPIO|sw9|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S0~q\,
	combout => \uGPIO|sw9|c_state~35_combout\);

-- Location: FF_X24_Y25_N3
\uGPIO|sw9|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S1~q\);

-- Location: LCCOMB_X24_Y25_N24
\uGPIO|sw9|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~34_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \uGPIO|sw9|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S1~q\,
	combout => \uGPIO|sw9|c_state~34_combout\);

-- Location: FF_X24_Y25_N25
\uGPIO|sw9|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S2~q\);

-- Location: LCCOMB_X24_Y25_N22
\uGPIO|sw9|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~33_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \uGPIO|sw9|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S2~q\,
	combout => \uGPIO|sw9|c_state~33_combout\);

-- Location: FF_X24_Y25_N23
\uGPIO|sw9|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S3~q\);

-- Location: LCCOMB_X24_Y25_N20
\uGPIO|sw9|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~32_combout\ = (\uGPIO|sw9|c_state.S3~q\ & (\reset_ff~q\ & \SW[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw9|c_state.S3~q\,
	datab => \reset_ff~q\,
	datad => \SW[9]~input_o\,
	combout => \uGPIO|sw9|c_state~32_combout\);

-- Location: FF_X24_Y25_N21
\uGPIO|sw9|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S4~q\);

-- Location: LCCOMB_X24_Y25_N18
\uGPIO|sw9|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~31_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \uGPIO|sw9|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S4~q\,
	combout => \uGPIO|sw9|c_state~31_combout\);

-- Location: FF_X24_Y25_N19
\uGPIO|sw9|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S5~q\);

-- Location: LCCOMB_X24_Y25_N16
\uGPIO|sw9|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~30_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \uGPIO|sw9|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S5~q\,
	combout => \uGPIO|sw9|c_state~30_combout\);

-- Location: FF_X24_Y25_N17
\uGPIO|sw9|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S6~q\);

-- Location: LCCOMB_X24_Y25_N6
\uGPIO|sw9|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~29_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \uGPIO|sw9|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S6~q\,
	combout => \uGPIO|sw9|c_state~29_combout\);

-- Location: FF_X24_Y25_N7
\uGPIO|sw9|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S7~q\);

-- Location: LCCOMB_X24_Y25_N4
\uGPIO|sw9|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~28_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \uGPIO|sw9|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S7~q\,
	combout => \uGPIO|sw9|c_state~28_combout\);

-- Location: FF_X24_Y25_N5
\uGPIO|sw9|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S8~q\);

-- Location: LCCOMB_X24_Y25_N10
\uGPIO|sw9|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~27_combout\ = (\reset_ff~q\ & (\uGPIO|sw9|c_state.S8~q\ & \SW[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \uGPIO|sw9|c_state.S8~q\,
	datad => \SW[9]~input_o\,
	combout => \uGPIO|sw9|c_state~27_combout\);

-- Location: FF_X24_Y25_N11
\uGPIO|sw9|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S9~q\);

-- Location: LCCOMB_X24_Y25_N8
\uGPIO|sw9|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~26_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \uGPIO|sw9|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S9~q\,
	combout => \uGPIO|sw9|c_state~26_combout\);

-- Location: FF_X24_Y25_N9
\uGPIO|sw9|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S10~q\);

-- Location: LCCOMB_X24_Y25_N30
\uGPIO|sw9|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~25_combout\ = (\reset_ff~q\ & (\uGPIO|sw9|c_state.S10~q\ & \SW[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \uGPIO|sw9|c_state.S10~q\,
	datad => \SW[9]~input_o\,
	combout => \uGPIO|sw9|c_state~25_combout\);

-- Location: FF_X24_Y25_N31
\uGPIO|sw9|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S11~q\);

-- Location: LCCOMB_X24_Y25_N12
\uGPIO|sw9|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~24_combout\ = (\uGPIO|sw9|c_state.S11~q\ & (\reset_ff~q\ & \SW[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw9|c_state.S11~q\,
	datab => \reset_ff~q\,
	datad => \SW[9]~input_o\,
	combout => \uGPIO|sw9|c_state~24_combout\);

-- Location: FF_X24_Y25_N13
\uGPIO|sw9|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S12~q\);

-- Location: LCCOMB_X24_Y25_N26
\uGPIO|sw9|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~23_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \uGPIO|sw9|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S12~q\,
	combout => \uGPIO|sw9|c_state~23_combout\);

-- Location: FF_X24_Y25_N27
\uGPIO|sw9|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S13~q\);

-- Location: LCCOMB_X24_Y25_N0
\uGPIO|sw9|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~22_combout\ = (\uGPIO|sw9|c_state.S13~q\ & (\reset_ff~q\ & \SW[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw9|c_state.S13~q\,
	datab => \reset_ff~q\,
	datad => \SW[9]~input_o\,
	combout => \uGPIO|sw9|c_state~22_combout\);

-- Location: FF_X24_Y25_N1
\uGPIO|sw9|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S14~q\);

-- Location: LCCOMB_X27_Y24_N12
\uGPIO|SW_StatusR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~4_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|SW_StatusR\(9)) # (\uGPIO|sw9|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(9),
	datad => \uGPIO|sw9|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~4_combout\);

-- Location: FF_X27_Y24_N13
\uGPIO|SW_StatusR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~4_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(9));

-- Location: LCCOMB_X28_Y23_N2
\read_data[9]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~11_combout\ = (\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & (((\Decoder|Equal1~6_combout\)))) # (!\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & ((\Decoder|Equal1~6_combout\ & ((\Timer|CounterR\(9)))) # (!\Decoder|Equal1~6_combout\ & 
-- (\uGPIO|SW_StatusR\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|SW_StatusR\(9),
	datab => \Timer|CounterR\(9),
	datac => \mips_cpu|dp|MEM_WB|q[41]~53_combout\,
	datad => \Decoder|Equal1~6_combout\,
	combout => \read_data[9]~11_combout\);

-- Location: LCCOMB_X28_Y23_N12
\read_data[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~12_combout\ = (\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & ((\read_data[9]~11_combout\ & ((\Timer|CompareR\(9)))) # (!\read_data[9]~11_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(9))))) # 
-- (!\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & (((\read_data[9]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(9),
	datab => \Timer|CompareR\(9),
	datac => \mips_cpu|dp|MEM_WB|q[41]~53_combout\,
	datad => \read_data[9]~11_combout\,
	combout => \read_data[9]~12_combout\);

-- Location: LCCOMB_X28_Y23_N20
\read_data[9]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~13_combout\ = (!\mips_cpu|dp|MEM_WB|q[41]~51_combout\ & \read_data[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q[41]~51_combout\,
	datad => \read_data[9]~12_combout\,
	combout => \read_data[9]~13_combout\);

-- Location: FF_X28_Y23_N21
\mips_cpu|dp|MEM_WB|q[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[9]~13_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(46));

-- Location: LCCOMB_X24_Y21_N4
\mips_cpu|dp|ID_EX|q[56]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[56]~3_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(46)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(14),
	datad => \mips_cpu|dp|MEM_WB|q\(46),
	combout => \mips_cpu|dp|ID_EX|q[56]~3_combout\);

-- Location: LCCOMB_X24_Y22_N8
\mips_cpu|dp|ID_EX|q[56]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[56]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[56]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[56]~3_combout\,
	combout => \mips_cpu|dp|ID_EX|q[56]~feeder_combout\);

-- Location: FF_X24_Y22_N9
\mips_cpu|dp|ID_EX|q[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[56]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux22~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(56));

-- Location: LCCOMB_X24_Y22_N26
\mips_cpu|dp|fwd_after_writedata|y[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[9]~16_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|EX_MEM|q\(46)) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & \mips_cpu|dp|ID_EX|q\(56))))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & 
-- (\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & (\mips_cpu|dp|ID_EX|q\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datac => \mips_cpu|dp|ID_EX|q\(56),
	datad => \mips_cpu|dp|EX_MEM|q\(46),
	combout => \mips_cpu|dp|fwd_after_writedata|y[9]~16_combout\);

-- Location: LCCOMB_X27_Y18_N8
\mips_cpu|dp|sl16|y[9]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[9]~6_combout\ = (\mips_cpu|dp|IF_ID|q\(9) & (((!\mips_cpu|dp|IF_ID|q\(26)) # (!\mips_cpu|dp|IF_ID|q\(27))) # (!\mips_cpu|c|md|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~0_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|dp|IF_ID|q\(9),
	combout => \mips_cpu|dp|sl16|y[9]~6_combout\);

-- Location: FF_X27_Y18_N9
\mips_cpu|dp|ID_EX|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[9]~6_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(24));

-- Location: LCCOMB_X24_Y22_N28
\mips_cpu|dp|alu|b2[9]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[9]~8_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|ID_EX|q\(24))))) # (!\mips_cpu|c|ID_EX|q\(10) & (((!\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\)) # (!\mips_cpu|dp|ID_EX|q[56]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|ID_EX|q[56]~3_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(24),
	combout => \mips_cpu|dp|alu|b2[9]~8_combout\);

-- Location: LCCOMB_X24_Y22_N30
\mips_cpu|dp|alu|b2[9]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[9]~9_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ ((((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|fwd_after_writedata|y[9]~16_combout\)) # (!\mips_cpu|dp|alu|b2[9]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|c|ad|Mux0~1_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[9]~16_combout\,
	datad => \mips_cpu|dp|alu|b2[9]~8_combout\,
	combout => \mips_cpu|dp|alu|b2[9]~9_combout\);

-- Location: LCCOMB_X24_Y22_N14
\mips_cpu|dp|srcbmux|y[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[9]~10_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(24)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[9]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|fwd_after_writedata|y[9]~61_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(24),
	combout => \mips_cpu|dp|srcbmux|y[9]~10_combout\);

-- Location: LCCOMB_X29_Y22_N18
\mips_cpu|dp|alu|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux22~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[9]~15_combout\) # (\mips_cpu|dp|srcbmux|y[9]~10_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|fwd_after_srca|y[9]~15_combout\ & \mips_cpu|dp|srcbmux|y[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|fwd_after_srca|y[9]~15_combout\,
	datad => \mips_cpu|dp|srcbmux|y[9]~10_combout\,
	combout => \mips_cpu|dp|alu|Mux22~0_combout\);

-- Location: LCCOMB_X29_Y22_N14
\mips_cpu|dp|alu|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux22~1_combout\ = (\mips_cpu|dp|alu|Mux22~0_combout\) # ((!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|alu|Add0~20_combout\,
	datad => \mips_cpu|dp|alu|Mux22~0_combout\,
	combout => \mips_cpu|dp|alu|Mux22~1_combout\);

-- Location: FF_X29_Y22_N15
\mips_cpu|dp|EX_MEM|q[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux22~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(46));

-- Location: LCCOMB_X26_Y24_N2
\uGPIO|HEX3_R[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[4]~1_combout\ = (!\mips_cpu|dp|EX_MEM|q\(46) & (\uGPIO|Equal0~1_combout\ & !\mips_cpu|dp|EX_MEM|q\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|EX_MEM|q\(46),
	datac => \uGPIO|Equal0~1_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(45),
	combout => \uGPIO|HEX3_R[4]~1_combout\);

-- Location: LCCOMB_X29_Y25_N14
\uGPIO|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~2_combout\ = (!\mips_cpu|dp|EX_MEM|q\(41) & (\uGPIO|HEX3_R[4]~1_combout\ & (!\mips_cpu|dp|EX_MEM|q\(40) & !\mips_cpu|dp|EX_MEM|q\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(41),
	datab => \uGPIO|HEX3_R[4]~1_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(40),
	datad => \mips_cpu|dp|EX_MEM|q\(39),
	combout => \uGPIO|Equal0~2_combout\);

-- Location: LCCOMB_X26_Y24_N18
\Timer|CompareR[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR[4]~0_combout\ = ((\Decoder|Equal1~6_combout\ & (\uGPIO|Equal0~2_combout\ & \mips_cpu|c|EX_MEM|q\(3)))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \Decoder|Equal1~6_combout\,
	datac => \uGPIO|Equal0~2_combout\,
	datad => \mips_cpu|c|EX_MEM|q\(3),
	combout => \Timer|CompareR[4]~0_combout\);

-- Location: FF_X26_Y18_N31
\Timer|CompareR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~18_combout\,
	ena => \Timer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(16));

-- Location: LCCOMB_X26_Y18_N2
\mips_cpu|dp|MEM_WB|q[53]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[53]~18_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(16))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(16),
	datab => \Timer|CounterR\(16),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[53]~18_combout\);

-- Location: FF_X26_Y18_N3
\mips_cpu|dp|MEM_WB|q[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[53]~18_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(16),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(53));

-- Location: LCCOMB_X24_Y20_N14
\mips_cpu|dp|ID_EX|q[63]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[63]~27_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(53)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(21),
	datad => \mips_cpu|dp|MEM_WB|q\(53),
	combout => \mips_cpu|dp|ID_EX|q[63]~27_combout\);

-- Location: LCCOMB_X24_Y18_N8
\mips_cpu|dp|ID_EX|q[63]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[63]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[63]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[63]~27_combout\,
	combout => \mips_cpu|dp|ID_EX|q[63]~feeder_combout\);

-- Location: FF_X24_Y18_N9
\mips_cpu|dp|ID_EX|q[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[63]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux15~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(63));

-- Location: LCCOMB_X24_Y18_N6
\mips_cpu|dp|fwd_after_writedata|y[16]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[16]~54_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|EX_MEM|q\(53)) # ((\mips_cpu|dp|ID_EX|q\(63) & \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\)))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & 
-- (((\mips_cpu|dp|ID_EX|q\(63) & \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datab => \mips_cpu|dp|EX_MEM|q\(53),
	datac => \mips_cpu|dp|ID_EX|q\(63),
	datad => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[16]~54_combout\);

-- Location: LCCOMB_X24_Y18_N22
\mips_cpu|dp|fwd_after_writedata|y[16]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[16]~65_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[16]~54_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & \mips_cpu|dp|ID_EX|q[63]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[16]~54_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datad => \mips_cpu|dp|ID_EX|q[63]~27_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[16]~65_combout\);

-- Location: LCCOMB_X24_Y18_N24
\mips_cpu|dp|srcbmux|y[16]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[16]~13_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(31)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[16]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|fwd_after_writedata|y[16]~65_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(31),
	combout => \mips_cpu|dp|srcbmux|y[16]~13_combout\);

-- Location: LCCOMB_X29_Y18_N8
\mips_cpu|dp|alu|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux15~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[16]~13_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|fwd_after_srca|y[16]~57_combout\))) # (!\mips_cpu|dp|srcbmux|y[16]~13_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|fwd_after_srca|y[16]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[16]~13_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|fwd_after_srca|y[16]~57_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux15~0_combout\);

-- Location: LCCOMB_X29_Y18_N20
\mips_cpu|dp|alu|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux15~1_combout\ = (\mips_cpu|dp|alu|Mux15~0_combout\) # ((!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|alu|Mux15~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~34_combout\,
	combout => \mips_cpu|dp|alu|Mux15~1_combout\);

-- Location: FF_X29_Y18_N21
\mips_cpu|dp|EX_MEM|q[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux15~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(53));

-- Location: LCCOMB_X29_Y20_N10
\Decoder|Equal1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~2_combout\ = (\mips_cpu|dp|EX_MEM|q\(60) & (\mips_cpu|dp|EX_MEM|q\(61) & (\mips_cpu|dp|EX_MEM|q\(59) & \mips_cpu|dp|EX_MEM|q\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(60),
	datab => \mips_cpu|dp|EX_MEM|q\(61),
	datac => \mips_cpu|dp|EX_MEM|q\(59),
	datad => \mips_cpu|dp|EX_MEM|q\(62),
	combout => \Decoder|Equal1~2_combout\);

-- Location: LCCOMB_X29_Y20_N8
\Decoder|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~0_combout\ = (\mips_cpu|dp|EX_MEM|q\(68) & (!\mips_cpu|dp|EX_MEM|q\(51) & (!\mips_cpu|dp|EX_MEM|q\(52) & \mips_cpu|dp|EX_MEM|q\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(68),
	datab => \mips_cpu|dp|EX_MEM|q\(51),
	datac => \mips_cpu|dp|EX_MEM|q\(52),
	datad => \mips_cpu|dp|EX_MEM|q\(67),
	combout => \Decoder|Equal1~0_combout\);

-- Location: LCCOMB_X26_Y20_N26
\Decoder|Equal1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~3_combout\ = (\mips_cpu|dp|EX_MEM|q\(55) & (\mips_cpu|dp|EX_MEM|q\(58) & (\mips_cpu|dp|EX_MEM|q\(56) & \mips_cpu|dp|EX_MEM|q\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(55),
	datab => \mips_cpu|dp|EX_MEM|q\(58),
	datac => \mips_cpu|dp|EX_MEM|q\(56),
	datad => \mips_cpu|dp|EX_MEM|q\(57),
	combout => \Decoder|Equal1~3_combout\);

-- Location: LCCOMB_X29_Y20_N2
\Decoder|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~1_combout\ = (\mips_cpu|dp|EX_MEM|q\(65) & (\mips_cpu|dp|EX_MEM|q\(63) & (\mips_cpu|dp|EX_MEM|q\(64) & \mips_cpu|dp|EX_MEM|q\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(65),
	datab => \mips_cpu|dp|EX_MEM|q\(63),
	datac => \mips_cpu|dp|EX_MEM|q\(64),
	datad => \mips_cpu|dp|EX_MEM|q\(66),
	combout => \Decoder|Equal1~1_combout\);

-- Location: LCCOMB_X29_Y20_N4
\Decoder|Equal1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~4_combout\ = (\Decoder|Equal1~2_combout\ & (\Decoder|Equal1~0_combout\ & (\Decoder|Equal1~3_combout\ & \Decoder|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~2_combout\,
	datab => \Decoder|Equal1~0_combout\,
	datac => \Decoder|Equal1~3_combout\,
	datad => \Decoder|Equal1~1_combout\,
	combout => \Decoder|Equal1~4_combout\);

-- Location: LCCOMB_X24_Y20_N12
\Decoder|Equal1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~5_combout\ = (\mips_cpu|dp|EX_MEM|q\(53) & (\Decoder|Equal1~4_combout\ & (\mips_cpu|dp|EX_MEM|q\(54) & !\mips_cpu|dp|EX_MEM|q\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(53),
	datab => \Decoder|Equal1~4_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(54),
	datad => \mips_cpu|dp|EX_MEM|q\(49),
	combout => \Decoder|Equal1~5_combout\);

-- Location: LCCOMB_X28_Y24_N14
\mips_cpu|dp|MEM_WB|q[41]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[41]~53_combout\ = ((\uGPIO|Equal0~2_combout\ & !\mips_cpu|dp|EX_MEM|q\(50))) # (!\Decoder|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~5_combout\,
	datab => \uGPIO|Equal0~2_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(50),
	combout => \mips_cpu|dp|MEM_WB|q[41]~53_combout\);

-- Location: IOIBUF_X0_Y23_N8
\SW[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LCCOMB_X9_Y23_N20
\uGPIO|sw3|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~36_combout\ = (\reset_ff~q\ & \SW[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~36_combout\);

-- Location: FF_X9_Y23_N21
\uGPIO|sw3|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S0~q\);

-- Location: LCCOMB_X9_Y23_N2
\uGPIO|sw3|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~35_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & !\uGPIO|sw3|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S0~q\,
	combout => \uGPIO|sw3|c_state~35_combout\);

-- Location: FF_X9_Y23_N3
\uGPIO|sw3|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S1~q\);

-- Location: LCCOMB_X9_Y23_N24
\uGPIO|sw3|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~34_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S1~q\,
	combout => \uGPIO|sw3|c_state~34_combout\);

-- Location: FF_X9_Y23_N25
\uGPIO|sw3|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S2~q\);

-- Location: LCCOMB_X9_Y23_N14
\uGPIO|sw3|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~33_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S2~q\,
	combout => \uGPIO|sw3|c_state~33_combout\);

-- Location: FF_X9_Y23_N15
\uGPIO|sw3|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S3~q\);

-- Location: LCCOMB_X9_Y23_N4
\uGPIO|sw3|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~32_combout\ = (\SW[3]~input_o\ & (\uGPIO|sw3|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \uGPIO|sw3|c_state.S3~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw3|c_state~32_combout\);

-- Location: FF_X9_Y23_N5
\uGPIO|sw3|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S4~q\);

-- Location: LCCOMB_X9_Y23_N10
\uGPIO|sw3|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~31_combout\ = (\SW[3]~input_o\ & (\uGPIO|sw3|c_state.S4~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \uGPIO|sw3|c_state.S4~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw3|c_state~31_combout\);

-- Location: FF_X9_Y23_N11
\uGPIO|sw3|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S5~q\);

-- Location: LCCOMB_X9_Y23_N0
\uGPIO|sw3|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~30_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S5~q\,
	combout => \uGPIO|sw3|c_state~30_combout\);

-- Location: FF_X9_Y23_N1
\uGPIO|sw3|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S6~q\);

-- Location: LCCOMB_X9_Y23_N22
\uGPIO|sw3|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~29_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S6~q\,
	combout => \uGPIO|sw3|c_state~29_combout\);

-- Location: FF_X9_Y23_N23
\uGPIO|sw3|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S7~q\);

-- Location: LCCOMB_X9_Y23_N28
\uGPIO|sw3|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~28_combout\ = (\SW[3]~input_o\ & (\uGPIO|sw3|c_state.S7~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \uGPIO|sw3|c_state.S7~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw3|c_state~28_combout\);

-- Location: FF_X9_Y23_N29
\uGPIO|sw3|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S8~q\);

-- Location: LCCOMB_X9_Y23_N18
\uGPIO|sw3|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~27_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S8~q\,
	combout => \uGPIO|sw3|c_state~27_combout\);

-- Location: FF_X9_Y23_N19
\uGPIO|sw3|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S9~q\);

-- Location: LCCOMB_X9_Y23_N8
\uGPIO|sw3|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~26_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S9~q\,
	combout => \uGPIO|sw3|c_state~26_combout\);

-- Location: FF_X9_Y23_N9
\uGPIO|sw3|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S10~q\);

-- Location: LCCOMB_X9_Y23_N6
\uGPIO|sw3|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~25_combout\ = (\SW[3]~input_o\ & (\uGPIO|sw3|c_state.S10~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \uGPIO|sw3|c_state.S10~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw3|c_state~25_combout\);

-- Location: FF_X9_Y23_N7
\uGPIO|sw3|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S11~q\);

-- Location: LCCOMB_X9_Y23_N12
\uGPIO|sw3|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~24_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S11~q\,
	combout => \uGPIO|sw3|c_state~24_combout\);

-- Location: FF_X9_Y23_N13
\uGPIO|sw3|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S12~q\);

-- Location: LCCOMB_X9_Y23_N26
\uGPIO|sw3|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~23_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S12~q\,
	combout => \uGPIO|sw3|c_state~23_combout\);

-- Location: FF_X9_Y23_N27
\uGPIO|sw3|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S13~q\);

-- Location: LCCOMB_X9_Y23_N16
\uGPIO|sw3|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~22_combout\ = (\SW[3]~input_o\ & (\uGPIO|sw3|c_state.S13~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \uGPIO|sw3|c_state.S13~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw3|c_state~22_combout\);

-- Location: FF_X9_Y23_N17
\uGPIO|sw3|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S14~q\);

-- Location: LCCOMB_X26_Y23_N24
\uGPIO|SW_StatusR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~3_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|sw3|c_state.S14~q\) # (\uGPIO|SW_StatusR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw3|c_state.S14~q\,
	datac => \uGPIO|SW_StatusR\(3),
	datad => \uGPIO|DataOut[0]~3_combout\,
	combout => \uGPIO|SW_StatusR~3_combout\);

-- Location: FF_X26_Y23_N25
\uGPIO|SW_StatusR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~3_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(3));

-- Location: LCCOMB_X26_Y23_N26
\read_data[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[3]~8_combout\ = (\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & (((\Decoder|Equal1~6_combout\)))) # (!\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & ((\Decoder|Equal1~6_combout\ & (\Timer|CounterR\(3))) # (!\Decoder|Equal1~6_combout\ & 
-- ((\uGPIO|SW_StatusR\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(3),
	datab => \uGPIO|SW_StatusR\(3),
	datac => \mips_cpu|dp|MEM_WB|q[41]~53_combout\,
	datad => \Decoder|Equal1~6_combout\,
	combout => \read_data[3]~8_combout\);

-- Location: LCCOMB_X26_Y23_N12
\read_data[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[3]~9_combout\ = (\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & ((\read_data[3]~8_combout\ & ((\Timer|CompareR\(3)))) # (!\read_data[3]~8_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(3))))) # 
-- (!\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & (((\read_data[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q[41]~53_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(3),
	datac => \read_data[3]~8_combout\,
	datad => \Timer|CompareR\(3),
	combout => \read_data[3]~9_combout\);

-- Location: LCCOMB_X26_Y23_N28
\read_data[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[3]~10_combout\ = (\read_data[3]~9_combout\ & !\mips_cpu|dp|MEM_WB|q[41]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[3]~9_combout\,
	datad => \mips_cpu|dp|MEM_WB|q[41]~51_combout\,
	combout => \read_data[3]~10_combout\);

-- Location: FF_X26_Y23_N29
\mips_cpu|dp|MEM_WB|q[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[3]~10_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(40));

-- Location: LCCOMB_X24_Y15_N18
\mips_cpu|dp|ID_EX|q[50]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[50]~9_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(40)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(8),
	datad => \mips_cpu|dp|MEM_WB|q\(40),
	combout => \mips_cpu|dp|ID_EX|q[50]~9_combout\);

-- Location: LCCOMB_X26_Y19_N0
\mips_cpu|dp|ID_EX|q[50]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[50]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[50]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[50]~9_combout\,
	combout => \mips_cpu|dp|ID_EX|q[50]~feeder_combout\);

-- Location: FF_X26_Y19_N1
\mips_cpu|dp|ID_EX|q[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[50]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux28~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(50));

-- Location: LCCOMB_X26_Y19_N16
\mips_cpu|dp|fwd_after_writedata|y[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[3]~11_combout\ = (\mips_cpu|fwd|ForwardD[1]~2_combout\ & ((\mips_cpu|fwd|ForwardD[1]~7_combout\ & ((\mips_cpu|dp|ID_EX|q[50]~9_combout\))) # (!\mips_cpu|fwd|ForwardD[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(50))))) # 
-- (!\mips_cpu|fwd|ForwardD[1]~2_combout\ & (\mips_cpu|dp|ID_EX|q\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[1]~2_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(50),
	datac => \mips_cpu|fwd|ForwardD[1]~7_combout\,
	datad => \mips_cpu|dp|ID_EX|q[50]~9_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[3]~11_combout\);

-- Location: LCCOMB_X30_Y19_N16
\mips_cpu|dp|fwd_after_writedata|y[3]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[3]~12_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|EX_MEM|q\(40)))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|dp|fwd_after_writedata|y[3]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwd_after_writedata|y[3]~11_combout\,
	datac => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(40),
	combout => \mips_cpu|dp|fwd_after_writedata|y[3]~12_combout\);

-- Location: LCCOMB_X30_Y19_N6
\mips_cpu|dp|sl16|y[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sl16|y[3]~3_combout\ = (\mips_cpu|dp|IF_ID|q\(3) & (((!\mips_cpu|c|md|Decoder0~0_combout\) # (!\mips_cpu|dp|IF_ID|q\(26))) # (!\mips_cpu|dp|IF_ID|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(27),
	datab => \mips_cpu|dp|IF_ID|q\(26),
	datac => \mips_cpu|c|md|Decoder0~0_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(3),
	combout => \mips_cpu|dp|sl16|y[3]~3_combout\);

-- Location: FF_X30_Y19_N7
\mips_cpu|dp|ID_EX|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sl16|y[3]~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(18));

-- Location: LCCOMB_X30_Y19_N10
\mips_cpu|dp|alu|b2[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[3]~3_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(18)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[3]~12_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|ID_EX|q\(18),
	combout => \mips_cpu|dp|alu|b2[3]~3_combout\);

-- Location: LCCOMB_X30_Y19_N8
\mips_cpu|dp|srcbmux|y[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[3]~1_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(18)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[3]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwd_after_writedata|y[3]~12_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|ID_EX|q\(18),
	combout => \mips_cpu|dp|srcbmux|y[3]~1_combout\);

-- Location: LCCOMB_X30_Y22_N6
\mips_cpu|dp|alu|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux28~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[3]~9_combout\) # (\mips_cpu|dp|srcbmux|y[3]~1_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|fwd_after_srca|y[3]~9_combout\ & \mips_cpu|dp|srcbmux|y[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[3]~9_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[3]~1_combout\,
	combout => \mips_cpu|dp|alu|Mux28~0_combout\);

-- Location: LCCOMB_X30_Y22_N8
\mips_cpu|dp|alu|Mux28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux28~1_combout\ = (\mips_cpu|dp|alu|Mux28~0_combout\) # ((!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|dp|alu|Add0~8_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|dp|alu|Add0~8_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Mux28~0_combout\,
	combout => \mips_cpu|dp|alu|Mux28~1_combout\);

-- Location: FF_X30_Y22_N9
\mips_cpu|dp|EX_MEM|q[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux28~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(40));

-- Location: FF_X28_Y16_N19
\mips_cpu|dp|IF_ID|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(14),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(14));

-- Location: LCCOMB_X22_Y18_N4
\mips_cpu|dp|ID_EX|q[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[3]~feeder_combout\ = \mips_cpu|dp|IF_ID|q\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|IF_ID|q\(14),
	combout => \mips_cpu|dp|ID_EX|q[3]~feeder_combout\);

-- Location: FF_X22_Y18_N5
\mips_cpu|dp|ID_EX|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[3]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(3));

-- Location: LCCOMB_X28_Y15_N26
\mips_cpu|dp|wrmux|y[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|y[3]~2_combout\ = (\mips_cpu|c|ID_EX|q\(9) & (\mips_cpu|dp|ID_EX|q\(3))) # (!\mips_cpu|c|ID_EX|q\(9) & ((\mips_cpu|dp|ID_EX|q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(3),
	datac => \mips_cpu|dp|ID_EX|q\(8),
	datad => \mips_cpu|c|ID_EX|q\(9),
	combout => \mips_cpu|dp|wrmux|y[3]~2_combout\);

-- Location: FF_X28_Y15_N27
\mips_cpu|dp|EX_MEM|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wrmux|y[3]~2_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(3));

-- Location: FF_X28_Y15_N21
\mips_cpu|dp|MEM_WB|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(3),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(3));

-- Location: LCCOMB_X28_Y15_N6
\mips_cpu|fwd|ForwardC[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardC[1]~5_combout\ = (\mips_cpu|dp|MEM_WB|q\(2) & (\mips_cpu|dp|ID_EX|q\(12) & (\mips_cpu|dp|MEM_WB|q\(3) $ (!\mips_cpu|dp|ID_EX|q\(13))))) # (!\mips_cpu|dp|MEM_WB|q\(2) & (!\mips_cpu|dp|ID_EX|q\(12) & (\mips_cpu|dp|MEM_WB|q\(3) $ 
-- (!\mips_cpu|dp|ID_EX|q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(2),
	datab => \mips_cpu|dp|MEM_WB|q\(3),
	datac => \mips_cpu|dp|ID_EX|q\(12),
	datad => \mips_cpu|dp|ID_EX|q\(13),
	combout => \mips_cpu|fwd|ForwardC[1]~5_combout\);

-- Location: LCCOMB_X28_Y22_N20
\mips_cpu|fwd|ForwardC[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardC[1]~7_combout\ = (\mips_cpu|fwd|ForwardC[1]~5_combout\ & (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & (\mips_cpu|fwd|ForwardC[1]~4_combout\ & \mips_cpu|fwd|ForwardC[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~5_combout\,
	datab => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|fwd|ForwardC[1]~4_combout\,
	datad => \mips_cpu|fwd|ForwardC[1]~6_combout\,
	combout => \mips_cpu|fwd|ForwardC[1]~7_combout\);

-- Location: LCCOMB_X23_Y17_N0
\mips_cpu|dp|wd_mux|y[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[4]~11_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(4)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|ID_EX|q[51]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|ID_EX|q[51]~8_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(4),
	combout => \mips_cpu|dp|wd_mux|y[4]~11_combout\);

-- Location: FF_X10_Y22_N31
\mips_cpu|dp|rf|R19[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(4));

-- Location: FF_X10_Y21_N17
\mips_cpu|dp|rf|R23[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(4));

-- Location: LCCOMB_X10_Y22_N30
\mips_cpu|dp|fwd_before_srca|y[4]~241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~241_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(4)))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|R19\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R19\(4),
	datad => \mips_cpu|dp|rf|R23\(4),
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~241_combout\);

-- Location: FF_X10_Y22_N13
\mips_cpu|dp|rf|R27[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(4));

-- Location: FF_X10_Y21_N3
\mips_cpu|dp|rf|R31[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(4));

-- Location: LCCOMB_X10_Y21_N2
\mips_cpu|dp|fwd_before_srca|y[4]~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~242_combout\ = (\mips_cpu|dp|fwd_before_srca|y[4]~241_combout\ & (((\mips_cpu|dp|rf|R31\(4)) # (!\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|fwd_before_srca|y[4]~241_combout\ & (\mips_cpu|dp|rf|R27\(4) & 
-- ((\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[4]~241_combout\,
	datab => \mips_cpu|dp|rf|R27\(4),
	datac => \mips_cpu|dp|rf|R31\(4),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~242_combout\);

-- Location: FF_X19_Y16_N15
\mips_cpu|dp|rf|R29[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(4));

-- Location: FF_X19_Y16_N21
\mips_cpu|dp|rf|R21[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(4));

-- Location: FF_X20_Y16_N9
\mips_cpu|dp|rf|R25[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(4));

-- Location: FF_X20_Y16_N19
\mips_cpu|dp|rf|R17[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(4));

-- Location: LCCOMB_X20_Y16_N8
\mips_cpu|dp|fwd_before_srca|y[4]~234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~234_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R25\(4))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R17\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R25\(4),
	datad => \mips_cpu|dp|rf|R17\(4),
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~234_combout\);

-- Location: LCCOMB_X19_Y16_N20
\mips_cpu|dp|fwd_before_srca|y[4]~235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~235_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[4]~234_combout\ & (\mips_cpu|dp|rf|R29\(4))) # (!\mips_cpu|dp|fwd_before_srca|y[4]~234_combout\ & ((\mips_cpu|dp|rf|R21\(4)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[4]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R29\(4),
	datac => \mips_cpu|dp|rf|R21\(4),
	datad => \mips_cpu|dp|fwd_before_srca|y[4]~234_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~235_combout\);

-- Location: FF_X12_Y18_N9
\mips_cpu|dp|rf|R22[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(4));

-- Location: FF_X12_Y18_N19
\mips_cpu|dp|rf|R18[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(4));

-- Location: LCCOMB_X12_Y18_N18
\mips_cpu|dp|fwd_before_srca|y[4]~236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~236_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R22\(4)) # ((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R18\(4) & !\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R22\(4),
	datac => \mips_cpu|dp|rf|R18\(4),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~236_combout\);

-- Location: FF_X16_Y18_N11
\mips_cpu|dp|rf|R30[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(4));

-- Location: FF_X16_Y18_N1
\mips_cpu|dp|rf|R26[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(4));

-- Location: LCCOMB_X16_Y18_N10
\mips_cpu|dp|fwd_before_srca|y[4]~237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~237_combout\ = (\mips_cpu|dp|fwd_before_srca|y[4]~236_combout\ & (((\mips_cpu|dp|rf|R30\(4))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[4]~236_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R26\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[4]~236_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R30\(4),
	datad => \mips_cpu|dp|rf|R26\(4),
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~237_combout\);

-- Location: FF_X15_Y15_N25
\mips_cpu|dp|rf|R20[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(4));

-- Location: FF_X15_Y15_N19
\mips_cpu|dp|rf|R16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(4));

-- Location: FF_X15_Y17_N29
\mips_cpu|dp|rf|R24[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(4));

-- Location: LCCOMB_X15_Y15_N18
\mips_cpu|dp|fwd_before_srca|y[4]~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~238_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R24\(4))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R16\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R16\(4),
	datad => \mips_cpu|dp|rf|R24\(4),
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~238_combout\);

-- Location: FF_X15_Y17_N23
\mips_cpu|dp|rf|R28[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(4));

-- Location: LCCOMB_X15_Y17_N22
\mips_cpu|dp|fwd_before_srca|y[4]~239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~239_combout\ = (\mips_cpu|dp|fwd_before_srca|y[4]~238_combout\ & (((\mips_cpu|dp|rf|R28\(4)) # (!\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|fwd_before_srca|y[4]~238_combout\ & (\mips_cpu|dp|rf|R20\(4) & 
-- ((\mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(4),
	datab => \mips_cpu|dp|fwd_before_srca|y[4]~238_combout\,
	datac => \mips_cpu|dp|rf|R28\(4),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~239_combout\);

-- Location: LCCOMB_X21_Y21_N10
\mips_cpu|dp|fwd_before_srca|y[4]~240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~240_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|fwd_before_srca|y[4]~237_combout\)) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- ((\mips_cpu|dp|fwd_before_srca|y[4]~239_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[4]~237_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|fwd_before_srca|y[4]~239_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~240_combout\);

-- Location: LCCOMB_X21_Y21_N20
\mips_cpu|dp|fwd_before_srca|y[4]~243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~243_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[4]~240_combout\ & (\mips_cpu|dp|fwd_before_srca|y[4]~242_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[4]~240_combout\ & 
-- ((\mips_cpu|dp|fwd_before_srca|y[4]~235_combout\))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[4]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[4]~242_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|fwd_before_srca|y[4]~235_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[4]~240_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~243_combout\);

-- Location: FF_X15_Y24_N15
\mips_cpu|dp|rf|R2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(4));

-- Location: FF_X16_Y24_N3
\mips_cpu|dp|rf|R3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(4));

-- Location: FF_X14_Y20_N13
\mips_cpu|dp|rf|R6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(4));

-- Location: FF_X14_Y18_N19
\mips_cpu|dp|rf|R4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(4));

-- Location: LCCOMB_X14_Y18_N18
\mips_cpu|dp|fwd_before_srca|y[4]~244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~244_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R6\(4)) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R4\(4) & !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R6\(4),
	datac => \mips_cpu|dp|rf|R4\(4),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~244_combout\);

-- Location: FF_X14_Y20_N23
\mips_cpu|dp|rf|R7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(4));

-- Location: FF_X14_Y18_N1
\mips_cpu|dp|rf|R5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(4));

-- Location: LCCOMB_X14_Y20_N22
\mips_cpu|dp|fwd_before_srca|y[4]~245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~245_combout\ = (\mips_cpu|dp|fwd_before_srca|y[4]~244_combout\ & (((\mips_cpu|dp|rf|R7\(4))) # (!\mips_cpu|dp|IF_ID|q\(21)))) # (!\mips_cpu|dp|fwd_before_srca|y[4]~244_combout\ & (\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|rf|R5\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[4]~244_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R7\(4),
	datad => \mips_cpu|dp|rf|R5\(4),
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~245_combout\);

-- Location: FF_X16_Y24_N1
\mips_cpu|dp|rf|R1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(4));

-- Location: LCCOMB_X16_Y24_N0
\mips_cpu|dp|fwd_before_srca|y[4]~246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~246_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~35_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[4]~245_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|rf|R1\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[4]~245_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R1\(4),
	datad => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~246_combout\);

-- Location: LCCOMB_X16_Y24_N2
\mips_cpu|dp|fwd_before_srca|y[4]~247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~247_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[4]~246_combout\ & ((\mips_cpu|dp|rf|R3\(4)))) # (!\mips_cpu|dp|fwd_before_srca|y[4]~246_combout\ & (\mips_cpu|dp|rf|R2\(4))))) # 
-- (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[4]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(4),
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R3\(4),
	datad => \mips_cpu|dp|fwd_before_srca|y[4]~246_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~247_combout\);

-- Location: LCCOMB_X21_Y21_N6
\mips_cpu|dp|fwd_before_srca|y[4]~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~248_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[4]~243_combout\) # ((\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & 
-- (((\mips_cpu|dp|fwd_before_srca|y[4]~247_combout\ & !\mips_cpu|dp|ID_EX|q[101]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[4]~243_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[4]~247_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~248_combout\);

-- Location: FF_X22_Y23_N11
\mips_cpu|dp|rf|R14[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(4));

-- Location: FF_X22_Y23_N29
\mips_cpu|dp|rf|R12[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(4));

-- Location: LCCOMB_X22_Y23_N28
\mips_cpu|dp|fwd_before_srca|y[4]~249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~249_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R14\(4)) # ((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|R12\(4) & !\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(4),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R12\(4),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~249_combout\);

-- Location: FF_X23_Y17_N1
\mips_cpu|dp|rf|R15[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(4));

-- Location: FF_X21_Y23_N1
\mips_cpu|dp|rf|R13[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(4));

-- Location: LCCOMB_X21_Y21_N24
\mips_cpu|dp|fwd_before_srca|y[4]~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~250_combout\ = (\mips_cpu|dp|fwd_before_srca|y[4]~249_combout\ & (((\mips_cpu|dp|rf|R15\(4))) # (!\mips_cpu|dp|IF_ID|q\(21)))) # (!\mips_cpu|dp|fwd_before_srca|y[4]~249_combout\ & (\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|rf|R13\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[4]~249_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R15\(4),
	datad => \mips_cpu|dp|rf|R13\(4),
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~250_combout\);

-- Location: FF_X21_Y23_N15
\mips_cpu|dp|rf|R8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(4));

-- Location: FF_X22_Y25_N5
\mips_cpu|dp|rf|R9[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(4));

-- Location: LCCOMB_X22_Y25_N4
\mips_cpu|dp|fwd_before_srca|y[4]~232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~232_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|rf|R9\(4)) # (\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R8\(4) & ((!\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R8\(4),
	datac => \mips_cpu|dp|rf|R9\(4),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~232_combout\);

-- Location: FF_X22_Y25_N23
\mips_cpu|dp|rf|R11[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(4));

-- Location: FF_X15_Y23_N9
\mips_cpu|dp|rf|R10[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(4));

-- Location: LCCOMB_X15_Y23_N8
\mips_cpu|dp|fwd_before_srca|y[4]~233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~233_combout\ = (\mips_cpu|dp|fwd_before_srca|y[4]~232_combout\ & ((\mips_cpu|dp|rf|R11\(4)) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|fwd_before_srca|y[4]~232_combout\ & (((\mips_cpu|dp|rf|R10\(4) & 
-- \mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[4]~232_combout\,
	datab => \mips_cpu|dp|rf|R11\(4),
	datac => \mips_cpu|dp|rf|R10\(4),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~233_combout\);

-- Location: LCCOMB_X21_Y21_N26
\mips_cpu|dp|fwd_before_srca|y[4]~251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~251_combout\ = (\mips_cpu|dp|fwd_before_srca|y[4]~248_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[4]~250_combout\) # ((!\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[4]~248_combout\ & 
-- (((\mips_cpu|dp|fwd_before_srca|y[4]~233_combout\ & \mips_cpu|dp|ID_EX|q[101]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[4]~248_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[4]~250_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[4]~233_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~251_combout\);

-- Location: LCCOMB_X21_Y20_N20
\mips_cpu|dp|fwd_before_srca|y[4]~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[4]~252_combout\ = (\mips_cpu|dp|ID_EX|q[51]~8_combout\ & ((\mips_cpu|fwd|ForwardA~3_combout\) # ((!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & \mips_cpu|dp|fwd_before_srca|y[4]~251_combout\)))) # 
-- (!\mips_cpu|dp|ID_EX|q[51]~8_combout\ & (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\ & (\mips_cpu|dp|fwd_before_srca|y[4]~251_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[51]~8_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[4]~251_combout\,
	datad => \mips_cpu|fwd|ForwardA~3_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[4]~252_combout\);

-- Location: FF_X21_Y20_N21
\mips_cpu|dp|ID_EX|q[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[4]~252_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(83));

-- Location: LCCOMB_X28_Y22_N30
\mips_cpu|dp|fwd_after_srca|y[4]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[4]~24_combout\ = (\mips_cpu|fwd|ForwardC[0]~3_combout\ & (((\mips_cpu|dp|EX_MEM|q\(41))))) # (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & (\mips_cpu|dp|ID_EX|q\(83) & (!\mips_cpu|fwd|ForwardC[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(83),
	datab => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(41),
	combout => \mips_cpu|dp|fwd_after_srca|y[4]~24_combout\);

-- Location: LCCOMB_X29_Y21_N0
\mips_cpu|dp|fwd_after_srca|y[4]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[4]~25_combout\ = (\mips_cpu|dp|fwd_after_srca|y[4]~24_combout\) # ((\mips_cpu|fwd|ForwardC[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q[51]~8_combout\ & !\mips_cpu|fwd|ForwardC[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datab => \mips_cpu|dp|ID_EX|q[51]~8_combout\,
	datac => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[4]~24_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[4]~25_combout\);

-- Location: LCCOMB_X29_Y21_N14
\mips_cpu|dp|alu|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux27~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[4]~31_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|fwd_after_srca|y[4]~25_combout\))) # (!\mips_cpu|dp|srcbmux|y[4]~31_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|fwd_after_srca|y[4]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|srcbmux|y[4]~31_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|fwd_after_srca|y[4]~25_combout\,
	combout => \mips_cpu|dp|alu|Mux27~0_combout\);

-- Location: LCCOMB_X29_Y21_N4
\mips_cpu|dp|alu|Mux27~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux27~1_combout\ = (\mips_cpu|dp|alu|Mux27~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Mux27~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~10_combout\,
	combout => \mips_cpu|dp|alu|Mux27~1_combout\);

-- Location: FF_X29_Y21_N5
\mips_cpu|dp|EX_MEM|q[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux27~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(41));

-- Location: FF_X28_Y23_N19
\mips_cpu|dp|MEM_WB|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(41),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(9));

-- Location: IOIBUF_X0_Y27_N22
\SW[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LCCOMB_X27_Y27_N28
\uGPIO|sw4|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~36_combout\ = (\SW[4]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~36_combout\);

-- Location: FF_X27_Y27_N29
\uGPIO|sw4|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S0~q\);

-- Location: LCCOMB_X27_Y27_N18
\uGPIO|sw4|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~35_combout\ = (\SW[4]~input_o\ & (!\uGPIO|sw4|c_state.S0~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \uGPIO|sw4|c_state.S0~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~35_combout\);

-- Location: FF_X27_Y27_N19
\uGPIO|sw4|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S1~q\);

-- Location: LCCOMB_X27_Y27_N0
\uGPIO|sw4|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~34_combout\ = (\SW[4]~input_o\ & (\uGPIO|sw4|c_state.S1~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \uGPIO|sw4|c_state.S1~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~34_combout\);

-- Location: FF_X27_Y27_N1
\uGPIO|sw4|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S2~q\);

-- Location: LCCOMB_X27_Y27_N22
\uGPIO|sw4|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~33_combout\ = (\SW[4]~input_o\ & (\uGPIO|sw4|c_state.S2~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \uGPIO|sw4|c_state.S2~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~33_combout\);

-- Location: FF_X27_Y27_N23
\uGPIO|sw4|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S3~q\);

-- Location: LCCOMB_X27_Y27_N20
\uGPIO|sw4|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~32_combout\ = (\SW[4]~input_o\ & (\uGPIO|sw4|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \uGPIO|sw4|c_state.S3~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~32_combout\);

-- Location: FF_X27_Y27_N21
\uGPIO|sw4|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S4~q\);

-- Location: LCCOMB_X27_Y27_N26
\uGPIO|sw4|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~31_combout\ = (\SW[4]~input_o\ & (\uGPIO|sw4|c_state.S4~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \uGPIO|sw4|c_state.S4~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~31_combout\);

-- Location: FF_X27_Y27_N27
\uGPIO|sw4|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S5~q\);

-- Location: LCCOMB_X27_Y27_N24
\uGPIO|sw4|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~30_combout\ = (\SW[4]~input_o\ & (\uGPIO|sw4|c_state.S5~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \uGPIO|sw4|c_state.S5~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~30_combout\);

-- Location: FF_X27_Y27_N25
\uGPIO|sw4|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S6~q\);

-- Location: LCCOMB_X27_Y27_N14
\uGPIO|sw4|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~29_combout\ = (\SW[4]~input_o\ & (\uGPIO|sw4|c_state.S6~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \uGPIO|sw4|c_state.S6~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~29_combout\);

-- Location: FF_X27_Y27_N15
\uGPIO|sw4|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S7~q\);

-- Location: LCCOMB_X27_Y27_N4
\uGPIO|sw4|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~28_combout\ = (\SW[4]~input_o\ & (\uGPIO|sw4|c_state.S7~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \uGPIO|sw4|c_state.S7~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~28_combout\);

-- Location: FF_X27_Y27_N5
\uGPIO|sw4|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S8~q\);

-- Location: LCCOMB_X27_Y27_N10
\uGPIO|sw4|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~27_combout\ = (\SW[4]~input_o\ & (\uGPIO|sw4|c_state.S8~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \uGPIO|sw4|c_state.S8~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~27_combout\);

-- Location: FF_X27_Y27_N11
\uGPIO|sw4|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S9~q\);

-- Location: LCCOMB_X27_Y27_N8
\uGPIO|sw4|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~26_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S9~q\,
	combout => \uGPIO|sw4|c_state~26_combout\);

-- Location: FF_X27_Y27_N9
\uGPIO|sw4|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S10~q\);

-- Location: LCCOMB_X27_Y27_N30
\uGPIO|sw4|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~25_combout\ = (\SW[4]~input_o\ & (\uGPIO|sw4|c_state.S10~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \uGPIO|sw4|c_state.S10~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~25_combout\);

-- Location: FF_X27_Y27_N31
\uGPIO|sw4|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S11~q\);

-- Location: LCCOMB_X27_Y27_N12
\uGPIO|sw4|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~24_combout\ = (\SW[4]~input_o\ & (\uGPIO|sw4|c_state.S11~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \uGPIO|sw4|c_state.S11~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~24_combout\);

-- Location: FF_X27_Y27_N13
\uGPIO|sw4|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S12~q\);

-- Location: LCCOMB_X27_Y27_N2
\uGPIO|sw4|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~23_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S12~q\,
	combout => \uGPIO|sw4|c_state~23_combout\);

-- Location: FF_X27_Y27_N3
\uGPIO|sw4|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S13~q\);

-- Location: LCCOMB_X27_Y27_N16
\uGPIO|sw4|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~22_combout\ = (\SW[4]~input_o\ & (\uGPIO|sw4|c_state.S13~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \uGPIO|sw4|c_state.S13~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~22_combout\);

-- Location: FF_X27_Y27_N17
\uGPIO|sw4|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S14~q\);

-- Location: LCCOMB_X27_Y24_N28
\uGPIO|SW_StatusR~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~9_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|sw4|c_state.S14~q\) # (\uGPIO|SW_StatusR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw4|c_state.S14~q\,
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(4),
	combout => \uGPIO|SW_StatusR~9_combout\);

-- Location: FF_X27_Y24_N29
\uGPIO|SW_StatusR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~9_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(4));

-- Location: LCCOMB_X28_Y23_N10
\read_data[4]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[4]~26_combout\ = (\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & (((\Decoder|Equal1~6_combout\)))) # (!\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & ((\Decoder|Equal1~6_combout\ & (\Timer|CounterR\(4))) # (!\Decoder|Equal1~6_combout\ & 
-- ((\uGPIO|SW_StatusR\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(4),
	datab => \uGPIO|SW_StatusR\(4),
	datac => \mips_cpu|dp|MEM_WB|q[41]~53_combout\,
	datad => \Decoder|Equal1~6_combout\,
	combout => \read_data[4]~26_combout\);

-- Location: LCCOMB_X28_Y23_N28
\read_data[4]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[4]~27_combout\ = (\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & ((\read_data[4]~26_combout\ & ((\Timer|CompareR\(4)))) # (!\read_data[4]~26_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(4))))) # 
-- (!\mips_cpu|dp|MEM_WB|q[41]~53_combout\ & (((\read_data[4]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(4),
	datab => \Timer|CompareR\(4),
	datac => \mips_cpu|dp|MEM_WB|q[41]~53_combout\,
	datad => \read_data[4]~26_combout\,
	combout => \read_data[4]~27_combout\);

-- Location: LCCOMB_X28_Y23_N24
\read_data[4]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[4]~28_combout\ = (!\mips_cpu|dp|MEM_WB|q[41]~51_combout\ & \read_data[4]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q[41]~51_combout\,
	datad => \read_data[4]~27_combout\,
	combout => \read_data[4]~28_combout\);

-- Location: FF_X28_Y23_N25
\mips_cpu|dp|MEM_WB|q[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[4]~28_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(41));

-- Location: LCCOMB_X28_Y23_N18
\mips_cpu|dp|ID_EX|q[51]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[51]~8_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(41)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(9),
	datad => \mips_cpu|dp|MEM_WB|q\(41),
	combout => \mips_cpu|dp|ID_EX|q[51]~8_combout\);

-- Location: LCCOMB_X28_Y19_N20
\mips_cpu|dp|ID_EX|q[51]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[51]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[51]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[51]~8_combout\,
	combout => \mips_cpu|dp|ID_EX|q[51]~feeder_combout\);

-- Location: FF_X28_Y19_N21
\mips_cpu|dp|ID_EX|q[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[51]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux27~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(51));

-- Location: LCCOMB_X28_Y19_N14
\mips_cpu|dp|fwd_after_writedata|y[4]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[4]~24_combout\ = (\mips_cpu|dp|ID_EX|q\(51) & (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((!\mips_cpu|fwd|ForwardD[1]~7_combout\) # (!\mips_cpu|fwd|ForwardD[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[1]~2_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(51),
	datac => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datad => \mips_cpu|fwd|ForwardD[1]~7_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[4]~24_combout\);

-- Location: LCCOMB_X28_Y19_N4
\mips_cpu|dp|fwd_after_writedata|y[4]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[4]~23_combout\ = (\mips_cpu|fwd|ForwardD[0]~3_combout\ & (\mips_cpu|fwd|ForwardD[0]~4_combout\ & (\mips_cpu|dp|EX_MEM|q\(41) & \mips_cpu|fwd|ForwardD[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~3_combout\,
	datab => \mips_cpu|fwd|ForwardD[0]~4_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(41),
	datad => \mips_cpu|fwd|ForwardD[0]~5_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[4]~23_combout\);

-- Location: LCCOMB_X28_Y19_N24
\mips_cpu|dp|fwd_after_writedata|y[4]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[4]~25_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[4]~24_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[4]~23_combout\) # ((\mips_cpu|dp|ID_EX|q[51]~8_combout\ & \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[51]~8_combout\,
	datab => \mips_cpu|dp|fwd_after_writedata|y[4]~24_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[4]~23_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[4]~25_combout\);

-- Location: FF_X28_Y19_N25
\mips_cpu|dp|EX_MEM|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[4]~25_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(9));

-- Location: FF_X27_Y17_N1
\mips_cpu|dp|IF_ID|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(5));

-- Location: FF_X30_Y18_N29
\mips_cpu|c|ID_EX|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(5),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(5));

-- Location: FF_X30_Y18_N15
\mips_cpu|c|ID_EX|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(4),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(4));

-- Location: LCCOMB_X30_Y18_N28
\mips_cpu|c|ad|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux2~0_combout\ = (\mips_cpu|c|ID_EX|q\(5) & !\mips_cpu|c|ID_EX|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|c|ID_EX|q\(5),
	datad => \mips_cpu|c|ID_EX|q\(4),
	combout => \mips_cpu|c|ad|Mux2~0_combout\);

-- Location: FF_X30_Y18_N17
\mips_cpu|c|ID_EX|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(3),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(3));

-- Location: FF_X30_Y18_N27
\mips_cpu|c|ID_EX|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(0),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(0));

-- Location: FF_X30_Y18_N31
\mips_cpu|c|ID_EX|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(2),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(2));

-- Location: LCCOMB_X30_Y18_N26
\mips_cpu|c|ad|WideOr4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|WideOr4~0_combout\ = (\mips_cpu|c|ID_EX|q\(3)) # ((\mips_cpu|c|ID_EX|q\(2) & ((\mips_cpu|c|ID_EX|q\(1)) # (\mips_cpu|c|ID_EX|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(1),
	datab => \mips_cpu|c|ID_EX|q\(3),
	datac => \mips_cpu|c|ID_EX|q\(0),
	datad => \mips_cpu|c|ID_EX|q\(2),
	combout => \mips_cpu|c|ad|WideOr4~0_combout\);

-- Location: LCCOMB_X30_Y18_N0
\mips_cpu|c|ad|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux2~1_combout\ = (\mips_cpu|c|ID_EX|q\(7) & (((\mips_cpu|c|ad|WideOr4~0_combout\) # (!\mips_cpu|c|ID_EX|q\(6))) # (!\mips_cpu|c|ad|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~0_combout\,
	datab => \mips_cpu|c|ID_EX|q\(7),
	datac => \mips_cpu|c|ad|WideOr4~0_combout\,
	datad => \mips_cpu|c|ID_EX|q\(6),
	combout => \mips_cpu|c|ad|Mux2~1_combout\);

-- Location: LCCOMB_X28_Y21_N2
\mips_cpu|dp|alu|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux18~1_combout\ = (\mips_cpu|dp|alu|Mux18~0_combout\) # ((!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|dp|alu|Mux18~0_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~28_combout\,
	combout => \mips_cpu|dp|alu|Mux18~1_combout\);

-- Location: FF_X28_Y21_N3
\mips_cpu|dp|EX_MEM|q[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux18~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(50));

-- Location: LCCOMB_X28_Y24_N6
\mips_cpu|dp|MEM_WB|q[39]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[39]~49_combout\ = (!\mips_cpu|dp|EX_MEM|q\(50) & (!\mips_cpu|c|EX_MEM|q\(3) & (\Decoder|Equal1~5_combout\ & \uGPIO|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(50),
	datab => \mips_cpu|c|EX_MEM|q\(3),
	datac => \Decoder|Equal1~5_combout\,
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[39]~49_combout\);

-- Location: LCCOMB_X26_Y23_N0
\read_data[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[2]~0_combout\ = (\Timer|CounterR\(2) & (!\mips_cpu|c|EX_MEM|q\(3) & (\Timer|Equal2~1_combout\ & \Decoder|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(2),
	datab => \mips_cpu|c|EX_MEM|q\(3),
	datac => \Timer|Equal2~1_combout\,
	datad => \Decoder|Equal1~6_combout\,
	combout => \read_data[2]~0_combout\);

-- Location: LCCOMB_X28_Y24_N22
\read_data[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[2]~1_combout\ = (\mips_cpu|dp|MEM_WB|q[39]~52_combout\ & (((\read_data[2]~0_combout\) # (!\Decoder|Equal3~0_combout\)))) # (!\mips_cpu|dp|MEM_WB|q[39]~52_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(2) & 
-- ((\Decoder|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(2),
	datab => \mips_cpu|dp|MEM_WB|q[39]~52_combout\,
	datac => \read_data[2]~0_combout\,
	datad => \Decoder|Equal3~0_combout\,
	combout => \read_data[2]~1_combout\);

-- Location: IOIBUF_X0_Y25_N22
\SW[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LCCOMB_X27_Y25_N4
\uGPIO|sw2|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~36_combout\ = (\SW[2]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[2]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw2|c_state~36_combout\);

-- Location: FF_X27_Y25_N5
\uGPIO|sw2|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S0~q\);

-- Location: LCCOMB_X27_Y25_N10
\uGPIO|sw2|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~35_combout\ = (\SW[2]~input_o\ & (!\uGPIO|sw2|c_state.S0~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[2]~input_o\,
	datac => \uGPIO|sw2|c_state.S0~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw2|c_state~35_combout\);

-- Location: FF_X27_Y25_N11
\uGPIO|sw2|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S1~q\);

-- Location: LCCOMB_X27_Y25_N24
\uGPIO|sw2|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~34_combout\ = (\uGPIO|sw2|c_state.S1~q\ & (\SW[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw2|c_state.S1~q\,
	datab => \SW[2]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw2|c_state~34_combout\);

-- Location: FF_X27_Y25_N25
\uGPIO|sw2|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S2~q\);

-- Location: LCCOMB_X27_Y25_N22
\uGPIO|sw2|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~33_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S2~q\,
	combout => \uGPIO|sw2|c_state~33_combout\);

-- Location: FF_X27_Y25_N23
\uGPIO|sw2|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S3~q\);

-- Location: LCCOMB_X27_Y25_N12
\uGPIO|sw2|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~32_combout\ = (\SW[2]~input_o\ & (\uGPIO|sw2|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[2]~input_o\,
	datac => \uGPIO|sw2|c_state.S3~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw2|c_state~32_combout\);

-- Location: FF_X27_Y25_N13
\uGPIO|sw2|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S4~q\);

-- Location: LCCOMB_X27_Y25_N26
\uGPIO|sw2|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~31_combout\ = (\uGPIO|sw2|c_state.S4~q\ & (\SW[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw2|c_state.S4~q\,
	datab => \SW[2]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw2|c_state~31_combout\);

-- Location: FF_X27_Y25_N27
\uGPIO|sw2|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S5~q\);

-- Location: LCCOMB_X27_Y25_N16
\uGPIO|sw2|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~30_combout\ = (\SW[2]~input_o\ & (\uGPIO|sw2|c_state.S5~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[2]~input_o\,
	datac => \uGPIO|sw2|c_state.S5~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw2|c_state~30_combout\);

-- Location: FF_X27_Y25_N17
\uGPIO|sw2|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S6~q\);

-- Location: LCCOMB_X27_Y25_N14
\uGPIO|sw2|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~29_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S6~q\,
	combout => \uGPIO|sw2|c_state~29_combout\);

-- Location: FF_X27_Y25_N15
\uGPIO|sw2|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S7~q\);

-- Location: LCCOMB_X27_Y25_N20
\uGPIO|sw2|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~28_combout\ = (\SW[2]~input_o\ & (\uGPIO|sw2|c_state.S7~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[2]~input_o\,
	datac => \uGPIO|sw2|c_state.S7~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw2|c_state~28_combout\);

-- Location: FF_X27_Y25_N21
\uGPIO|sw2|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S8~q\);

-- Location: LCCOMB_X27_Y25_N18
\uGPIO|sw2|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~27_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S8~q\,
	combout => \uGPIO|sw2|c_state~27_combout\);

-- Location: FF_X27_Y25_N19
\uGPIO|sw2|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S9~q\);

-- Location: LCCOMB_X27_Y25_N0
\uGPIO|sw2|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~26_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S9~q\,
	combout => \uGPIO|sw2|c_state~26_combout\);

-- Location: FF_X27_Y25_N1
\uGPIO|sw2|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S10~q\);

-- Location: LCCOMB_X27_Y25_N6
\uGPIO|sw2|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~25_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S10~q\,
	combout => \uGPIO|sw2|c_state~25_combout\);

-- Location: FF_X27_Y25_N7
\uGPIO|sw2|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S11~q\);

-- Location: LCCOMB_X27_Y25_N28
\uGPIO|sw2|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~24_combout\ = (\uGPIO|sw2|c_state.S11~q\ & (\SW[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw2|c_state.S11~q\,
	datab => \SW[2]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw2|c_state~24_combout\);

-- Location: FF_X27_Y25_N29
\uGPIO|sw2|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S12~q\);

-- Location: LCCOMB_X27_Y25_N2
\uGPIO|sw2|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~23_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S12~q\,
	combout => \uGPIO|sw2|c_state~23_combout\);

-- Location: FF_X27_Y25_N3
\uGPIO|sw2|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S13~q\);

-- Location: LCCOMB_X27_Y25_N8
\uGPIO|sw2|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~22_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S13~q\,
	combout => \uGPIO|sw2|c_state~22_combout\);

-- Location: FF_X27_Y25_N9
\uGPIO|sw2|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S14~q\);

-- Location: LCCOMB_X27_Y24_N20
\uGPIO|SW_StatusR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~1_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|SW_StatusR\(2)) # (\uGPIO|sw2|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(2),
	datad => \uGPIO|sw2|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~1_combout\);

-- Location: FF_X27_Y24_N21
\uGPIO|SW_StatusR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~1_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(2));

-- Location: IOIBUF_X0_Y23_N1
\BUTTON[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(2),
	o => \BUTTON[2]~input_o\);

-- Location: LCCOMB_X12_Y24_N20
\uGPIO|button2|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~36_combout\ = (\reset_ff~q\ & !\BUTTON[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \BUTTON[2]~input_o\,
	combout => \uGPIO|button2|c_state~36_combout\);

-- Location: FF_X12_Y24_N21
\uGPIO|button2|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S0~q\);

-- Location: LCCOMB_X12_Y24_N18
\uGPIO|button2|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~35_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & !\uGPIO|button2|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button2|c_state.S0~q\,
	combout => \uGPIO|button2|c_state~35_combout\);

-- Location: FF_X12_Y24_N19
\uGPIO|button2|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S1~q\);

-- Location: LCCOMB_X12_Y24_N16
\uGPIO|button2|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~34_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \uGPIO|button2|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button2|c_state.S1~q\,
	combout => \uGPIO|button2|c_state~34_combout\);

-- Location: FF_X12_Y24_N17
\uGPIO|button2|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S2~q\);

-- Location: LCCOMB_X12_Y24_N22
\uGPIO|button2|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~33_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \uGPIO|button2|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button2|c_state.S2~q\,
	combout => \uGPIO|button2|c_state~33_combout\);

-- Location: FF_X12_Y24_N23
\uGPIO|button2|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S3~q\);

-- Location: LCCOMB_X12_Y24_N28
\uGPIO|button2|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~32_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \uGPIO|button2|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|button2|c_state.S3~q\,
	combout => \uGPIO|button2|c_state~32_combout\);

-- Location: FF_X12_Y24_N29
\uGPIO|button2|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S4~q\);

-- Location: LCCOMB_X12_Y24_N10
\uGPIO|button2|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~31_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \uGPIO|button2|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button2|c_state.S4~q\,
	combout => \uGPIO|button2|c_state~31_combout\);

-- Location: FF_X12_Y24_N11
\uGPIO|button2|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S5~q\);

-- Location: LCCOMB_X12_Y24_N24
\uGPIO|button2|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~30_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \uGPIO|button2|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button2|c_state.S5~q\,
	combout => \uGPIO|button2|c_state~30_combout\);

-- Location: FF_X12_Y24_N25
\uGPIO|button2|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S6~q\);

-- Location: LCCOMB_X12_Y24_N6
\uGPIO|button2|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~29_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \uGPIO|button2|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button2|c_state.S6~q\,
	combout => \uGPIO|button2|c_state~29_combout\);

-- Location: FF_X12_Y24_N7
\uGPIO|button2|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S7~q\);

-- Location: LCCOMB_X12_Y24_N4
\uGPIO|button2|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~28_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \uGPIO|button2|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button2|c_state.S7~q\,
	combout => \uGPIO|button2|c_state~28_combout\);

-- Location: FF_X12_Y24_N5
\uGPIO|button2|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S8~q\);

-- Location: LCCOMB_X12_Y24_N26
\uGPIO|button2|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~27_combout\ = (!\BUTTON[2]~input_o\ & (\uGPIO|button2|c_state.S8~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \uGPIO|button2|c_state.S8~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|button2|c_state~27_combout\);

-- Location: FF_X12_Y24_N27
\uGPIO|button2|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S9~q\);

-- Location: LCCOMB_X12_Y24_N8
\uGPIO|button2|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~26_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \uGPIO|button2|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|button2|c_state.S9~q\,
	combout => \uGPIO|button2|c_state~26_combout\);

-- Location: FF_X12_Y24_N9
\uGPIO|button2|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S10~q\);

-- Location: LCCOMB_X12_Y24_N14
\uGPIO|button2|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~25_combout\ = (!\BUTTON[2]~input_o\ & (\uGPIO|button2|c_state.S10~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \uGPIO|button2|c_state.S10~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|button2|c_state~25_combout\);

-- Location: FF_X12_Y24_N15
\uGPIO|button2|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S11~q\);

-- Location: LCCOMB_X12_Y24_N12
\uGPIO|button2|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~24_combout\ = (!\BUTTON[2]~input_o\ & (\uGPIO|button2|c_state.S11~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \uGPIO|button2|c_state.S11~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|button2|c_state~24_combout\);

-- Location: FF_X12_Y24_N13
\uGPIO|button2|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S12~q\);

-- Location: LCCOMB_X12_Y24_N2
\uGPIO|button2|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~23_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \uGPIO|button2|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button2|c_state.S12~q\,
	combout => \uGPIO|button2|c_state~23_combout\);

-- Location: FF_X12_Y24_N3
\uGPIO|button2|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S13~q\);

-- Location: LCCOMB_X12_Y24_N0
\uGPIO|button2|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~22_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \uGPIO|button2|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button2|c_state.S13~q\,
	combout => \uGPIO|button2|c_state~22_combout\);

-- Location: FF_X12_Y24_N1
\uGPIO|button2|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S14~q\);

-- Location: LCCOMB_X27_Y24_N14
\uGPIO|BUTTON_StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|BUTTON_StatusR~0_combout\ = (!\uGPIO|always0~2_combout\ & ((\uGPIO|button2|c_state.S14~q\) # (\uGPIO|BUTTON_StatusR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|button2|c_state.S14~q\,
	datac => \uGPIO|BUTTON_StatusR\(2),
	datad => \uGPIO|always0~2_combout\,
	combout => \uGPIO|BUTTON_StatusR~0_combout\);

-- Location: FF_X27_Y24_N15
\uGPIO|BUTTON_StatusR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|BUTTON_StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|BUTTON_StatusR\(2));

-- Location: LCCOMB_X28_Y24_N16
\read_data[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[2]~2_combout\ = (\read_data[2]~1_combout\ & (((\uGPIO|BUTTON_StatusR\(2)) # (!\mips_cpu|dp|MEM_WB|q[39]~50_combout\)))) # (!\read_data[2]~1_combout\ & (\uGPIO|SW_StatusR\(2) & ((\mips_cpu|dp|MEM_WB|q[39]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[2]~1_combout\,
	datab => \uGPIO|SW_StatusR\(2),
	datac => \uGPIO|BUTTON_StatusR\(2),
	datad => \mips_cpu|dp|MEM_WB|q[39]~50_combout\,
	combout => \read_data[2]~2_combout\);

-- Location: LCCOMB_X28_Y24_N30
\read_data[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[2]~3_combout\ = (\mips_cpu|dp|MEM_WB|q[39]~49_combout\ & (((\Timer|CompareR\(2))))) # (!\mips_cpu|dp|MEM_WB|q[39]~49_combout\ & (\read_data[2]~2_combout\ & ((!\uGPIO|always3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q[39]~49_combout\,
	datab => \read_data[2]~2_combout\,
	datac => \Timer|CompareR\(2),
	datad => \uGPIO|always3~0_combout\,
	combout => \read_data[2]~3_combout\);

-- Location: FF_X28_Y24_N31
\mips_cpu|dp|MEM_WB|q[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[2]~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(39));

-- Location: LCCOMB_X24_Y15_N24
\mips_cpu|dp|ID_EX|q[49]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[49]~10_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(39)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(7),
	datad => \mips_cpu|dp|MEM_WB|q\(39),
	combout => \mips_cpu|dp|ID_EX|q[49]~10_combout\);

-- Location: LCCOMB_X22_Y23_N4
\mips_cpu|dp|fwd_before_srca|y[2]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~17_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21)) # ((\mips_cpu|dp|rf|R14\(2))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R12\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R12\(2),
	datad => \mips_cpu|dp|rf|R14\(2),
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~17_combout\);

-- Location: LCCOMB_X17_Y22_N30
\mips_cpu|dp|fwd_before_srca|y[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~18_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[2]~17_combout\ & ((\mips_cpu|dp|rf|R15\(2)))) # (!\mips_cpu|dp|fwd_before_srca|y[2]~17_combout\ & (\mips_cpu|dp|rf|R13\(2))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|fwd_before_srca|y[2]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|fwd_before_srca|y[2]~17_combout\,
	datac => \mips_cpu|dp|rf|R13\(2),
	datad => \mips_cpu|dp|rf|R15\(2),
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~18_combout\);

-- Location: LCCOMB_X14_Y22_N14
\mips_cpu|dp|fwd_before_srca|y[2]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~12_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|IF_ID|q\(22))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R6\(2)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R4\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R4\(2),
	datad => \mips_cpu|dp|rf|R6\(2),
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~12_combout\);

-- Location: LCCOMB_X15_Y22_N6
\mips_cpu|dp|fwd_before_srca|y[2]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~13_combout\ = (\mips_cpu|dp|fwd_before_srca|y[2]~12_combout\ & (((\mips_cpu|dp|rf|R7\(2)) # (!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|fwd_before_srca|y[2]~12_combout\ & (\mips_cpu|dp|rf|R5\(2) & 
-- ((\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[2]~12_combout\,
	datab => \mips_cpu|dp|rf|R5\(2),
	datac => \mips_cpu|dp|rf|R7\(2),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~13_combout\);

-- Location: LCCOMB_X15_Y24_N6
\mips_cpu|dp|fwd_before_srca|y[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~14_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (((\mips_cpu|dp|ID_EX|q[101]~35_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|ID_EX|q[101]~35_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[2]~13_combout\)) # (!\mips_cpu|dp|ID_EX|q[101]~35_combout\ & ((\mips_cpu|dp|rf|R1\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[2]~13_combout\,
	datab => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datac => \mips_cpu|dp|rf|R1\(2),
	datad => \mips_cpu|dp|ID_EX|q[101]~35_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~14_combout\);

-- Location: LCCOMB_X17_Y24_N20
\mips_cpu|dp|fwd_before_srca|y[2]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~15_combout\ = (\mips_cpu|dp|ID_EX|q[101]~34_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[2]~14_combout\ & (\mips_cpu|dp|rf|R3\(2))) # (!\mips_cpu|dp|fwd_before_srca|y[2]~14_combout\ & ((\mips_cpu|dp|rf|R2\(2)))))) # 
-- (!\mips_cpu|dp|ID_EX|q[101]~34_combout\ & (\mips_cpu|dp|fwd_before_srca|y[2]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~34_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[2]~14_combout\,
	datac => \mips_cpu|dp|rf|R3\(2),
	datad => \mips_cpu|dp|rf|R2\(2),
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~15_combout\);

-- Location: LCCOMB_X10_Y17_N20
\mips_cpu|dp|fwd_before_srca|y[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~2_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R25\(2))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R17\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R25\(2),
	datad => \mips_cpu|dp|rf|R17\(2),
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~2_combout\);

-- Location: LCCOMB_X14_Y17_N20
\mips_cpu|dp|fwd_before_srca|y[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~3_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|fwd_before_srca|y[2]~2_combout\ & (\mips_cpu|dp|rf|R29\(2))) # (!\mips_cpu|dp|fwd_before_srca|y[2]~2_combout\ & ((\mips_cpu|dp|rf|R21\(2)))))) # 
-- (!\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|fwd_before_srca|y[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R29\(2),
	datac => \mips_cpu|dp|rf|R21\(2),
	datad => \mips_cpu|dp|fwd_before_srca|y[2]~2_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~3_combout\);

-- Location: LCCOMB_X17_Y15_N10
\mips_cpu|dp|fwd_before_srca|y[2]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~6_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R24\(2))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R16\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R16\(2),
	datad => \mips_cpu|dp|rf|R24\(2),
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~6_combout\);

-- Location: LCCOMB_X20_Y17_N14
\mips_cpu|dp|fwd_before_srca|y[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~7_combout\ = (\mips_cpu|dp|fwd_before_srca|y[2]~6_combout\ & (((\mips_cpu|dp|rf|R28\(2))) # (!\mips_cpu|dp|IF_ID|q\(23)))) # (!\mips_cpu|dp|fwd_before_srca|y[2]~6_combout\ & (\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R20\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[2]~6_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R28\(2),
	datad => \mips_cpu|dp|rf|R20\(2),
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~7_combout\);

-- Location: LCCOMB_X19_Y18_N10
\mips_cpu|dp|fwd_before_srca|y[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~4_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R22\(2))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R18\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R22\(2),
	datac => \mips_cpu|dp|rf|R18\(2),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~4_combout\);

-- Location: LCCOMB_X20_Y18_N6
\mips_cpu|dp|fwd_before_srca|y[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~5_combout\ = (\mips_cpu|dp|fwd_before_srca|y[2]~4_combout\ & (((\mips_cpu|dp|rf|R30\(2))) # (!\mips_cpu|dp|IF_ID|q\(24)))) # (!\mips_cpu|dp|fwd_before_srca|y[2]~4_combout\ & (\mips_cpu|dp|IF_ID|q\(24) & 
-- ((\mips_cpu|dp|rf|R26\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[2]~4_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R30\(2),
	datad => \mips_cpu|dp|rf|R26\(2),
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~5_combout\);

-- Location: LCCOMB_X17_Y22_N0
\mips_cpu|dp|fwd_before_srca|y[2]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~8_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|fwd_before_srca|y[2]~5_combout\))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|fwd_before_srca|y[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[2]~7_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[2]~5_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~8_combout\);

-- Location: LCCOMB_X10_Y22_N10
\mips_cpu|dp|fwd_before_srca|y[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~9_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R23\(2))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- ((\mips_cpu|dp|rf|R19\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R23\(2),
	datac => \mips_cpu|dp|rf|R19\(2),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~9_combout\);

-- Location: LCCOMB_X11_Y22_N26
\mips_cpu|dp|fwd_before_srca|y[2]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~10_combout\ = (\mips_cpu|dp|fwd_before_srca|y[2]~9_combout\ & (((\mips_cpu|dp|rf|R31\(2)) # (!\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|fwd_before_srca|y[2]~9_combout\ & (\mips_cpu|dp|rf|R27\(2) & 
-- ((\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(2),
	datab => \mips_cpu|dp|fwd_before_srca|y[2]~9_combout\,
	datac => \mips_cpu|dp|rf|R31\(2),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~10_combout\);

-- Location: LCCOMB_X17_Y22_N26
\mips_cpu|dp|fwd_before_srca|y[2]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~11_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|fwd_before_srca|y[2]~8_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[2]~10_combout\))) # (!\mips_cpu|dp|fwd_before_srca|y[2]~8_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[2]~3_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|fwd_before_srca|y[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|fwd_before_srca|y[2]~3_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[2]~8_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[2]~10_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~11_combout\);

-- Location: LCCOMB_X17_Y22_N28
\mips_cpu|dp|fwd_before_srca|y[2]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~16_combout\ = (\mips_cpu|dp|ID_EX|q[101]~33_combout\ & (((\mips_cpu|dp|fwd_before_srca|y[2]~11_combout\) # (\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|ID_EX|q[101]~33_combout\ & 
-- (\mips_cpu|dp|fwd_before_srca|y[2]~15_combout\ & ((!\mips_cpu|dp|ID_EX|q[101]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[101]~33_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[2]~15_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[2]~11_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~16_combout\);

-- Location: LCCOMB_X22_Y25_N20
\mips_cpu|dp|fwd_before_srca|y[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~0_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|rf|R9\(2)) # (\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R8\(2) & ((!\mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R8\(2),
	datac => \mips_cpu|dp|rf|R9\(2),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~0_combout\);

-- Location: LCCOMB_X21_Y25_N12
\mips_cpu|dp|fwd_before_srca|y[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~1_combout\ = (\mips_cpu|dp|fwd_before_srca|y[2]~0_combout\ & (((\mips_cpu|dp|rf|R11\(2))) # (!\mips_cpu|dp|IF_ID|q\(22)))) # (!\mips_cpu|dp|fwd_before_srca|y[2]~0_combout\ & (\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|R10\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[2]~0_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R10\(2),
	datad => \mips_cpu|dp|rf|R11\(2),
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~1_combout\);

-- Location: LCCOMB_X17_Y22_N24
\mips_cpu|dp|fwd_before_srca|y[2]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~19_combout\ = (\mips_cpu|dp|fwd_before_srca|y[2]~16_combout\ & ((\mips_cpu|dp|fwd_before_srca|y[2]~18_combout\) # ((!\mips_cpu|dp|ID_EX|q[101]~32_combout\)))) # (!\mips_cpu|dp|fwd_before_srca|y[2]~16_combout\ & 
-- (((\mips_cpu|dp|fwd_before_srca|y[2]~1_combout\ & \mips_cpu|dp|ID_EX|q[101]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[2]~18_combout\,
	datab => \mips_cpu|dp|fwd_before_srca|y[2]~16_combout\,
	datac => \mips_cpu|dp|fwd_before_srca|y[2]~1_combout\,
	datad => \mips_cpu|dp|ID_EX|q[101]~32_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~19_combout\);

-- Location: LCCOMB_X28_Y22_N10
\mips_cpu|dp|fwd_before_srca|y[2]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_before_srca|y[2]~21_combout\ = (\mips_cpu|dp|fwd_before_srca|y[2]~19_combout\ & (((\mips_cpu|fwd|ForwardA~3_combout\ & \mips_cpu|dp|ID_EX|q[49]~10_combout\)) # (!\mips_cpu|dp|fwd_before_srca|y[11]~20_combout\))) # 
-- (!\mips_cpu|dp|fwd_before_srca|y[2]~19_combout\ & (\mips_cpu|fwd|ForwardA~3_combout\ & (\mips_cpu|dp|ID_EX|q[49]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_before_srca|y[2]~19_combout\,
	datab => \mips_cpu|fwd|ForwardA~3_combout\,
	datac => \mips_cpu|dp|ID_EX|q[49]~10_combout\,
	datad => \mips_cpu|dp|fwd_before_srca|y[11]~20_combout\,
	combout => \mips_cpu|dp|fwd_before_srca|y[2]~21_combout\);

-- Location: FF_X28_Y22_N11
\mips_cpu|dp|ID_EX|q[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_before_srca|y[2]~21_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(81));

-- Location: LCCOMB_X28_Y22_N14
\mips_cpu|dp|fwd_after_srca|y[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[2]~0_combout\ = (\mips_cpu|fwd|ForwardC[0]~3_combout\ & (((\mips_cpu|dp|EX_MEM|q\(39))))) # (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & (\mips_cpu|dp|ID_EX|q\(81) & (!\mips_cpu|fwd|ForwardC[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(81),
	datab => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(39),
	datad => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[2]~0_combout\);

-- Location: LCCOMB_X28_Y22_N16
\mips_cpu|dp|fwd_after_srca|y[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_srca|y[2]~1_combout\ = (\mips_cpu|dp|fwd_after_srca|y[2]~0_combout\) # ((\mips_cpu|dp|ID_EX|q[49]~10_combout\ & (!\mips_cpu|fwd|ForwardC[0]~3_combout\ & \mips_cpu|fwd|ForwardC[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[49]~10_combout\,
	datab => \mips_cpu|fwd|ForwardC[0]~3_combout\,
	datac => \mips_cpu|dp|fwd_after_srca|y[2]~0_combout\,
	datad => \mips_cpu|fwd|ForwardC[1]~7_combout\,
	combout => \mips_cpu|dp|fwd_after_srca|y[2]~1_combout\);

-- Location: LCCOMB_X28_Y18_N0
\mips_cpu|dp|srcbmux|y[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[2]~0_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(17)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[2]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|fwd_after_writedata|y[2]~7_combout\,
	datad => \mips_cpu|dp|ID_EX|q\(17),
	combout => \mips_cpu|dp|srcbmux|y[2]~0_combout\);

-- Location: LCCOMB_X29_Y22_N24
\mips_cpu|dp|alu|Mux29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux29~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[2]~1_combout\ & ((\mips_cpu|dp|srcbmux|y[2]~0_combout\) # (\mips_cpu|c|ad|Mux2~1_combout\))) # (!\mips_cpu|dp|fwd_after_srca|y[2]~1_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[2]~0_combout\ & \mips_cpu|c|ad|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_srca|y[2]~1_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|srcbmux|y[2]~0_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux29~0_combout\);

-- Location: LCCOMB_X29_Y22_N8
\mips_cpu|dp|alu|Mux29~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux29~1_combout\ = (\mips_cpu|dp|alu|Mux29~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux29~0_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|alu|Add0~6_combout\,
	combout => \mips_cpu|dp|alu|Mux29~1_combout\);

-- Location: FF_X29_Y22_N9
\mips_cpu|dp|EX_MEM|q[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux29~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(39));

-- Location: FF_X26_Y17_N13
\mips_cpu|dp|IF_ID|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(2));

-- Location: LCCOMB_X27_Y17_N0
\mips_cpu|dp|comb~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|comb~0_combout\ = (!\mips_cpu|dp|IF_ID|q\(2) & (\mips_cpu|dp|IF_ID|q\(3) & (!\mips_cpu|dp|IF_ID|q\(5) & !\mips_cpu|dp|IF_ID|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(2),
	datab => \mips_cpu|dp|IF_ID|q\(3),
	datac => \mips_cpu|dp|IF_ID|q\(5),
	datad => \mips_cpu|dp|IF_ID|q\(4),
	combout => \mips_cpu|dp|comb~0_combout\);

-- Location: LCCOMB_X29_Y17_N2
\mips_cpu|dp|comb~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|comb~1_combout\ = (\mips_cpu|dp|comb~0_combout\ & (!\mips_cpu|dp|IF_ID|q\(0) & !\mips_cpu|dp|IF_ID|q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|comb~0_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(0),
	datad => \mips_cpu|dp|IF_ID|q\(1),
	combout => \mips_cpu|dp|comb~1_combout\);

-- Location: LCCOMB_X29_Y16_N20
\mips_cpu|c|md|Selector3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Selector3~0_combout\ = (!\mips_cpu|dp|comb~1_combout\ & (!\mips_cpu|dp|IF_ID|q\(28) & (!\mips_cpu|dp|IF_ID|q\(26) & \mips_cpu|dp|comb~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~1_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(28),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|dp|comb~2_combout\,
	combout => \mips_cpu|c|md|Selector3~0_combout\);

-- Location: FF_X29_Y16_N21
\mips_cpu|c|ID_EX|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|Selector3~0_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|hz|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(9));

-- Location: LCCOMB_X28_Y16_N20
\mips_cpu|dp|ID_EX|q[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[2]~feeder_combout\ = \mips_cpu|dp|IF_ID|q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID|q\(13),
	combout => \mips_cpu|dp|ID_EX|q[2]~feeder_combout\);

-- Location: FF_X28_Y16_N21
\mips_cpu|dp|ID_EX|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[2]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(2));

-- Location: LCCOMB_X28_Y16_N8
\mips_cpu|dp|wrmux|y[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|y[2]~3_combout\ = (\mips_cpu|c|ID_EX|q\(9) & (\mips_cpu|dp|ID_EX|q\(2))) # (!\mips_cpu|c|ID_EX|q\(9) & ((\mips_cpu|dp|ID_EX|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(9),
	datab => \mips_cpu|dp|ID_EX|q\(2),
	datac => \mips_cpu|dp|ID_EX|q\(7),
	combout => \mips_cpu|dp|wrmux|y[2]~3_combout\);

-- Location: FF_X28_Y16_N9
\mips_cpu|dp|EX_MEM|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wrmux|y[2]~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(2));

-- Location: FF_X28_Y15_N29
\mips_cpu|dp|MEM_WB|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(2),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(2));

-- Location: LCCOMB_X28_Y15_N20
\mips_cpu|fwd|ForwardD[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardD[1]~1_combout\ = (\mips_cpu|dp|MEM_WB|q\(2) & (\mips_cpu|dp|ID_EX|q\(7) & (\mips_cpu|dp|ID_EX|q\(8) $ (!\mips_cpu|dp|MEM_WB|q\(3))))) # (!\mips_cpu|dp|MEM_WB|q\(2) & (!\mips_cpu|dp|ID_EX|q\(7) & (\mips_cpu|dp|ID_EX|q\(8) $ 
-- (!\mips_cpu|dp|MEM_WB|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(2),
	datab => \mips_cpu|dp|ID_EX|q\(8),
	datac => \mips_cpu|dp|MEM_WB|q\(3),
	datad => \mips_cpu|dp|ID_EX|q\(7),
	combout => \mips_cpu|fwd|ForwardD[1]~1_combout\);

-- Location: LCCOMB_X28_Y15_N16
\mips_cpu|fwd|ForwardD[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardD[1]~2_combout\ = (\mips_cpu|c|MEM_WB|q\(1) & (\mips_cpu|fwd|ForwardD[1]~1_combout\ & (\mips_cpu|dp|ID_EX|q\(9) $ (!\mips_cpu|dp|MEM_WB|q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(9),
	datab => \mips_cpu|dp|MEM_WB|q\(4),
	datac => \mips_cpu|c|MEM_WB|q\(1),
	datad => \mips_cpu|fwd|ForwardD[1]~1_combout\,
	combout => \mips_cpu|fwd|ForwardD[1]~2_combout\);

-- Location: LCCOMB_X28_Y18_N20
\mips_cpu|dp|ID_EX|q[75]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[75]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[75]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q[75]~15_combout\,
	combout => \mips_cpu|dp|ID_EX|q[75]~feeder_combout\);

-- Location: FF_X28_Y18_N21
\mips_cpu|dp|ID_EX|q[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[75]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux3~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(75));

-- Location: LCCOMB_X28_Y18_N28
\mips_cpu|dp|fwd_after_writedata|y[28]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[28]~35_combout\ = (\mips_cpu|fwd|ForwardD[1]~2_combout\ & ((\mips_cpu|fwd|ForwardD[1]~0_combout\ & ((\mips_cpu|dp|ID_EX|q[75]~15_combout\))) # (!\mips_cpu|fwd|ForwardD[1]~0_combout\ & (\mips_cpu|dp|ID_EX|q\(75))))) # 
-- (!\mips_cpu|fwd|ForwardD[1]~2_combout\ & (\mips_cpu|dp|ID_EX|q\(75)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[1]~2_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(75),
	datac => \mips_cpu|dp|ID_EX|q[75]~15_combout\,
	datad => \mips_cpu|fwd|ForwardD[1]~0_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[28]~35_combout\);

-- Location: LCCOMB_X28_Y18_N6
\mips_cpu|dp|fwd_after_writedata|y[28]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[28]~36_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|EX_MEM|q\(65)))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|dp|fwd_after_writedata|y[28]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwd_after_writedata|y[28]~35_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(65),
	datad => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[28]~36_combout\);

-- Location: FF_X28_Y18_N7
\mips_cpu|dp|EX_MEM|q[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[28]~36_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(33));

-- Location: FF_X29_Y17_N21
\mips_cpu|dp|IF_ID|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(28));

-- Location: LCCOMB_X29_Y17_N16
\mips_cpu|c|md|WideOr7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr7~2_combout\ = (\mips_cpu|dp|IF_ID|q\(29)) # ((\mips_cpu|dp|IF_ID|q\(27) & ((\mips_cpu|dp|IF_ID|q\(28)))) # (!\mips_cpu|dp|IF_ID|q\(27) & (\mips_cpu|dp|IF_ID|q\(26) & !\mips_cpu|dp|IF_ID|q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(27),
	datab => \mips_cpu|dp|IF_ID|q\(29),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|dp|IF_ID|q\(28),
	combout => \mips_cpu|c|md|WideOr7~2_combout\);

-- Location: LCCOMB_X29_Y16_N16
\mips_cpu|c|md|WideOr7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr7~3_combout\ = (\mips_cpu|dp|IF_ID|q\(31)) # ((\mips_cpu|c|md|WideOr7~2_combout\) # (\mips_cpu|dp|IF_ID|q\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(31),
	datab => \mips_cpu|c|md|WideOr7~2_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(30),
	combout => \mips_cpu|c|md|WideOr7~3_combout\);

-- Location: FF_X29_Y16_N17
\mips_cpu|c|ID_EX|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|WideOr7~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|hz|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(10));

-- Location: LCCOMB_X30_Y19_N26
\mips_cpu|dp|srcbmux|y[24]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[24]~23_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|ID_EX|q\(39))) # (!\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|fwd_after_writedata|y[24]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|ID_EX|q\(39),
	datad => \mips_cpu|dp|fwd_after_writedata|y[24]~44_combout\,
	combout => \mips_cpu|dp|srcbmux|y[24]~23_combout\);

-- Location: LCCOMB_X29_Y20_N6
\mips_cpu|dp|alu|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux7~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[24]~23_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[24]~41_combout\) # (\mips_cpu|c|ad|Mux2~1_combout\))) # (!\mips_cpu|dp|srcbmux|y[24]~23_combout\ & 
-- (\mips_cpu|dp|fwd_after_srca|y[24]~41_combout\ & \mips_cpu|c|ad|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[24]~23_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[24]~41_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux7~0_combout\);

-- Location: LCCOMB_X29_Y20_N28
\mips_cpu|dp|alu|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux7~1_combout\ = (\mips_cpu|dp|alu|Mux7~0_combout\) # ((!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux7~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~50_combout\,
	combout => \mips_cpu|dp|alu|Mux7~1_combout\);

-- Location: FF_X29_Y20_N29
\mips_cpu|dp|EX_MEM|q[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux7~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(61));

-- Location: LCCOMB_X26_Y19_N30
\mips_cpu|dp|ID_EX|q[71]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[71]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[71]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[71]~19_combout\,
	combout => \mips_cpu|dp|ID_EX|q[71]~feeder_combout\);

-- Location: FF_X26_Y19_N31
\mips_cpu|dp|ID_EX|q[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[71]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux7~24_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(71));

-- Location: LCCOMB_X26_Y19_N6
\mips_cpu|dp|fwd_after_writedata|y[24]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[24]~43_combout\ = (\mips_cpu|fwd|ForwardD[1]~7_combout\ & ((\mips_cpu|fwd|ForwardD[1]~2_combout\ & ((\mips_cpu|dp|ID_EX|q[71]~19_combout\))) # (!\mips_cpu|fwd|ForwardD[1]~2_combout\ & (\mips_cpu|dp|ID_EX|q\(71))))) # 
-- (!\mips_cpu|fwd|ForwardD[1]~7_combout\ & (\mips_cpu|dp|ID_EX|q\(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(71),
	datab => \mips_cpu|dp|ID_EX|q[71]~19_combout\,
	datac => \mips_cpu|fwd|ForwardD[1]~7_combout\,
	datad => \mips_cpu|fwd|ForwardD[1]~2_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[24]~43_combout\);

-- Location: LCCOMB_X30_Y19_N12
\mips_cpu|dp|fwd_after_writedata|y[24]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[24]~44_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|dp|EX_MEM|q\(61))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|fwd_after_writedata|y[24]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|EX_MEM|q\(61),
	datac => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[24]~43_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[24]~44_combout\);

-- Location: FF_X30_Y19_N13
\mips_cpu|dp|EX_MEM|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[24]~44_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(29));

-- Location: FF_X29_Y17_N23
\mips_cpu|dp|IF_ID|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(26));

-- Location: LCCOMB_X29_Y17_N28
\mips_cpu|c|md|Selector2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Selector2~0_combout\ = (\mips_cpu|dp|IF_ID|q\(28) & ((!\mips_cpu|dp|IF_ID|q\(26)))) # (!\mips_cpu|dp|IF_ID|q\(28) & (\mips_cpu|dp|IF_ID|q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|dp|IF_ID|q\(28),
	combout => \mips_cpu|c|md|Selector2~0_combout\);

-- Location: LCCOMB_X29_Y17_N6
\mips_cpu|c|md|Selector2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Selector2~1_combout\ = (!\mips_cpu|dp|IF_ID|q\(29) & ((\mips_cpu|dp|IF_ID|q\(26)) # ((!\mips_cpu|c|md|Selector2~0_combout\ & \mips_cpu|dp|comb~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(26),
	datab => \mips_cpu|c|md|Selector2~0_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(29),
	datad => \mips_cpu|dp|comb~1_combout\,
	combout => \mips_cpu|c|md|Selector2~1_combout\);

-- Location: LCCOMB_X29_Y16_N30
\mips_cpu|c|md|Selector2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Selector2~2_combout\ = (!\mips_cpu|dp|IF_ID|q\(30) & ((\mips_cpu|c|md|Selector2~0_combout\ & ((\mips_cpu|c|md|Selector2~1_combout\))) # (!\mips_cpu|c|md|Selector2~0_combout\ & (!\mips_cpu|dp|IF_ID|q\(31) & 
-- !\mips_cpu|c|md|Selector2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(30),
	datab => \mips_cpu|c|md|Selector2~0_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(31),
	datad => \mips_cpu|c|md|Selector2~1_combout\,
	combout => \mips_cpu|c|md|Selector2~2_combout\);

-- Location: FF_X29_Y16_N31
\mips_cpu|c|ID_EX|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|Selector2~2_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|hz|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(8));

-- Location: LCCOMB_X28_Y15_N14
\mips_cpu|c|EX_MEM|q[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|EX_MEM|q[1]~feeder_combout\ = \mips_cpu|c|ID_EX|q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|c|ID_EX|q\(8),
	combout => \mips_cpu|c|EX_MEM|q[1]~feeder_combout\);

-- Location: FF_X28_Y15_N15
\mips_cpu|c|EX_MEM|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|EX_MEM|q[1]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|EX_MEM|q\(1));

-- Location: FF_X28_Y15_N17
\mips_cpu|c|MEM_WB|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|c|EX_MEM|q\(1),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|MEM_WB|q\(1));

-- Location: LCCOMB_X28_Y17_N10
\mips_cpu|fwd|ForwardB~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardB~2_combout\ = (\mips_cpu|c|MEM_WB|q\(1) & (\mips_cpu|dp|MEM_WB|q\(4) $ (!\mips_cpu|dp|IF_ID|q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|MEM_WB|q\(1),
	datac => \mips_cpu|dp|MEM_WB|q\(4),
	datad => \mips_cpu|dp|IF_ID|q\(20),
	combout => \mips_cpu|fwd|ForwardB~2_combout\);

-- Location: LCCOMB_X23_Y15_N24
\mips_cpu|fwd|ForwardB~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardB~1_combout\ = (\mips_cpu|dp|IF_ID|q\(19) & (\mips_cpu|dp|MEM_WB|q\(3) & (\mips_cpu|dp|MEM_WB|q\(2) $ (!\mips_cpu|dp|IF_ID|q\(18))))) # (!\mips_cpu|dp|IF_ID|q\(19) & (!\mips_cpu|dp|MEM_WB|q\(3) & (\mips_cpu|dp|MEM_WB|q\(2) $ 
-- (!\mips_cpu|dp|IF_ID|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(19),
	datab => \mips_cpu|dp|MEM_WB|q\(3),
	datac => \mips_cpu|dp|MEM_WB|q\(2),
	datad => \mips_cpu|dp|IF_ID|q\(18),
	combout => \mips_cpu|fwd|ForwardB~1_combout\);

-- Location: LCCOMB_X28_Y17_N6
\mips_cpu|fwd|ForwardB~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardB~0_combout\ = (\mips_cpu|dp|MEM_WB|q\(0) & (\mips_cpu|dp|IF_ID|q\(16) & (\mips_cpu|dp|MEM_WB|q\(1) $ (!\mips_cpu|dp|IF_ID|q\(17))))) # (!\mips_cpu|dp|MEM_WB|q\(0) & (!\mips_cpu|dp|IF_ID|q\(16) & (\mips_cpu|dp|MEM_WB|q\(1) $ 
-- (!\mips_cpu|dp|IF_ID|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(0),
	datab => \mips_cpu|dp|MEM_WB|q\(1),
	datac => \mips_cpu|dp|IF_ID|q\(17),
	datad => \mips_cpu|dp|IF_ID|q\(16),
	combout => \mips_cpu|fwd|ForwardB~0_combout\);

-- Location: LCCOMB_X28_Y17_N0
\mips_cpu|fwd|ForwardB~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardB~3_combout\ = ((!\mips_cpu|fwd|ForwardB~0_combout\) # (!\mips_cpu|fwd|ForwardB~1_combout\)) # (!\mips_cpu|fwd|ForwardB~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardB~2_combout\,
	datac => \mips_cpu|fwd|ForwardB~1_combout\,
	datad => \mips_cpu|fwd|ForwardB~0_combout\,
	combout => \mips_cpu|fwd|ForwardB~3_combout\);

-- Location: FF_X22_Y19_N25
\mips_cpu|dp|ID_EX|q[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[59]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux19~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(59));

-- Location: LCCOMB_X22_Y19_N0
\mips_cpu|dp|fwd_after_writedata|y[12]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[12]~58_combout\ = (\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((\mips_cpu|dp|EX_MEM|q\(49)) # ((\mips_cpu|dp|ID_EX|q\(59) & \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\)))) # (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & 
-- (\mips_cpu|dp|ID_EX|q\(59) & ((\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(59),
	datac => \mips_cpu|dp|EX_MEM|q\(49),
	datad => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[12]~58_combout\);

-- Location: LCCOMB_X22_Y19_N16
\mips_cpu|dp|fwd_after_writedata|y[12]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[12]~73_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[12]~58_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\ & \mips_cpu|dp|ID_EX|q[59]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwd_after_writedata|y[12]~58_combout\,
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~6_combout\,
	datad => \mips_cpu|dp|ID_EX|q[59]~31_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[12]~73_combout\);

-- Location: LCCOMB_X22_Y19_N2
\mips_cpu|dp|srcbmux|y[12]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[12]~30_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(27)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[12]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwd_after_writedata|y[12]~73_combout\,
	datac => \mips_cpu|dp|ID_EX|q\(27),
	datad => \mips_cpu|c|ID_EX|q\(10),
	combout => \mips_cpu|dp|srcbmux|y[12]~30_combout\);

-- Location: LCCOMB_X28_Y21_N10
\mips_cpu|dp|alu|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux19~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[12]~30_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[12]~65_combout\) # (\mips_cpu|c|ad|Mux2~1_combout\))) # (!\mips_cpu|dp|srcbmux|y[12]~30_combout\ & 
-- (\mips_cpu|dp|fwd_after_srca|y[12]~65_combout\ & \mips_cpu|c|ad|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[12]~30_combout\,
	datab => \mips_cpu|dp|fwd_after_srca|y[12]~65_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux19~0_combout\);

-- Location: LCCOMB_X28_Y21_N28
\mips_cpu|dp|alu|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux19~1_combout\ = (\mips_cpu|dp|alu|Mux19~0_combout\) # ((!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux19~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~26_combout\,
	combout => \mips_cpu|dp|alu|Mux19~1_combout\);

-- Location: FF_X28_Y21_N29
\mips_cpu|dp|EX_MEM|q[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux19~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(49));

-- Location: FF_X24_Y20_N3
\mips_cpu|dp|MEM_WB|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(49),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(17));

-- Location: LCCOMB_X27_Y21_N22
\mips_cpu|dp|MEM_WB|q[49]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[49]~22_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(12)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(12),
	datab => \Timer|CompareR\(12),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[49]~22_combout\);

-- Location: FF_X27_Y21_N23
\mips_cpu|dp|MEM_WB|q[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[49]~22_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(12),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(49));

-- Location: LCCOMB_X24_Y20_N2
\mips_cpu|dp|ID_EX|q[59]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[59]~31_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(49)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(17),
	datad => \mips_cpu|dp|MEM_WB|q\(49),
	combout => \mips_cpu|dp|ID_EX|q[59]~31_combout\);

-- Location: LCCOMB_X22_Y19_N4
\mips_cpu|dp|wd_mux|y[12]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[12]~31_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(12))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[59]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(12),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|ID_EX|q[59]~31_combout\,
	combout => \mips_cpu|dp|wd_mux|y[12]~31_combout\);

-- Location: FF_X11_Y19_N31
\mips_cpu|dp|rf|R19[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[12]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(12));

-- Location: LCCOMB_X11_Y19_N30
\mips_cpu|dp|rf|Mux19~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~16_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R27\(12)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R19\(12))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R19\(12),
	datad => \mips_cpu|dp|rf|R27\(12),
	combout => \mips_cpu|dp|rf|Mux19~16_combout\);

-- Location: LCCOMB_X12_Y19_N26
\mips_cpu|dp|rf|Mux19~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~17_combout\ = (\mips_cpu|dp|rf|Mux19~16_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\) # ((\mips_cpu|dp|rf|R31\(12))))) # (!\mips_cpu|dp|rf|Mux19~16_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & 
-- ((\mips_cpu|dp|rf|R23\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux19~16_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R31\(12),
	datad => \mips_cpu|dp|rf|R23\(12),
	combout => \mips_cpu|dp|rf|Mux19~17_combout\);

-- Location: LCCOMB_X16_Y16_N28
\mips_cpu|dp|rf|Mux19~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R25\(12)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R17\(12))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(12),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R25\(12),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux19~9_combout\);

-- Location: LCCOMB_X19_Y16_N24
\mips_cpu|dp|rf|Mux19~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~10_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux19~9_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux19~9_combout\ & (\mips_cpu|dp|rf|R29\(12))) # 
-- (!\mips_cpu|dp|rf|Mux19~9_combout\ & ((\mips_cpu|dp|rf|R21\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(12),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R21\(12),
	datad => \mips_cpu|dp|rf|Mux19~9_combout\,
	combout => \mips_cpu|dp|rf|Mux19~10_combout\);

-- Location: LCCOMB_X12_Y16_N30
\mips_cpu|dp|rf|Mux19~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~11_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R18\(12))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R22\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R18\(12),
	datad => \mips_cpu|dp|rf|R22\(12),
	combout => \mips_cpu|dp|rf|Mux19~11_combout\);

-- Location: LCCOMB_X11_Y16_N26
\mips_cpu|dp|rf|Mux19~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~12_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux19~11_combout\ & ((\mips_cpu|dp|rf|R30\(12)))) # (!\mips_cpu|dp|rf|Mux19~11_combout\ & (\mips_cpu|dp|rf|R26\(12))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ 
-- & (((\mips_cpu|dp|rf|Mux19~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R26\(12),
	datac => \mips_cpu|dp|rf|R30\(12),
	datad => \mips_cpu|dp|rf|Mux19~11_combout\,
	combout => \mips_cpu|dp|rf|Mux19~12_combout\);

-- Location: LCCOMB_X12_Y20_N18
\mips_cpu|dp|rf|Mux19~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R16\(12)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R20\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R20\(12),
	datac => \mips_cpu|dp|rf|R16\(12),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux19~13_combout\);

-- Location: LCCOMB_X11_Y20_N14
\mips_cpu|dp|rf|Mux19~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux19~13_combout\ & ((\mips_cpu|dp|rf|R28\(12)))) # (!\mips_cpu|dp|rf|Mux19~13_combout\ & (\mips_cpu|dp|rf|R24\(12))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ 
-- & (((\mips_cpu|dp|rf|Mux19~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R24\(12),
	datac => \mips_cpu|dp|rf|R28\(12),
	datad => \mips_cpu|dp|rf|Mux19~13_combout\,
	combout => \mips_cpu|dp|rf|Mux19~14_combout\);

-- Location: LCCOMB_X19_Y24_N20
\mips_cpu|dp|rf|Mux19~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~15_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|Mux19~12_combout\)) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux19~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux19~12_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|Mux19~14_combout\,
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux19~15_combout\);

-- Location: LCCOMB_X19_Y24_N30
\mips_cpu|dp|rf|Mux19~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~18_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux19~15_combout\ & (\mips_cpu|dp|rf|Mux19~17_combout\)) # (!\mips_cpu|dp|rf|Mux19~15_combout\ & ((\mips_cpu|dp|rf|Mux19~10_combout\))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux19~17_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|Mux19~10_combout\,
	datad => \mips_cpu|dp|rf|Mux19~15_combout\,
	combout => \mips_cpu|dp|rf|Mux19~18_combout\);

-- Location: LCCOMB_X21_Y24_N28
\mips_cpu|dp|rf|Mux19~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R9\(12)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R8\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(12),
	datad => \mips_cpu|dp|rf|R9\(12),
	combout => \mips_cpu|dp|rf|Mux19~6_combout\);

-- Location: LCCOMB_X22_Y24_N28
\mips_cpu|dp|rf|Mux19~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~7_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux19~6_combout\ & ((\mips_cpu|dp|rf|R11\(12)))) # (!\mips_cpu|dp|rf|Mux19~6_combout\ & (\mips_cpu|dp|rf|R10\(12))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(12),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R11\(12),
	datad => \mips_cpu|dp|rf|Mux19~6_combout\,
	combout => \mips_cpu|dp|rf|Mux19~7_combout\);

-- Location: LCCOMB_X17_Y20_N22
\mips_cpu|dp|rf|Mux19~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R14\(12)) # ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|R12\(12) & 
-- !\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(12),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R12\(12),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux19~4_combout\);

-- Location: LCCOMB_X19_Y24_N24
\mips_cpu|dp|rf|Mux19~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~5_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux19~4_combout\ & (\mips_cpu|dp|rf|R15\(12))) # (!\mips_cpu|dp|rf|Mux19~4_combout\ & ((\mips_cpu|dp|rf|R13\(12)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(12),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R13\(12),
	datad => \mips_cpu|dp|rf|Mux19~4_combout\,
	combout => \mips_cpu|dp|rf|Mux19~5_combout\);

-- Location: LCCOMB_X19_Y24_N18
\mips_cpu|dp|rf|Mux19~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~8_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux7~0_combout\)))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux19~5_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux19~7_combout\,
	datab => \mips_cpu|dp|rf|Mux7~4_combout\,
	datac => \mips_cpu|dp|rf|Mux7~0_combout\,
	datad => \mips_cpu|dp|rf|Mux19~5_combout\,
	combout => \mips_cpu|dp|rf|Mux19~8_combout\);

-- Location: LCCOMB_X17_Y20_N20
\mips_cpu|dp|rf|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|R6\(12)) # (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R4\(12) & 
-- ((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(12),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(12),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux19~0_combout\);

-- Location: LCCOMB_X15_Y20_N22
\mips_cpu|dp|rf|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~1_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux19~0_combout\ & (\mips_cpu|dp|rf|R7\(12))) # (!\mips_cpu|dp|rf|Mux19~0_combout\ & ((\mips_cpu|dp|rf|R5\(12)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R7\(12),
	datac => \mips_cpu|dp|rf|R5\(12),
	datad => \mips_cpu|dp|rf|Mux19~0_combout\,
	combout => \mips_cpu|dp|rf|Mux19~1_combout\);

-- Location: LCCOMB_X15_Y24_N2
\mips_cpu|dp|rf|Mux19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~2_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux19~1_combout\) # ((!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|Mux7~2_combout\ & \mips_cpu|dp|rf|R1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~3_combout\,
	datab => \mips_cpu|dp|rf|Mux19~1_combout\,
	datac => \mips_cpu|dp|rf|Mux7~2_combout\,
	datad => \mips_cpu|dp|rf|R1\(12),
	combout => \mips_cpu|dp|rf|Mux19~2_combout\);

-- Location: LCCOMB_X19_Y24_N4
\mips_cpu|dp|rf|Mux19~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~3_combout\ = (\mips_cpu|dp|rf|Mux19~2_combout\ & ((\mips_cpu|dp|rf|R3\(12)) # ((\mips_cpu|dp|rf|Mux7~1_combout\)))) # (!\mips_cpu|dp|rf|Mux19~2_combout\ & (((\mips_cpu|dp|rf|R2\(12) & !\mips_cpu|dp|rf|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(12),
	datab => \mips_cpu|dp|rf|Mux19~2_combout\,
	datac => \mips_cpu|dp|rf|R2\(12),
	datad => \mips_cpu|dp|rf|Mux7~1_combout\,
	combout => \mips_cpu|dp|rf|Mux19~3_combout\);

-- Location: LCCOMB_X19_Y24_N0
\mips_cpu|dp|rf|Mux19~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~19_combout\ = (\mips_cpu|dp|rf|Mux19~8_combout\ & ((\mips_cpu|dp|rf|Mux19~18_combout\) # ((!\mips_cpu|dp|rf|Mux7~4_combout\)))) # (!\mips_cpu|dp|rf|Mux19~8_combout\ & (((\mips_cpu|dp|rf|Mux19~3_combout\ & 
-- \mips_cpu|dp|rf|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux19~18_combout\,
	datab => \mips_cpu|dp|rf|Mux19~8_combout\,
	datac => \mips_cpu|dp|rf|Mux19~3_combout\,
	datad => \mips_cpu|dp|rf|Mux7~4_combout\,
	combout => \mips_cpu|dp|rf|Mux19~19_combout\);

-- Location: LCCOMB_X26_Y17_N30
\mips_cpu|dp|pcmux|y[12]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[12]~20_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|IF_ID|q\(10)) # (\mips_cpu|dp|pcreg|q[14]~1_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd1|y[12]~20_combout\ & 
-- ((!\mips_cpu|dp|pcreg|q[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|y[12]~20_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(10),
	datad => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[12]~20_combout\);

-- Location: LCCOMB_X26_Y16_N28
\mips_cpu|dp|pcmux|y[12]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[12]~21_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|pcmux|y[12]~20_combout\ & (\mips_cpu|dp|rf|Mux19~19_combout\)) # (!\mips_cpu|dp|pcmux|y[12]~20_combout\ & ((\mips_cpu|dp|pcadd2|y[12]~20_combout\))))) # 
-- (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|pcmux|y[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux19~19_combout\,
	datac => \mips_cpu|dp|pcmux|y[12]~20_combout\,
	datad => \mips_cpu|dp|pcadd2|y[12]~20_combout\,
	combout => \mips_cpu|dp|pcmux|y[12]~21_combout\);

-- Location: FF_X26_Y16_N29
\mips_cpu|dp|pcreg|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[12]~21_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(12));

-- Location: FF_X29_Y17_N19
\mips_cpu|dp|IF_ID|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(27));

-- Location: LCCOMB_X29_Y17_N8
\mips_cpu|c|md|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~2_combout\ = (\mips_cpu|dp|IF_ID|q\(27) & (!\mips_cpu|dp|IF_ID|q\(29) & (\mips_cpu|dp|IF_ID|q\(26) & !\mips_cpu|dp|IF_ID|q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(27),
	datab => \mips_cpu|dp|IF_ID|q\(29),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|dp|IF_ID|q\(28),
	combout => \mips_cpu|c|md|Decoder0~2_combout\);

-- Location: LCCOMB_X29_Y16_N24
\mips_cpu|c|md|Decoder0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~4_combout\ = (\mips_cpu|dp|IF_ID|q\(31) & (!\mips_cpu|dp|IF_ID|q\(30) & \mips_cpu|c|md|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(31),
	datac => \mips_cpu|dp|IF_ID|q\(30),
	datad => \mips_cpu|c|md|Decoder0~2_combout\,
	combout => \mips_cpu|c|md|Decoder0~4_combout\);

-- Location: FF_X29_Y16_N25
\mips_cpu|c|ID_EX|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|Decoder0~4_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|hz|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(13));

-- Location: LCCOMB_X29_Y16_N6
\mips_cpu|c|EX_MEM|q[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|EX_MEM|q[4]~feeder_combout\ = \mips_cpu|c|ID_EX|q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|c|ID_EX|q\(13),
	combout => \mips_cpu|c|EX_MEM|q[4]~feeder_combout\);

-- Location: FF_X29_Y16_N7
\mips_cpu|c|EX_MEM|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|EX_MEM|q[4]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|EX_MEM|q\(4));

-- Location: LCCOMB_X29_Y16_N12
\mips_cpu|c|MEM_WB|q[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|MEM_WB|q[0]~feeder_combout\ = \mips_cpu|c|EX_MEM|q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|c|EX_MEM|q\(4),
	combout => \mips_cpu|c|MEM_WB|q[0]~feeder_combout\);

-- Location: FF_X29_Y16_N13
\mips_cpu|c|MEM_WB|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|MEM_WB|q[0]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|MEM_WB|q\(0));

-- Location: FF_X24_Y21_N9
\mips_cpu|dp|MEM_WB|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(48),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(16));

-- Location: LCCOMB_X26_Y21_N16
\mips_cpu|dp|MEM_WB|q[48]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[48]~1_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(11))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(11),
	datab => \Timer|CounterR\(11),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[48]~1_combout\);

-- Location: FF_X26_Y21_N17
\mips_cpu|dp|MEM_WB|q[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|MEM_WB|q[48]~1_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(11),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|MEM_WB|q[54]~48_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(48));

-- Location: LCCOMB_X24_Y21_N8
\mips_cpu|dp|ID_EX|q[58]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[58]~1_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(48)))) # (!\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(16),
	datad => \mips_cpu|dp|MEM_WB|q\(48),
	combout => \mips_cpu|dp|ID_EX|q[58]~1_combout\);

-- Location: LCCOMB_X24_Y21_N24
\mips_cpu|dp|wd_mux|y[11]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[11]~4_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(11)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|ID_EX|q[58]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|ID_EX|q[58]~1_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(11),
	combout => \mips_cpu|dp|wd_mux|y[11]~4_combout\);

-- Location: FF_X21_Y24_N21
\mips_cpu|dp|rf|R10[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[11]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(11));

-- Location: LCCOMB_X21_Y24_N22
\mips_cpu|dp|rf|Mux20~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R9\(11)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R8\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(11),
	datad => \mips_cpu|dp|rf|R9\(11),
	combout => \mips_cpu|dp|rf|Mux20~6_combout\);

-- Location: LCCOMB_X17_Y23_N28
\mips_cpu|dp|rf|Mux20~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~7_combout\ = (\mips_cpu|dp|rf|Mux20~6_combout\ & (((\mips_cpu|dp|rf|R11\(11)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux20~6_combout\ & (\mips_cpu|dp|rf|R10\(11) & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(11),
	datab => \mips_cpu|dp|rf|Mux20~6_combout\,
	datac => \mips_cpu|dp|rf|R11\(11),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux20~7_combout\);

-- Location: LCCOMB_X19_Y23_N28
\mips_cpu|dp|rf|Mux20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R14\(11)) # ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|R12\(11) & 
-- !\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R14\(11),
	datac => \mips_cpu|dp|rf|R12\(11),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux20~4_combout\);

-- Location: LCCOMB_X19_Y21_N18
\mips_cpu|dp|rf|Mux20~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~5_combout\ = (\mips_cpu|dp|rf|Mux20~4_combout\ & ((\mips_cpu|dp|rf|R15\(11)) # ((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux20~4_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & \mips_cpu|dp|rf|R13\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~4_combout\,
	datab => \mips_cpu|dp|rf|R15\(11),
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|R13\(11),
	combout => \mips_cpu|dp|rf|Mux20~5_combout\);

-- Location: LCCOMB_X19_Y21_N28
\mips_cpu|dp|rf|Mux20~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux7~4_combout\) # ((\mips_cpu|dp|rf|Mux20~5_combout\)))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & (!\mips_cpu|dp|rf|Mux7~4_combout\ & 
-- (\mips_cpu|dp|rf|Mux20~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux7~4_combout\,
	datac => \mips_cpu|dp|rf|Mux20~7_combout\,
	datad => \mips_cpu|dp|rf|Mux20~5_combout\,
	combout => \mips_cpu|dp|rf|Mux20~8_combout\);

-- Location: LCCOMB_X15_Y22_N0
\mips_cpu|dp|rf|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|R6\(11)) # (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R4\(11) & 
-- ((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R4\(11),
	datac => \mips_cpu|dp|rf|R6\(11),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux20~0_combout\);

-- Location: LCCOMB_X15_Y20_N0
\mips_cpu|dp|rf|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~1_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux20~0_combout\ & (\mips_cpu|dp|rf|R7\(11))) # (!\mips_cpu|dp|rf|Mux20~0_combout\ & ((\mips_cpu|dp|rf|R5\(11)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R7\(11),
	datac => \mips_cpu|dp|rf|R5\(11),
	datad => \mips_cpu|dp|rf|Mux20~0_combout\,
	combout => \mips_cpu|dp|rf|Mux20~1_combout\);

-- Location: LCCOMB_X19_Y22_N10
\mips_cpu|dp|rf|Mux20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~2_combout\ = (\mips_cpu|dp|rf|Mux7~2_combout\ & ((\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|Mux20~1_combout\)) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|R1\(11)))))) # (!\mips_cpu|dp|rf|Mux7~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~2_combout\,
	datab => \mips_cpu|dp|rf|Mux7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux20~1_combout\,
	datad => \mips_cpu|dp|rf|R1\(11),
	combout => \mips_cpu|dp|rf|Mux20~2_combout\);

-- Location: LCCOMB_X19_Y22_N30
\mips_cpu|dp|rf|Mux20~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~3_combout\ = (\mips_cpu|dp|rf|Mux20~2_combout\ & ((\mips_cpu|dp|rf|Mux7~1_combout\) # ((\mips_cpu|dp|rf|R3\(11))))) # (!\mips_cpu|dp|rf|Mux20~2_combout\ & (!\mips_cpu|dp|rf|Mux7~1_combout\ & (\mips_cpu|dp|rf|R2\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~2_combout\,
	datab => \mips_cpu|dp|rf|Mux7~1_combout\,
	datac => \mips_cpu|dp|rf|R2\(11),
	datad => \mips_cpu|dp|rf|R3\(11),
	combout => \mips_cpu|dp|rf|Mux20~3_combout\);

-- Location: LCCOMB_X10_Y17_N16
\mips_cpu|dp|rf|Mux20~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~9_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R25\(11)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R17\(11) & 
-- ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(11),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R25\(11),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux20~9_combout\);

-- Location: LCCOMB_X14_Y17_N0
\mips_cpu|dp|rf|Mux20~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~10_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|Mux20~9_combout\)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux20~9_combout\ & ((\mips_cpu|dp|rf|R29\(11)))) # 
-- (!\mips_cpu|dp|rf|Mux20~9_combout\ & (\mips_cpu|dp|rf|R21\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux20~9_combout\,
	datac => \mips_cpu|dp|rf|R21\(11),
	datad => \mips_cpu|dp|rf|R29\(11),
	combout => \mips_cpu|dp|rf|Mux20~10_combout\);

-- Location: LCCOMB_X17_Y15_N30
\mips_cpu|dp|rf|Mux20~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~13_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R16\(11) & !\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R20\(11)) # 
-- ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(11),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R16\(11),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux20~13_combout\);

-- Location: LCCOMB_X20_Y17_N22
\mips_cpu|dp|rf|Mux20~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux20~13_combout\ & (\mips_cpu|dp|rf|R28\(11))) # (!\mips_cpu|dp|rf|Mux20~13_combout\ & ((\mips_cpu|dp|rf|R24\(11)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ 
-- & (\mips_cpu|dp|rf|Mux20~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux20~13_combout\,
	datac => \mips_cpu|dp|rf|R28\(11),
	datad => \mips_cpu|dp|rf|R24\(11),
	combout => \mips_cpu|dp|rf|Mux20~14_combout\);

-- Location: LCCOMB_X19_Y18_N14
\mips_cpu|dp|rf|Mux20~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R18\(11)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\) # 
-- ((\mips_cpu|dp|rf|R22\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R18\(11),
	datad => \mips_cpu|dp|rf|R22\(11),
	combout => \mips_cpu|dp|rf|Mux20~11_combout\);

-- Location: LCCOMB_X20_Y18_N2
\mips_cpu|dp|rf|Mux20~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~12_combout\ = (\mips_cpu|dp|rf|Mux20~11_combout\ & (((\mips_cpu|dp|rf|R30\(11))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\))) # (!\mips_cpu|dp|rf|Mux20~11_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- ((\mips_cpu|dp|rf|R26\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~11_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R30\(11),
	datad => \mips_cpu|dp|rf|R26\(11),
	combout => \mips_cpu|dp|rf|Mux20~12_combout\);

-- Location: LCCOMB_X19_Y21_N22
\mips_cpu|dp|rf|Mux20~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~15_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux20~12_combout\))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux20~14_combout\,
	datac => \mips_cpu|dp|rf|Mux20~12_combout\,
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux20~15_combout\);

-- Location: LCCOMB_X14_Y19_N4
\mips_cpu|dp|rf|Mux20~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R27\(11)) # ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R19\(11) & 
-- \mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R27\(11),
	datac => \mips_cpu|dp|rf|R19\(11),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux20~16_combout\);

-- Location: LCCOMB_X14_Y19_N14
\mips_cpu|dp|rf|Mux20~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~17_combout\ = (\mips_cpu|dp|rf|Mux20~16_combout\ & (((\mips_cpu|dp|rf|R31\(11)) # (\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux20~16_combout\ & (\mips_cpu|dp|rf|R23\(11) & 
-- ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R23\(11),
	datab => \mips_cpu|dp|rf|Mux20~16_combout\,
	datac => \mips_cpu|dp|rf|R31\(11),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux20~17_combout\);

-- Location: LCCOMB_X19_Y21_N0
\mips_cpu|dp|rf|Mux20~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~18_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux20~15_combout\ & ((\mips_cpu|dp|rf|Mux20~17_combout\))) # (!\mips_cpu|dp|rf|Mux20~15_combout\ & (\mips_cpu|dp|rf|Mux20~10_combout\)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux20~10_combout\,
	datac => \mips_cpu|dp|rf|Mux20~15_combout\,
	datad => \mips_cpu|dp|rf|Mux20~17_combout\,
	combout => \mips_cpu|dp|rf|Mux20~18_combout\);

-- Location: LCCOMB_X19_Y21_N10
\mips_cpu|dp|rf|Mux20~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~19_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux20~8_combout\ & ((\mips_cpu|dp|rf|Mux20~18_combout\))) # (!\mips_cpu|dp|rf|Mux20~8_combout\ & (\mips_cpu|dp|rf|Mux20~3_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux7~4_combout\ & (\mips_cpu|dp|rf|Mux20~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~4_combout\,
	datab => \mips_cpu|dp|rf|Mux20~8_combout\,
	datac => \mips_cpu|dp|rf|Mux20~3_combout\,
	datad => \mips_cpu|dp|rf|Mux20~18_combout\,
	combout => \mips_cpu|dp|rf|Mux20~19_combout\);

-- Location: LCCOMB_X24_Y17_N0
\mips_cpu|dp|pcmux|y[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[11]~18_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & (\mips_cpu|c|md|Selector8~1_combout\)) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID|q\(9))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcadd1|y[11]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(9),
	datad => \mips_cpu|dp|pcadd1|y[11]~18_combout\,
	combout => \mips_cpu|dp|pcmux|y[11]~18_combout\);

-- Location: LCCOMB_X26_Y16_N10
\mips_cpu|dp|pcmux|y[11]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[11]~19_combout\ = (\mips_cpu|dp|pcmux|y[11]~18_combout\ & ((\mips_cpu|dp|rf|Mux20~19_combout\) # ((!\mips_cpu|dp|pcreg|q[14]~1_combout\)))) # (!\mips_cpu|dp|pcmux|y[11]~18_combout\ & (((\mips_cpu|dp|pcreg|q[14]~1_combout\ & 
-- \mips_cpu|dp|pcadd2|y[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~19_combout\,
	datab => \mips_cpu|dp|pcmux|y[11]~18_combout\,
	datac => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datad => \mips_cpu|dp|pcadd2|y[11]~18_combout\,
	combout => \mips_cpu|dp|pcmux|y[11]~19_combout\);

-- Location: FF_X26_Y16_N11
\mips_cpu|dp|pcreg|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[11]~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(11));

-- Location: FF_X26_Y17_N17
\mips_cpu|dp|IF_ID|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(8));

-- Location: LCCOMB_X26_Y17_N16
\mips_cpu|dp|pcmux|y[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[10]~16_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID|q\(8)))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd1|y[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|pcadd1|y[10]~16_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(8),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[10]~16_combout\);

-- Location: LCCOMB_X22_Y21_N14
\mips_cpu|dp|pcmux|y[10]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[10]~17_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|pcmux|y[10]~16_combout\ & (\mips_cpu|dp|rf|Mux21~19_combout\)) # (!\mips_cpu|dp|pcmux|y[10]~16_combout\ & ((\mips_cpu|dp|pcadd2|y[10]~16_combout\))))) # 
-- (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (\mips_cpu|dp|pcmux|y[10]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|pcmux|y[10]~16_combout\,
	datac => \mips_cpu|dp|rf|Mux21~19_combout\,
	datad => \mips_cpu|dp|pcadd2|y[10]~16_combout\,
	combout => \mips_cpu|dp|pcmux|y[10]~17_combout\);

-- Location: FF_X22_Y21_N15
\mips_cpu|dp|pcreg|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[10]~17_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(10));

-- Location: FF_X23_Y15_N3
\mips_cpu|dp|IF_ID|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(18));

-- Location: LCCOMB_X28_Y15_N10
\mips_cpu|hz|stall~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|hz|stall~4_combout\ = (\mips_cpu|dp|IF_ID|q\(19) & (\mips_cpu|dp|ID_EX|q\(8) & (\mips_cpu|dp|IF_ID|q\(18) $ (!\mips_cpu|dp|ID_EX|q\(7))))) # (!\mips_cpu|dp|IF_ID|q\(19) & (!\mips_cpu|dp|ID_EX|q\(8) & (\mips_cpu|dp|IF_ID|q\(18) $ 
-- (!\mips_cpu|dp|ID_EX|q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(19),
	datab => \mips_cpu|dp|ID_EX|q\(8),
	datac => \mips_cpu|dp|IF_ID|q\(18),
	datad => \mips_cpu|dp|ID_EX|q\(7),
	combout => \mips_cpu|hz|stall~4_combout\);

-- Location: LCCOMB_X28_Y15_N30
\mips_cpu|hz|stall~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|hz|stall~5_combout\ = (\mips_cpu|hz|stall~3_combout\ & (\mips_cpu|hz|stall~4_combout\ & (\mips_cpu|dp|ID_EX|q\(9) $ (!\mips_cpu|dp|IF_ID|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(9),
	datab => \mips_cpu|dp|IF_ID|q\(20),
	datac => \mips_cpu|hz|stall~3_combout\,
	datad => \mips_cpu|hz|stall~4_combout\,
	combout => \mips_cpu|hz|stall~5_combout\);

-- Location: LCCOMB_X28_Y17_N20
\mips_cpu|hz|stall~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|hz|stall~0_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|ID_EX|q\(6) & (\mips_cpu|dp|IF_ID|q\(21) $ (!\mips_cpu|dp|ID_EX|q\(5))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (!\mips_cpu|dp|ID_EX|q\(6) & (\mips_cpu|dp|IF_ID|q\(21) $ 
-- (!\mips_cpu|dp|ID_EX|q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|ID_EX|q\(6),
	datad => \mips_cpu|dp|ID_EX|q\(5),
	combout => \mips_cpu|hz|stall~0_combout\);

-- Location: LCCOMB_X28_Y15_N8
\mips_cpu|hz|stall~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|hz|stall~1_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|ID_EX|q\(8) & (\mips_cpu|dp|IF_ID|q\(23) $ (!\mips_cpu|dp|ID_EX|q\(7))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|ID_EX|q\(8) & (\mips_cpu|dp|IF_ID|q\(23) $ 
-- (!\mips_cpu|dp|ID_EX|q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|ID_EX|q\(8),
	datad => \mips_cpu|dp|ID_EX|q\(7),
	combout => \mips_cpu|hz|stall~1_combout\);

-- Location: LCCOMB_X28_Y15_N4
\mips_cpu|hz|stall~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|hz|stall~2_combout\ = (\mips_cpu|hz|stall~0_combout\ & (\mips_cpu|hz|stall~1_combout\ & (\mips_cpu|dp|ID_EX|q\(9) $ (!\mips_cpu|dp|IF_ID|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(9),
	datab => \mips_cpu|hz|stall~0_combout\,
	datac => \mips_cpu|hz|stall~1_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(25),
	combout => \mips_cpu|hz|stall~2_combout\);

-- Location: LCCOMB_X29_Y16_N0
\mips_cpu|hz|stall~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|hz|stall~6_combout\ = (\reset_ff~q\ & (\mips_cpu|c|ID_EX|q\(13) & ((\mips_cpu|hz|stall~5_combout\) # (\mips_cpu|hz|stall~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|hz|stall~5_combout\,
	datab => \mips_cpu|hz|stall~2_combout\,
	datac => \reset_ff~q\,
	datad => \mips_cpu|c|ID_EX|q\(13),
	combout => \mips_cpu|hz|stall~6_combout\);

-- Location: FF_X24_Y17_N17
\mips_cpu|dp|IF_ID_pcplus4|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[9]~14_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(9));

-- Location: LCCOMB_X24_Y22_N18
\mips_cpu|dp|wd_mux|y[9]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[9]~6_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(9))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[56]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(9),
	datad => \mips_cpu|dp|ID_EX|q[56]~3_combout\,
	combout => \mips_cpu|dp|wd_mux|y[9]~6_combout\);

-- Location: FF_X22_Y24_N13
\mips_cpu|dp|rf|R9[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[9]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(9));

-- Location: LCCOMB_X21_Y24_N2
\mips_cpu|dp|rf|Mux22~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R9\(9))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R8\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R9\(9),
	datac => \mips_cpu|dp|rf|R8\(9),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux22~6_combout\);

-- Location: LCCOMB_X17_Y23_N22
\mips_cpu|dp|rf|Mux22~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~7_combout\ = (\mips_cpu|dp|rf|Mux22~6_combout\ & (((\mips_cpu|dp|rf|R11\(9)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux22~6_combout\ & (\mips_cpu|dp|rf|R10\(9) & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~6_combout\,
	datab => \mips_cpu|dp|rf|R10\(9),
	datac => \mips_cpu|dp|rf|R11\(9),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux22~7_combout\);

-- Location: LCCOMB_X19_Y23_N6
\mips_cpu|dp|rf|Mux22~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R14\(9))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R12\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(9),
	datad => \mips_cpu|dp|rf|R14\(9),
	combout => \mips_cpu|dp|rf|Mux22~4_combout\);

-- Location: LCCOMB_X17_Y23_N0
\mips_cpu|dp|rf|Mux22~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~5_combout\ = (\mips_cpu|dp|rf|Mux22~4_combout\ & (((\mips_cpu|dp|rf|R15\(9))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\))) # (!\mips_cpu|dp|rf|Mux22~4_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R13\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~4_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R15\(9),
	datad => \mips_cpu|dp|rf|R13\(9),
	combout => \mips_cpu|dp|rf|Mux22~5_combout\);

-- Location: LCCOMB_X17_Y23_N18
\mips_cpu|dp|rf|Mux22~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~8_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux7~0_combout\)))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux22~5_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~7_combout\,
	datab => \mips_cpu|dp|rf|Mux7~4_combout\,
	datac => \mips_cpu|dp|rf|Mux7~0_combout\,
	datad => \mips_cpu|dp|rf|Mux22~5_combout\,
	combout => \mips_cpu|dp|rf|Mux22~8_combout\);

-- Location: LCCOMB_X15_Y22_N8
\mips_cpu|dp|rf|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|R6\(9)) # (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R4\(9) & 
-- ((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R4\(9),
	datac => \mips_cpu|dp|rf|R6\(9),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux22~0_combout\);

-- Location: LCCOMB_X15_Y20_N28
\mips_cpu|dp|rf|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~1_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux22~0_combout\ & (\mips_cpu|dp|rf|R7\(9))) # (!\mips_cpu|dp|rf|Mux22~0_combout\ & ((\mips_cpu|dp|rf|R5\(9)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R7\(9),
	datac => \mips_cpu|dp|rf|R5\(9),
	datad => \mips_cpu|dp|rf|Mux22~0_combout\,
	combout => \mips_cpu|dp|rf|Mux22~1_combout\);

-- Location: LCCOMB_X21_Y22_N28
\mips_cpu|dp|rf|Mux22~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~2_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux22~1_combout\) # ((!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|R1\(9) & \mips_cpu|dp|rf|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~1_combout\,
	datab => \mips_cpu|dp|rf|Mux7~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(9),
	datad => \mips_cpu|dp|rf|Mux7~2_combout\,
	combout => \mips_cpu|dp|rf|Mux22~2_combout\);

-- Location: LCCOMB_X21_Y22_N16
\mips_cpu|dp|rf|Mux22~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~3_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (((\mips_cpu|dp|rf|Mux22~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux22~2_combout\ & (\mips_cpu|dp|rf|R3\(9))) # (!\mips_cpu|dp|rf|Mux22~2_combout\ & 
-- ((\mips_cpu|dp|rf|R2\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~1_combout\,
	datab => \mips_cpu|dp|rf|R3\(9),
	datac => \mips_cpu|dp|rf|R2\(9),
	datad => \mips_cpu|dp|rf|Mux22~2_combout\,
	combout => \mips_cpu|dp|rf|Mux22~3_combout\);

-- Location: LCCOMB_X17_Y15_N22
\mips_cpu|dp|rf|Mux22~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(9))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R20\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R16\(9),
	datad => \mips_cpu|dp|rf|R20\(9),
	combout => \mips_cpu|dp|rf|Mux22~13_combout\);

-- Location: LCCOMB_X16_Y15_N14
\mips_cpu|dp|rf|Mux22~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux22~13_combout\ & (\mips_cpu|dp|rf|R28\(9))) # (!\mips_cpu|dp|rf|Mux22~13_combout\ & ((\mips_cpu|dp|rf|R24\(9)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux22~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux22~13_combout\,
	datac => \mips_cpu|dp|rf|R28\(9),
	datad => \mips_cpu|dp|rf|R24\(9),
	combout => \mips_cpu|dp|rf|Mux22~14_combout\);

-- Location: LCCOMB_X19_Y18_N18
\mips_cpu|dp|rf|Mux22~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R18\(9)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\) # 
-- ((\mips_cpu|dp|rf|R22\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R18\(9),
	datad => \mips_cpu|dp|rf|R22\(9),
	combout => \mips_cpu|dp|rf|Mux22~11_combout\);

-- Location: LCCOMB_X20_Y18_N18
\mips_cpu|dp|rf|Mux22~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~12_combout\ = (\mips_cpu|dp|rf|Mux22~11_combout\ & (((\mips_cpu|dp|rf|R30\(9))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\))) # (!\mips_cpu|dp|rf|Mux22~11_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R26\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~11_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R30\(9),
	datad => \mips_cpu|dp|rf|R26\(9),
	combout => \mips_cpu|dp|rf|Mux22~12_combout\);

-- Location: LCCOMB_X14_Y15_N0
\mips_cpu|dp|rf|Mux22~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # (\mips_cpu|dp|rf|Mux22~12_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|Mux22~14_combout\ & 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux22~14_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux22~12_combout\,
	combout => \mips_cpu|dp|rf|Mux22~15_combout\);

-- Location: LCCOMB_X14_Y19_N0
\mips_cpu|dp|rf|Mux22~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R27\(9)) # ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R19\(9) & 
-- \mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R27\(9),
	datac => \mips_cpu|dp|rf|R19\(9),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux22~16_combout\);

-- Location: LCCOMB_X14_Y19_N2
\mips_cpu|dp|rf|Mux22~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~17_combout\ = (\mips_cpu|dp|rf|Mux22~16_combout\ & (((\mips_cpu|dp|rf|R31\(9)) # (\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux22~16_combout\ & (\mips_cpu|dp|rf|R23\(9) & ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R23\(9),
	datab => \mips_cpu|dp|rf|Mux22~16_combout\,
	datac => \mips_cpu|dp|rf|R31\(9),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux22~17_combout\);

-- Location: LCCOMB_X10_Y17_N8
\mips_cpu|dp|rf|Mux22~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R25\(9))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R17\(9)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R25\(9),
	datad => \mips_cpu|dp|rf|R17\(9),
	combout => \mips_cpu|dp|rf|Mux22~9_combout\);

-- Location: LCCOMB_X14_Y17_N16
\mips_cpu|dp|rf|Mux22~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~10_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux22~9_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux22~9_combout\ & (\mips_cpu|dp|rf|R29\(9))) # 
-- (!\mips_cpu|dp|rf|Mux22~9_combout\ & ((\mips_cpu|dp|rf|R21\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R29\(9),
	datac => \mips_cpu|dp|rf|R21\(9),
	datad => \mips_cpu|dp|rf|Mux22~9_combout\,
	combout => \mips_cpu|dp|rf|Mux22~10_combout\);

-- Location: LCCOMB_X14_Y15_N18
\mips_cpu|dp|rf|Mux22~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~18_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux22~15_combout\ & (\mips_cpu|dp|rf|Mux22~17_combout\)) # (!\mips_cpu|dp|rf|Mux22~15_combout\ & ((\mips_cpu|dp|rf|Mux22~10_combout\))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|Mux22~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux22~15_combout\,
	datac => \mips_cpu|dp|rf|Mux22~17_combout\,
	datad => \mips_cpu|dp|rf|Mux22~10_combout\,
	combout => \mips_cpu|dp|rf|Mux22~18_combout\);

-- Location: LCCOMB_X14_Y15_N20
\mips_cpu|dp|rf|Mux22~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~19_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux22~8_combout\ & ((\mips_cpu|dp|rf|Mux22~18_combout\))) # (!\mips_cpu|dp|rf|Mux22~8_combout\ & (\mips_cpu|dp|rf|Mux22~3_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux7~4_combout\ & (\mips_cpu|dp|rf|Mux22~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~4_combout\,
	datab => \mips_cpu|dp|rf|Mux22~8_combout\,
	datac => \mips_cpu|dp|rf|Mux22~3_combout\,
	datad => \mips_cpu|dp|rf|Mux22~18_combout\,
	combout => \mips_cpu|dp|rf|Mux22~19_combout\);

-- Location: LCCOMB_X26_Y17_N26
\mips_cpu|dp|pcmux|y[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[9]~14_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID|q\(7)))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd1|y[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|pcadd1|y[9]~14_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(7),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[9]~14_combout\);

-- Location: LCCOMB_X26_Y17_N2
\mips_cpu|dp|pcmux|y[9]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[9]~15_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|pcmux|y[9]~14_combout\ & (\mips_cpu|dp|rf|Mux22~19_combout\)) # (!\mips_cpu|dp|pcmux|y[9]~14_combout\ & ((\mips_cpu|dp|pcadd2|y[9]~14_combout\))))) # 
-- (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|pcmux|y[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~19_combout\,
	datab => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datac => \mips_cpu|dp|pcmux|y[9]~14_combout\,
	datad => \mips_cpu|dp|pcadd2|y[9]~14_combout\,
	combout => \mips_cpu|dp|pcmux|y[9]~15_combout\);

-- Location: FF_X26_Y17_N3
\mips_cpu|dp|pcreg|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[9]~15_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(9));

-- Location: FF_X22_Y16_N17
\mips_cpu|dp|IF_ID|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(6));

-- Location: LCCOMB_X22_Y16_N16
\mips_cpu|dp|pcmux|y[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[8]~12_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID|q\(6)))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd1|y[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|pcadd1|y[8]~12_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(6),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[8]~12_combout\);

-- Location: LCCOMB_X23_Y18_N22
\mips_cpu|dp|pcmux|y[8]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[8]~13_combout\ = (\mips_cpu|dp|pcmux|y[8]~12_combout\ & ((\mips_cpu|dp|rf|Mux23~19_combout\) # ((!\mips_cpu|dp|pcreg|q[14]~1_combout\)))) # (!\mips_cpu|dp|pcmux|y[8]~12_combout\ & (((\mips_cpu|dp|pcreg|q[14]~1_combout\ & 
-- \mips_cpu|dp|pcadd2|y[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|y[8]~12_combout\,
	datab => \mips_cpu|dp|rf|Mux23~19_combout\,
	datac => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datad => \mips_cpu|dp|pcadd2|y[8]~12_combout\,
	combout => \mips_cpu|dp|pcmux|y[8]~13_combout\);

-- Location: FF_X23_Y18_N23
\mips_cpu|dp|pcreg|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[8]~13_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(8));

-- Location: FF_X23_Y15_N17
\mips_cpu|dp|IF_ID|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(16));

-- Location: LCCOMB_X23_Y15_N16
\mips_cpu|dp|ra1_mux|y[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ra1_mux|y[0]~1_combout\ = (\mips_cpu|dp|IF_ID|q\(16)) # (\mips_cpu|dp|comb~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|IF_ID|q\(16),
	datad => \mips_cpu|dp|comb~3_combout\,
	combout => \mips_cpu|dp|ra1_mux|y[0]~1_combout\);

-- Location: LCCOMB_X20_Y16_N20
\mips_cpu|dp|rf|Mux24~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R25\(7)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R17\(7))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R17\(7),
	datac => \mips_cpu|dp|rf|R25\(7),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux24~9_combout\);

-- Location: LCCOMB_X17_Y16_N24
\mips_cpu|dp|rf|Mux24~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~10_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux24~9_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux24~9_combout\ & (\mips_cpu|dp|rf|R29\(7))) # 
-- (!\mips_cpu|dp|rf|Mux24~9_combout\ & ((\mips_cpu|dp|rf|R21\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(7),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R21\(7),
	datad => \mips_cpu|dp|rf|Mux24~9_combout\,
	combout => \mips_cpu|dp|rf|Mux24~10_combout\);

-- Location: LCCOMB_X14_Y19_N20
\mips_cpu|dp|rf|Mux24~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~16_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R27\(7)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R19\(7))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R19\(7),
	datad => \mips_cpu|dp|rf|R27\(7),
	combout => \mips_cpu|dp|rf|Mux24~16_combout\);

-- Location: LCCOMB_X14_Y19_N6
\mips_cpu|dp|rf|Mux24~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~17_combout\ = (\mips_cpu|dp|rf|Mux24~16_combout\ & (((\mips_cpu|dp|rf|R31\(7)) # (\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux24~16_combout\ & (\mips_cpu|dp|rf|R23\(7) & ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux24~16_combout\,
	datab => \mips_cpu|dp|rf|R23\(7),
	datac => \mips_cpu|dp|rf|R31\(7),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux24~17_combout\);

-- Location: LCCOMB_X19_Y18_N22
\mips_cpu|dp|rf|Mux24~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R18\(7) & !\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R22\(7)) # 
-- ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R22\(7),
	datac => \mips_cpu|dp|rf|R18\(7),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux24~11_combout\);

-- Location: LCCOMB_X16_Y18_N6
\mips_cpu|dp|rf|Mux24~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~12_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux24~11_combout\ & (\mips_cpu|dp|rf|R30\(7))) # (!\mips_cpu|dp|rf|Mux24~11_combout\ & ((\mips_cpu|dp|rf|R26\(7)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux24~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux24~11_combout\,
	datac => \mips_cpu|dp|rf|R30\(7),
	datad => \mips_cpu|dp|rf|R26\(7),
	combout => \mips_cpu|dp|rf|Mux24~12_combout\);

-- Location: LCCOMB_X15_Y15_N14
\mips_cpu|dp|rf|Mux24~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R16\(7)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R20\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R20\(7),
	datac => \mips_cpu|dp|rf|R16\(7),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux24~13_combout\);

-- Location: LCCOMB_X16_Y15_N2
\mips_cpu|dp|rf|Mux24~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux24~13_combout\ & ((\mips_cpu|dp|rf|R28\(7)))) # (!\mips_cpu|dp|rf|Mux24~13_combout\ & (\mips_cpu|dp|rf|R24\(7))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux24~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R24\(7),
	datac => \mips_cpu|dp|rf|R28\(7),
	datad => \mips_cpu|dp|rf|Mux24~13_combout\,
	combout => \mips_cpu|dp|rf|Mux24~14_combout\);

-- Location: LCCOMB_X17_Y19_N24
\mips_cpu|dp|rf|Mux24~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|Mux24~12_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- ((\mips_cpu|dp|rf|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|Mux24~12_combout\,
	datad => \mips_cpu|dp|rf|Mux24~14_combout\,
	combout => \mips_cpu|dp|rf|Mux24~15_combout\);

-- Location: LCCOMB_X20_Y19_N18
\mips_cpu|dp|rf|Mux24~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~18_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux24~15_combout\ & ((\mips_cpu|dp|rf|Mux24~17_combout\))) # (!\mips_cpu|dp|rf|Mux24~15_combout\ & (\mips_cpu|dp|rf|Mux24~10_combout\)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux24~10_combout\,
	datac => \mips_cpu|dp|rf|Mux24~17_combout\,
	datad => \mips_cpu|dp|rf|Mux24~15_combout\,
	combout => \mips_cpu|dp|rf|Mux24~18_combout\);

-- Location: LCCOMB_X15_Y22_N4
\mips_cpu|dp|rf|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|R6\(7)) # (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R4\(7) & 
-- ((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R4\(7),
	datac => \mips_cpu|dp|rf|R6\(7),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux24~0_combout\);

-- Location: LCCOMB_X15_Y20_N24
\mips_cpu|dp|rf|Mux24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~1_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux24~0_combout\ & (\mips_cpu|dp|rf|R7\(7))) # (!\mips_cpu|dp|rf|Mux24~0_combout\ & ((\mips_cpu|dp|rf|R5\(7)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R7\(7),
	datac => \mips_cpu|dp|rf|R5\(7),
	datad => \mips_cpu|dp|rf|Mux24~0_combout\,
	combout => \mips_cpu|dp|rf|Mux24~1_combout\);

-- Location: LCCOMB_X19_Y20_N20
\mips_cpu|dp|rf|Mux24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~2_combout\ = (\mips_cpu|dp|rf|Mux7~2_combout\ & ((\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux24~1_combout\))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (\mips_cpu|dp|rf|R1\(7))))) # (!\mips_cpu|dp|rf|Mux7~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(7),
	datab => \mips_cpu|dp|rf|Mux24~1_combout\,
	datac => \mips_cpu|dp|rf|Mux7~2_combout\,
	datad => \mips_cpu|dp|rf|Mux7~3_combout\,
	combout => \mips_cpu|dp|rf|Mux24~2_combout\);

-- Location: LCCOMB_X19_Y20_N0
\mips_cpu|dp|rf|Mux24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~3_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (((\mips_cpu|dp|rf|Mux24~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux24~2_combout\ & (\mips_cpu|dp|rf|R3\(7))) # (!\mips_cpu|dp|rf|Mux24~2_combout\ & 
-- ((\mips_cpu|dp|rf|R2\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~1_combout\,
	datab => \mips_cpu|dp|rf|R3\(7),
	datac => \mips_cpu|dp|rf|R2\(7),
	datad => \mips_cpu|dp|rf|Mux24~2_combout\,
	combout => \mips_cpu|dp|rf|Mux24~3_combout\);

-- Location: LCCOMB_X21_Y24_N4
\mips_cpu|dp|rf|Mux24~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R9\(7)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R8\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(7),
	datad => \mips_cpu|dp|rf|R9\(7),
	combout => \mips_cpu|dp|rf|Mux24~6_combout\);

-- Location: LCCOMB_X15_Y23_N2
\mips_cpu|dp|rf|Mux24~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~7_combout\ = (\mips_cpu|dp|rf|Mux24~6_combout\ & (((\mips_cpu|dp|rf|R11\(7))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux24~6_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R10\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux24~6_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R11\(7),
	datad => \mips_cpu|dp|rf|R10\(7),
	combout => \mips_cpu|dp|rf|Mux24~7_combout\);

-- Location: LCCOMB_X12_Y23_N8
\mips_cpu|dp|rf|Mux24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R14\(7))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R12\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(7),
	datad => \mips_cpu|dp|rf|R14\(7),
	combout => \mips_cpu|dp|rf|Mux24~4_combout\);

-- Location: LCCOMB_X20_Y19_N6
\mips_cpu|dp|rf|Mux24~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~5_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux24~4_combout\ & ((\mips_cpu|dp|rf|R15\(7)))) # (!\mips_cpu|dp|rf|Mux24~4_combout\ & (\mips_cpu|dp|rf|R13\(7))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R13\(7),
	datac => \mips_cpu|dp|rf|R15\(7),
	datad => \mips_cpu|dp|rf|Mux24~4_combout\,
	combout => \mips_cpu|dp|rf|Mux24~5_combout\);

-- Location: LCCOMB_X20_Y19_N0
\mips_cpu|dp|rf|Mux24~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~8_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux7~0_combout\)))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux24~5_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~4_combout\,
	datab => \mips_cpu|dp|rf|Mux24~7_combout\,
	datac => \mips_cpu|dp|rf|Mux7~0_combout\,
	datad => \mips_cpu|dp|rf|Mux24~5_combout\,
	combout => \mips_cpu|dp|rf|Mux24~8_combout\);

-- Location: LCCOMB_X20_Y19_N4
\mips_cpu|dp|rf|Mux24~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~19_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux24~8_combout\ & (\mips_cpu|dp|rf|Mux24~18_combout\)) # (!\mips_cpu|dp|rf|Mux24~8_combout\ & ((\mips_cpu|dp|rf|Mux24~3_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~4_combout\,
	datab => \mips_cpu|dp|rf|Mux24~18_combout\,
	datac => \mips_cpu|dp|rf|Mux24~3_combout\,
	datad => \mips_cpu|dp|rf|Mux24~8_combout\,
	combout => \mips_cpu|dp|rf|Mux24~19_combout\);

-- Location: LCCOMB_X26_Y16_N18
\mips_cpu|dp|pcmux|y[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[7]~10_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID|q\(5))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcadd1|y[7]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(5),
	datab => \mips_cpu|dp|pcadd1|y[7]~10_combout\,
	datac => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[7]~10_combout\);

-- Location: LCCOMB_X26_Y16_N0
\mips_cpu|dp|pcmux|y[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[7]~11_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|pcmux|y[7]~10_combout\ & (\mips_cpu|dp|rf|Mux24~19_combout\)) # (!\mips_cpu|dp|pcmux|y[7]~10_combout\ & ((\mips_cpu|dp|pcadd2|y[7]~10_combout\))))) # 
-- (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|pcmux|y[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux24~19_combout\,
	datac => \mips_cpu|dp|pcadd2|y[7]~10_combout\,
	datad => \mips_cpu|dp|pcmux|y[7]~10_combout\,
	combout => \mips_cpu|dp|pcmux|y[7]~11_combout\);

-- Location: FF_X26_Y16_N1
\mips_cpu|dp|pcreg|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[7]~11_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(7));

-- Location: FF_X26_Y17_N11
\mips_cpu|dp|IF_ID|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(4));

-- Location: LCCOMB_X26_Y17_N10
\mips_cpu|dp|pcmux|y[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[6]~8_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|IF_ID|q\(4)) # (\mips_cpu|dp|pcreg|q[14]~1_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd1|y[6]~8_combout\ & 
-- ((!\mips_cpu|dp|pcreg|q[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|y[6]~8_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(4),
	datad => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[6]~8_combout\);

-- Location: LCCOMB_X23_Y21_N30
\mips_cpu|dp|pcmux|y[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[6]~9_combout\ = (\mips_cpu|dp|pcmux|y[6]~8_combout\ & (((\mips_cpu|dp|rf|Mux25~19_combout\)) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\))) # (!\mips_cpu|dp|pcmux|y[6]~8_combout\ & (\mips_cpu|dp|pcreg|q[14]~1_combout\ & 
-- ((\mips_cpu|dp|pcadd2|y[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|y[6]~8_combout\,
	datab => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datac => \mips_cpu|dp|rf|Mux25~19_combout\,
	datad => \mips_cpu|dp|pcadd2|y[6]~8_combout\,
	combout => \mips_cpu|dp|pcmux|y[6]~9_combout\);

-- Location: FF_X23_Y21_N31
\mips_cpu|dp|pcreg|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[6]~9_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(6));

-- Location: FF_X21_Y18_N9
\mips_cpu|dp|IF_ID|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(17));

-- Location: LCCOMB_X21_Y18_N8
\mips_cpu|dp|ra1_mux|y[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ra1_mux|y[1]~0_combout\ = (\mips_cpu|dp|IF_ID|q\(17)) # (\mips_cpu|dp|comb~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|IF_ID|q\(17),
	datad => \mips_cpu|dp|comb~3_combout\,
	combout => \mips_cpu|dp|ra1_mux|y[1]~0_combout\);

-- Location: LCCOMB_X14_Y23_N30
\mips_cpu|dp|rf|Mux26~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R9\(5)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R8\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(5),
	datad => \mips_cpu|dp|rf|R9\(5),
	combout => \mips_cpu|dp|rf|Mux26~6_combout\);

-- Location: LCCOMB_X15_Y23_N6
\mips_cpu|dp|rf|Mux26~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~7_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux26~6_combout\ & (\mips_cpu|dp|rf|R11\(5))) # (!\mips_cpu|dp|rf|Mux26~6_combout\ & ((\mips_cpu|dp|rf|R10\(5)))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux26~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux26~6_combout\,
	datac => \mips_cpu|dp|rf|R11\(5),
	datad => \mips_cpu|dp|rf|R10\(5),
	combout => \mips_cpu|dp|rf|Mux26~7_combout\);

-- Location: LCCOMB_X19_Y23_N24
\mips_cpu|dp|rf|Mux26~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R14\(5))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R12\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(5),
	datad => \mips_cpu|dp|rf|R14\(5),
	combout => \mips_cpu|dp|rf|Mux26~4_combout\);

-- Location: LCCOMB_X21_Y15_N24
\mips_cpu|dp|rf|Mux26~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~5_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux26~4_combout\ & ((\mips_cpu|dp|rf|R15\(5)))) # (!\mips_cpu|dp|rf|Mux26~4_combout\ & (\mips_cpu|dp|rf|R13\(5))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux26~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux26~4_combout\,
	datac => \mips_cpu|dp|rf|R13\(5),
	datad => \mips_cpu|dp|rf|R15\(5),
	combout => \mips_cpu|dp|rf|Mux26~5_combout\);

-- Location: LCCOMB_X17_Y19_N18
\mips_cpu|dp|rf|Mux26~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & (((\mips_cpu|dp|rf|Mux26~5_combout\) # (\mips_cpu|dp|rf|Mux7~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux26~7_combout\ & 
-- ((!\mips_cpu|dp|rf|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~7_combout\,
	datab => \mips_cpu|dp|rf|Mux26~5_combout\,
	datac => \mips_cpu|dp|rf|Mux7~0_combout\,
	datad => \mips_cpu|dp|rf|Mux7~4_combout\,
	combout => \mips_cpu|dp|rf|Mux26~8_combout\);

-- Location: LCCOMB_X14_Y20_N16
\mips_cpu|dp|rf|Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~0_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R6\(5))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R4\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(5),
	datad => \mips_cpu|dp|rf|R4\(5),
	combout => \mips_cpu|dp|rf|Mux26~0_combout\);

-- Location: LCCOMB_X15_Y20_N12
\mips_cpu|dp|rf|Mux26~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~1_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux26~0_combout\ & (\mips_cpu|dp|rf|R7\(5))) # (!\mips_cpu|dp|rf|Mux26~0_combout\ & ((\mips_cpu|dp|rf|R5\(5)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R7\(5),
	datac => \mips_cpu|dp|rf|R5\(5),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|rf|Mux26~1_combout\);

-- Location: LCCOMB_X19_Y20_N8
\mips_cpu|dp|rf|Mux26~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~2_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux26~1_combout\) # ((!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|Mux7~2_combout\ & \mips_cpu|dp|rf|R1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~1_combout\,
	datab => \mips_cpu|dp|rf|Mux7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux7~2_combout\,
	datad => \mips_cpu|dp|rf|R1\(5),
	combout => \mips_cpu|dp|rf|Mux26~2_combout\);

-- Location: LCCOMB_X19_Y20_N28
\mips_cpu|dp|rf|Mux26~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~3_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (\mips_cpu|dp|rf|Mux26~2_combout\)) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux26~2_combout\ & ((\mips_cpu|dp|rf|R3\(5)))) # (!\mips_cpu|dp|rf|Mux26~2_combout\ & 
-- (\mips_cpu|dp|rf|R2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~1_combout\,
	datab => \mips_cpu|dp|rf|Mux26~2_combout\,
	datac => \mips_cpu|dp|rf|R2\(5),
	datad => \mips_cpu|dp|rf|R3\(5),
	combout => \mips_cpu|dp|rf|Mux26~3_combout\);

-- Location: LCCOMB_X20_Y16_N12
\mips_cpu|dp|rf|Mux26~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R25\(5)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R17\(5))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R17\(5),
	datac => \mips_cpu|dp|rf|R25\(5),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux26~9_combout\);

-- Location: LCCOMB_X17_Y16_N20
\mips_cpu|dp|rf|Mux26~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~10_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux26~9_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux26~9_combout\ & (\mips_cpu|dp|rf|R29\(5))) # 
-- (!\mips_cpu|dp|rf|Mux26~9_combout\ & ((\mips_cpu|dp|rf|R21\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(5),
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R21\(5),
	datad => \mips_cpu|dp|rf|Mux26~9_combout\,
	combout => \mips_cpu|dp|rf|Mux26~10_combout\);

-- Location: LCCOMB_X14_Y19_N16
\mips_cpu|dp|rf|Mux26~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R27\(5)) # ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R19\(5) & 
-- \mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R27\(5),
	datac => \mips_cpu|dp|rf|R19\(5),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux26~16_combout\);

-- Location: LCCOMB_X14_Y19_N18
\mips_cpu|dp|rf|Mux26~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~17_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|Mux26~16_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux26~16_combout\ & ((\mips_cpu|dp|rf|R31\(5)))) # 
-- (!\mips_cpu|dp|rf|Mux26~16_combout\ & (\mips_cpu|dp|rf|R23\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R23\(5),
	datac => \mips_cpu|dp|rf|R31\(5),
	datad => \mips_cpu|dp|rf|Mux26~16_combout\,
	combout => \mips_cpu|dp|rf|Mux26~17_combout\);

-- Location: LCCOMB_X12_Y16_N18
\mips_cpu|dp|rf|Mux26~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~11_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R18\(5))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R22\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R18\(5),
	datad => \mips_cpu|dp|rf|R22\(5),
	combout => \mips_cpu|dp|rf|Mux26~11_combout\);

-- Location: LCCOMB_X16_Y18_N22
\mips_cpu|dp|rf|Mux26~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~12_combout\ = (\mips_cpu|dp|rf|Mux26~11_combout\ & (((\mips_cpu|dp|rf|R30\(5)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux26~11_combout\ & (\mips_cpu|dp|rf|R26\(5) & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~11_combout\,
	datab => \mips_cpu|dp|rf|R26\(5),
	datac => \mips_cpu|dp|rf|R30\(5),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux26~12_combout\);

-- Location: LCCOMB_X15_Y15_N6
\mips_cpu|dp|rf|Mux26~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~13_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|rf|R16\(5) & !\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R20\(5)) # 
-- ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R20\(5),
	datac => \mips_cpu|dp|rf|R16\(5),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux26~13_combout\);

-- Location: LCCOMB_X16_Y15_N30
\mips_cpu|dp|rf|Mux26~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux26~13_combout\ & (\mips_cpu|dp|rf|R28\(5))) # (!\mips_cpu|dp|rf|Mux26~13_combout\ & ((\mips_cpu|dp|rf|R24\(5)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux26~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux26~13_combout\,
	datac => \mips_cpu|dp|rf|R28\(5),
	datad => \mips_cpu|dp|rf|R24\(5),
	combout => \mips_cpu|dp|rf|Mux26~14_combout\);

-- Location: LCCOMB_X17_Y19_N28
\mips_cpu|dp|rf|Mux26~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~15_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|Mux26~12_combout\)) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux26~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~12_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux26~14_combout\,
	combout => \mips_cpu|dp|rf|Mux26~15_combout\);

-- Location: LCCOMB_X17_Y19_N6
\mips_cpu|dp|rf|Mux26~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~18_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux26~15_combout\ & ((\mips_cpu|dp|rf|Mux26~17_combout\))) # (!\mips_cpu|dp|rf|Mux26~15_combout\ & (\mips_cpu|dp|rf|Mux26~10_combout\)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~10_combout\,
	datab => \mips_cpu|dp|rf|Mux26~17_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux26~15_combout\,
	combout => \mips_cpu|dp|rf|Mux26~18_combout\);

-- Location: LCCOMB_X17_Y19_N16
\mips_cpu|dp|rf|Mux26~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~19_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux26~8_combout\ & ((\mips_cpu|dp|rf|Mux26~18_combout\))) # (!\mips_cpu|dp|rf|Mux26~8_combout\ & (\mips_cpu|dp|rf|Mux26~3_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux7~4_combout\ & (\mips_cpu|dp|rf|Mux26~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~4_combout\,
	datab => \mips_cpu|dp|rf|Mux26~8_combout\,
	datac => \mips_cpu|dp|rf|Mux26~3_combout\,
	datad => \mips_cpu|dp|rf|Mux26~18_combout\,
	combout => \mips_cpu|dp|rf|Mux26~19_combout\);

-- Location: LCCOMB_X26_Y17_N24
\mips_cpu|dp|pcmux|y[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[5]~6_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|IF_ID|q\(3)) # (\mips_cpu|dp|pcreg|q[14]~1_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd1|y[5]~6_combout\ & 
-- ((!\mips_cpu|dp|pcreg|q[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|y[5]~6_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(3),
	datad => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[5]~6_combout\);

-- Location: LCCOMB_X26_Y17_N8
\mips_cpu|dp|pcmux|y[5]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[5]~7_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|pcmux|y[5]~6_combout\ & (\mips_cpu|dp|rf|Mux26~19_combout\)) # (!\mips_cpu|dp|pcmux|y[5]~6_combout\ & ((\mips_cpu|dp|pcadd2|y[5]~6_combout\))))) # 
-- (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|pcmux|y[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~19_combout\,
	datab => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datac => \mips_cpu|dp|pcadd2|y[5]~6_combout\,
	datad => \mips_cpu|dp|pcmux|y[5]~6_combout\,
	combout => \mips_cpu|dp|pcmux|y[5]~7_combout\);

-- Location: FF_X26_Y17_N9
\mips_cpu|dp|pcreg|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[5]~7_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(5));

-- Location: FF_X23_Y15_N13
\mips_cpu|dp|IF_ID|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(19));

-- Location: LCCOMB_X23_Y15_N30
\mips_cpu|dp|rf|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~0_combout\ = (\mips_cpu|dp|comb~3_combout\) # ((\mips_cpu|dp|IF_ID|q\(20)) # ((\mips_cpu|dp|IF_ID|q\(19) & \mips_cpu|dp|IF_ID|q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(19),
	datab => \mips_cpu|dp|comb~3_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(20),
	datad => \mips_cpu|dp|IF_ID|q\(18),
	combout => \mips_cpu|dp|rf|Mux7~0_combout\);

-- Location: LCCOMB_X12_Y18_N8
\mips_cpu|dp|rf|Mux27~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R18\(4))))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\) # 
-- ((\mips_cpu|dp|rf|R22\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R22\(4),
	datad => \mips_cpu|dp|rf|R18\(4),
	combout => \mips_cpu|dp|rf|Mux27~9_combout\);

-- Location: LCCOMB_X16_Y18_N0
\mips_cpu|dp|rf|Mux27~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~10_combout\ = (\mips_cpu|dp|rf|Mux27~9_combout\ & (((\mips_cpu|dp|rf|R30\(4))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\))) # (!\mips_cpu|dp|rf|Mux27~9_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R26\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~9_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(4),
	datad => \mips_cpu|dp|rf|R30\(4),
	combout => \mips_cpu|dp|rf|Mux27~10_combout\);

-- Location: LCCOMB_X10_Y22_N12
\mips_cpu|dp|rf|Mux27~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (((\mips_cpu|dp|rf|R27\(4)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R19\(4) & 
-- ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(4),
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R27\(4),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux27~16_combout\);

-- Location: LCCOMB_X10_Y21_N16
\mips_cpu|dp|rf|Mux27~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~17_combout\ = (\mips_cpu|dp|rf|Mux27~16_combout\ & ((\mips_cpu|dp|rf|R31\(4)) # ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux27~16_combout\ & (((\mips_cpu|dp|rf|R23\(4) & !\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~16_combout\,
	datab => \mips_cpu|dp|rf|R31\(4),
	datac => \mips_cpu|dp|rf|R23\(4),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux27~17_combout\);

-- Location: LCCOMB_X15_Y15_N24
\mips_cpu|dp|rf|Mux27~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R16\(4)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R20\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R20\(4),
	datad => \mips_cpu|dp|rf|R16\(4),
	combout => \mips_cpu|dp|rf|Mux27~13_combout\);

-- Location: LCCOMB_X15_Y17_N28
\mips_cpu|dp|rf|Mux27~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~14_combout\ = (\mips_cpu|dp|rf|Mux27~13_combout\ & ((\mips_cpu|dp|rf|R28\(4)) # ((!\mips_cpu|dp|ra1_mux|y[3]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux27~13_combout\ & (((\mips_cpu|dp|rf|R24\(4) & \mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(4),
	datab => \mips_cpu|dp|rf|Mux27~13_combout\,
	datac => \mips_cpu|dp|rf|R24\(4),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux27~14_combout\);

-- Location: LCCOMB_X20_Y16_N18
\mips_cpu|dp|rf|Mux27~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R25\(4))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R17\(4)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (((\mips_cpu|dp|ra1_mux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|R25\(4),
	datac => \mips_cpu|dp|rf|R17\(4),
	datad => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux27~11_combout\);

-- Location: LCCOMB_X19_Y16_N14
\mips_cpu|dp|rf|Mux27~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~12_combout\ = (\mips_cpu|dp|rf|Mux27~11_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\) # ((\mips_cpu|dp|rf|R29\(4))))) # (!\mips_cpu|dp|rf|Mux27~11_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R21\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~11_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R29\(4),
	datad => \mips_cpu|dp|rf|R21\(4),
	combout => \mips_cpu|dp|rf|Mux27~12_combout\);

-- Location: LCCOMB_X19_Y17_N2
\mips_cpu|dp|rf|Mux27~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~15_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\) # (\mips_cpu|dp|rf|Mux27~12_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|Mux27~14_combout\ & 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~14_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux27~12_combout\,
	combout => \mips_cpu|dp|rf|Mux27~15_combout\);

-- Location: LCCOMB_X19_Y17_N20
\mips_cpu|dp|rf|Mux27~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~18_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux27~15_combout\ & ((\mips_cpu|dp|rf|Mux27~17_combout\))) # (!\mips_cpu|dp|rf|Mux27~15_combout\ & (\mips_cpu|dp|rf|Mux27~10_combout\)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~10_combout\,
	datab => \mips_cpu|dp|rf|Mux27~17_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux27~15_combout\,
	combout => \mips_cpu|dp|rf|Mux27~18_combout\);

-- Location: LCCOMB_X21_Y23_N0
\mips_cpu|dp|rf|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R13\(4))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R12\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R13\(4),
	datad => \mips_cpu|dp|rf|R12\(4),
	combout => \mips_cpu|dp|rf|Mux27~0_combout\);

-- Location: LCCOMB_X22_Y23_N10
\mips_cpu|dp|rf|Mux27~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~1_combout\ = (\mips_cpu|dp|rf|Mux27~0_combout\ & ((\mips_cpu|dp|rf|R15\(4)) # ((!\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux27~0_combout\ & (((\mips_cpu|dp|rf|R14\(4) & \mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~0_combout\,
	datab => \mips_cpu|dp|rf|R15\(4),
	datac => \mips_cpu|dp|rf|R14\(4),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux27~1_combout\);

-- Location: LCCOMB_X21_Y23_N14
\mips_cpu|dp|rf|Mux27~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~6_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R10\(4))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R8\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(4),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(4),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux27~6_combout\);

-- Location: LCCOMB_X22_Y25_N22
\mips_cpu|dp|rf|Mux27~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~7_combout\ = (\mips_cpu|dp|rf|Mux27~6_combout\ & (((\mips_cpu|dp|rf|R11\(4)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux27~6_combout\ & (\mips_cpu|dp|rf|R9\(4) & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~6_combout\,
	datab => \mips_cpu|dp|rf|R9\(4),
	datac => \mips_cpu|dp|rf|R11\(4),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux27~7_combout\);

-- Location: LCCOMB_X14_Y18_N0
\mips_cpu|dp|rf|Mux27~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~2_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R5\(4)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R4\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R4\(4),
	datac => \mips_cpu|dp|rf|R5\(4),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux27~2_combout\);

-- Location: LCCOMB_X14_Y20_N12
\mips_cpu|dp|rf|Mux27~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~3_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux27~2_combout\ & (\mips_cpu|dp|rf|R7\(4))) # (!\mips_cpu|dp|rf|Mux27~2_combout\ & ((\mips_cpu|dp|rf|R6\(4)))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(4),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(4),
	datad => \mips_cpu|dp|rf|Mux27~2_combout\,
	combout => \mips_cpu|dp|rf|Mux27~3_combout\);

-- Location: LCCOMB_X15_Y24_N24
\mips_cpu|dp|rf|Mux27~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~4_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux27~3_combout\) # ((!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|Mux7~2_combout\ & \mips_cpu|dp|rf|R1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~3_combout\,
	datab => \mips_cpu|dp|rf|Mux27~3_combout\,
	datac => \mips_cpu|dp|rf|Mux7~2_combout\,
	datad => \mips_cpu|dp|rf|R1\(4),
	combout => \mips_cpu|dp|rf|Mux27~4_combout\);

-- Location: LCCOMB_X15_Y24_N14
\mips_cpu|dp|rf|Mux27~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~5_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (((\mips_cpu|dp|rf|Mux27~4_combout\)))) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux27~4_combout\ & (\mips_cpu|dp|rf|R3\(4))) # (!\mips_cpu|dp|rf|Mux27~4_combout\ & 
-- ((\mips_cpu|dp|rf|R2\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(4),
	datab => \mips_cpu|dp|rf|Mux7~1_combout\,
	datac => \mips_cpu|dp|rf|R2\(4),
	datad => \mips_cpu|dp|rf|Mux27~4_combout\,
	combout => \mips_cpu|dp|rf|Mux27~5_combout\);

-- Location: LCCOMB_X19_Y17_N0
\mips_cpu|dp|rf|Mux27~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|Mux7~4_combout\)) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux27~5_combout\))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & 
-- (\mips_cpu|dp|rf|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux7~4_combout\,
	datac => \mips_cpu|dp|rf|Mux27~7_combout\,
	datad => \mips_cpu|dp|rf|Mux27~5_combout\,
	combout => \mips_cpu|dp|rf|Mux27~8_combout\);

-- Location: LCCOMB_X19_Y17_N14
\mips_cpu|dp|rf|Mux27~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~19_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux27~8_combout\ & (\mips_cpu|dp|rf|Mux27~18_combout\)) # (!\mips_cpu|dp|rf|Mux27~8_combout\ & ((\mips_cpu|dp|rf|Mux27~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux7~0_combout\ & (((\mips_cpu|dp|rf|Mux27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux27~18_combout\,
	datac => \mips_cpu|dp|rf|Mux27~1_combout\,
	datad => \mips_cpu|dp|rf|Mux27~8_combout\,
	combout => \mips_cpu|dp|rf|Mux27~19_combout\);

-- Location: LCCOMB_X26_Y17_N12
\mips_cpu|dp|pcmux|y[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[4]~4_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|IF_ID|q\(2)) # (\mips_cpu|dp|pcreg|q[14]~1_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd1|y[4]~4_combout\ & 
-- ((!\mips_cpu|dp|pcreg|q[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|y[4]~4_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(2),
	datad => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[4]~4_combout\);

-- Location: LCCOMB_X26_Y17_N14
\mips_cpu|dp|pcmux|y[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[4]~5_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|pcmux|y[4]~4_combout\ & (\mips_cpu|dp|rf|Mux27~19_combout\)) # (!\mips_cpu|dp|pcmux|y[4]~4_combout\ & ((\mips_cpu|dp|pcadd2|y[4]~4_combout\))))) # 
-- (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|pcmux|y[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~19_combout\,
	datab => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datac => \mips_cpu|dp|pcadd2|y[4]~4_combout\,
	datad => \mips_cpu|dp|pcmux|y[4]~4_combout\,
	combout => \mips_cpu|dp|pcmux|y[4]~5_combout\);

-- Location: FF_X26_Y17_N15
\mips_cpu|dp|pcreg|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[4]~5_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(4));

-- Location: FF_X29_Y17_N1
\mips_cpu|dp|IF_ID|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(29));

-- Location: LCCOMB_X29_Y17_N0
\mips_cpu|c|md|Selector8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Selector8~1_combout\ = (!\mips_cpu|dp|IF_ID|q\(31) & (!\mips_cpu|dp|IF_ID|q\(29) & \mips_cpu|c|md|Selector8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID|q\(31),
	datac => \mips_cpu|dp|IF_ID|q\(29),
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|c|md|Selector8~1_combout\);

-- Location: LCCOMB_X24_Y15_N16
\mips_cpu|dp|wd_mux|y[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[3]~3_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(3))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|ID_EX|q[50]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(3),
	datad => \mips_cpu|dp|ID_EX|q[50]~9_combout\,
	combout => \mips_cpu|dp|wd_mux|y[3]~3_combout\);

-- Location: FF_X12_Y21_N1
\mips_cpu|dp|rf|R23[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(3));

-- Location: LCCOMB_X14_Y19_N24
\mips_cpu|dp|rf|Mux28~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~16_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R27\(3)))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R19\(3))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R19\(3),
	datad => \mips_cpu|dp|rf|R27\(3),
	combout => \mips_cpu|dp|rf|Mux28~16_combout\);

-- Location: LCCOMB_X14_Y19_N10
\mips_cpu|dp|rf|Mux28~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~17_combout\ = (\mips_cpu|dp|rf|Mux28~16_combout\ & (((\mips_cpu|dp|rf|R31\(3)) # (\mips_cpu|dp|ra1_mux|y[2]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux28~16_combout\ & (\mips_cpu|dp|rf|R23\(3) & ((!\mips_cpu|dp|ra1_mux|y[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R23\(3),
	datab => \mips_cpu|dp|rf|Mux28~16_combout\,
	datac => \mips_cpu|dp|rf|R31\(3),
	datad => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux28~17_combout\);

-- Location: LCCOMB_X10_Y17_N12
\mips_cpu|dp|rf|Mux28~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R25\(3))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R17\(3)))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R25\(3),
	datad => \mips_cpu|dp|rf|R17\(3),
	combout => \mips_cpu|dp|rf|Mux28~9_combout\);

-- Location: LCCOMB_X14_Y17_N28
\mips_cpu|dp|rf|Mux28~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~10_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|Mux28~9_combout\)) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|Mux28~9_combout\ & ((\mips_cpu|dp|rf|R29\(3)))) # 
-- (!\mips_cpu|dp|rf|Mux28~9_combout\ & (\mips_cpu|dp|rf|R21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux28~9_combout\,
	datac => \mips_cpu|dp|rf|R21\(3),
	datad => \mips_cpu|dp|rf|R29\(3),
	combout => \mips_cpu|dp|rf|Mux28~10_combout\);

-- Location: LCCOMB_X17_Y15_N2
\mips_cpu|dp|rf|Mux28~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\)) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (\mips_cpu|dp|rf|R16\(3))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|rf|R20\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datac => \mips_cpu|dp|rf|R16\(3),
	datad => \mips_cpu|dp|rf|R20\(3),
	combout => \mips_cpu|dp|rf|Mux28~13_combout\);

-- Location: LCCOMB_X16_Y15_N10
\mips_cpu|dp|rf|Mux28~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|Mux28~13_combout\ & ((\mips_cpu|dp|rf|R28\(3)))) # (!\mips_cpu|dp|rf|Mux28~13_combout\ & (\mips_cpu|dp|rf|R24\(3))))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux28~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datab => \mips_cpu|dp|rf|R24\(3),
	datac => \mips_cpu|dp|rf|R28\(3),
	datad => \mips_cpu|dp|rf|Mux28~13_combout\,
	combout => \mips_cpu|dp|rf|Mux28~14_combout\);

-- Location: LCCOMB_X19_Y18_N2
\mips_cpu|dp|rf|Mux28~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~11_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & (\mips_cpu|dp|rf|R18\(3)))) # (!\mips_cpu|dp|ra1_mux|y[2]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[3]~2_combout\) # 
-- ((\mips_cpu|dp|rf|R22\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R18\(3),
	datad => \mips_cpu|dp|rf|R22\(3),
	combout => \mips_cpu|dp|rf|Mux28~11_combout\);

-- Location: LCCOMB_X20_Y18_N22
\mips_cpu|dp|rf|Mux28~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~12_combout\ = (\mips_cpu|dp|rf|Mux28~11_combout\ & (((\mips_cpu|dp|rf|R30\(3))) # (!\mips_cpu|dp|ra1_mux|y[3]~2_combout\))) # (!\mips_cpu|dp|rf|Mux28~11_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~2_combout\ & ((\mips_cpu|dp|rf|R26\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~11_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~2_combout\,
	datac => \mips_cpu|dp|rf|R30\(3),
	datad => \mips_cpu|dp|rf|R26\(3),
	combout => \mips_cpu|dp|rf|Mux28~12_combout\);

-- Location: LCCOMB_X19_Y25_N12
\mips_cpu|dp|rf|Mux28~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # (\mips_cpu|dp|rf|Mux28~12_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|Mux28~14_combout\ & 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~14_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux28~12_combout\,
	combout => \mips_cpu|dp|rf|Mux28~15_combout\);

-- Location: LCCOMB_X19_Y25_N6
\mips_cpu|dp|rf|Mux28~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~18_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux28~15_combout\ & (\mips_cpu|dp|rf|Mux28~17_combout\)) # (!\mips_cpu|dp|rf|Mux28~15_combout\ & ((\mips_cpu|dp|rf|Mux28~10_combout\))))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~17_combout\,
	datab => \mips_cpu|dp|rf|Mux28~10_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux28~15_combout\,
	combout => \mips_cpu|dp|rf|Mux28~18_combout\);

-- Location: LCCOMB_X15_Y22_N20
\mips_cpu|dp|rf|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|R6\(3)) # (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R4\(3) & 
-- ((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R4\(3),
	datac => \mips_cpu|dp|rf|R6\(3),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux28~0_combout\);

-- Location: LCCOMB_X15_Y21_N12
\mips_cpu|dp|rf|Mux28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~1_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux28~0_combout\ & (\mips_cpu|dp|rf|R7\(3))) # (!\mips_cpu|dp|rf|Mux28~0_combout\ & ((\mips_cpu|dp|rf|R5\(3)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R7\(3),
	datac => \mips_cpu|dp|rf|R5\(3),
	datad => \mips_cpu|dp|rf|Mux28~0_combout\,
	combout => \mips_cpu|dp|rf|Mux28~1_combout\);

-- Location: LCCOMB_X19_Y22_N28
\mips_cpu|dp|rf|Mux28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~2_combout\ = (\mips_cpu|dp|rf|Mux7~3_combout\ & ((\mips_cpu|dp|rf|Mux28~1_combout\) # ((!\mips_cpu|dp|rf|Mux7~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~3_combout\ & (((\mips_cpu|dp|rf|Mux7~2_combout\ & \mips_cpu|dp|rf|R1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~1_combout\,
	datab => \mips_cpu|dp|rf|Mux7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux7~2_combout\,
	datad => \mips_cpu|dp|rf|R1\(3),
	combout => \mips_cpu|dp|rf|Mux28~2_combout\);

-- Location: LCCOMB_X19_Y22_N16
\mips_cpu|dp|rf|Mux28~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~3_combout\ = (\mips_cpu|dp|rf|Mux7~1_combout\ & (((\mips_cpu|dp|rf|Mux28~2_combout\)))) # (!\mips_cpu|dp|rf|Mux7~1_combout\ & ((\mips_cpu|dp|rf|Mux28~2_combout\ & (\mips_cpu|dp|rf|R3\(3))) # (!\mips_cpu|dp|rf|Mux28~2_combout\ & 
-- ((\mips_cpu|dp|rf|R2\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(3),
	datab => \mips_cpu|dp|rf|Mux7~1_combout\,
	datac => \mips_cpu|dp|rf|R2\(3),
	datad => \mips_cpu|dp|rf|Mux28~2_combout\,
	combout => \mips_cpu|dp|rf|Mux28~3_combout\);

-- Location: LCCOMB_X21_Y24_N26
\mips_cpu|dp|rf|Mux28~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R9\(3)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R8\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(3),
	datad => \mips_cpu|dp|rf|R9\(3),
	combout => \mips_cpu|dp|rf|Mux28~6_combout\);

-- Location: LCCOMB_X22_Y17_N28
\mips_cpu|dp|rf|Mux28~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~7_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux28~6_combout\ & ((\mips_cpu|dp|rf|R11\(3)))) # (!\mips_cpu|dp|rf|Mux28~6_combout\ & (\mips_cpu|dp|rf|R10\(3))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(3),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R11\(3),
	datad => \mips_cpu|dp|rf|Mux28~6_combout\,
	combout => \mips_cpu|dp|rf|Mux28~7_combout\);

-- Location: LCCOMB_X19_Y23_N10
\mips_cpu|dp|rf|Mux28~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~4_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R14\(3))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R12\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(3),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(3),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux28~4_combout\);

-- Location: LCCOMB_X19_Y25_N0
\mips_cpu|dp|rf|Mux28~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~5_combout\ = (\mips_cpu|dp|rf|Mux28~4_combout\ & ((\mips_cpu|dp|rf|R15\(3)) # ((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux28~4_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & \mips_cpu|dp|rf|R13\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~4_combout\,
	datab => \mips_cpu|dp|rf|R15\(3),
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|R13\(3),
	combout => \mips_cpu|dp|rf|Mux28~5_combout\);

-- Location: LCCOMB_X19_Y25_N10
\mips_cpu|dp|rf|Mux28~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~8_combout\ = (\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|Mux7~4_combout\) # ((\mips_cpu|dp|rf|Mux28~5_combout\)))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & (!\mips_cpu|dp|rf|Mux7~4_combout\ & 
-- (\mips_cpu|dp|rf|Mux28~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~0_combout\,
	datab => \mips_cpu|dp|rf|Mux7~4_combout\,
	datac => \mips_cpu|dp|rf|Mux28~7_combout\,
	datad => \mips_cpu|dp|rf|Mux28~5_combout\,
	combout => \mips_cpu|dp|rf|Mux28~8_combout\);

-- Location: LCCOMB_X19_Y25_N8
\mips_cpu|dp|rf|Mux28~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~19_combout\ = (\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|Mux28~8_combout\ & (\mips_cpu|dp|rf|Mux28~18_combout\)) # (!\mips_cpu|dp|rf|Mux28~8_combout\ & ((\mips_cpu|dp|rf|Mux28~3_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux7~4_combout\ & (((\mips_cpu|dp|rf|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~18_combout\,
	datab => \mips_cpu|dp|rf|Mux28~3_combout\,
	datac => \mips_cpu|dp|rf|Mux7~4_combout\,
	datad => \mips_cpu|dp|rf|Mux28~8_combout\,
	combout => \mips_cpu|dp|rf|Mux28~19_combout\);

-- Location: LCCOMB_X29_Y17_N24
\mips_cpu|dp|pcmux|y[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[3]~2_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcreg|q[14]~1_combout\) # ((\mips_cpu|dp|IF_ID|q\(1))))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & 
-- ((\mips_cpu|dp|pcadd1|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(1),
	datad => \mips_cpu|dp|pcadd1|y[3]~2_combout\,
	combout => \mips_cpu|dp|pcmux|y[3]~2_combout\);

-- Location: LCCOMB_X29_Y17_N26
\mips_cpu|dp|pcmux|y[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[3]~3_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|pcmux|y[3]~2_combout\ & (\mips_cpu|dp|rf|Mux28~19_combout\)) # (!\mips_cpu|dp|pcmux|y[3]~2_combout\ & ((\mips_cpu|dp|pcadd2|y[3]~2_combout\))))) # 
-- (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|pcmux|y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~19_combout\,
	datab => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datac => \mips_cpu|dp|pcadd2|y[3]~2_combout\,
	datad => \mips_cpu|dp|pcmux|y[3]~2_combout\,
	combout => \mips_cpu|dp|pcmux|y[3]~3_combout\);

-- Location: FF_X29_Y17_N27
\mips_cpu|dp|pcreg|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[3]~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(3));

-- Location: FF_X29_Y17_N5
\mips_cpu|dp|IF_ID|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(31));

-- Location: LCCOMB_X29_Y17_N18
\mips_cpu|dp|comb~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|comb~2_combout\ = (!\mips_cpu|dp|IF_ID|q\(31) & (!\mips_cpu|dp|IF_ID|q\(30) & (!\mips_cpu|dp|IF_ID|q\(27) & !\mips_cpu|dp|IF_ID|q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(31),
	datab => \mips_cpu|dp|IF_ID|q\(30),
	datac => \mips_cpu|dp|IF_ID|q\(27),
	datad => \mips_cpu|dp|IF_ID|q\(29),
	combout => \mips_cpu|dp|comb~2_combout\);

-- Location: LCCOMB_X29_Y17_N22
\mips_cpu|dp|comb~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|comb~3_combout\ = (\mips_cpu|dp|comb~2_combout\ & (!\mips_cpu|dp|IF_ID|q\(28) & (!\mips_cpu|dp|IF_ID|q\(26) & \mips_cpu|dp|comb~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~2_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(28),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|dp|comb~1_combout\,
	combout => \mips_cpu|dp|comb~3_combout\);

-- Location: LCCOMB_X26_Y16_N30
\mips_cpu|dp|pcreg|q[14]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[14]~1_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|comb~3_combout\)) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcreg|q[14]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|comb~3_combout\,
	datac => \mips_cpu|dp|pcreg|q[14]~0_combout\,
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcreg|q[14]~1_combout\);

-- Location: LCCOMB_X26_Y16_N16
\mips_cpu|dp|pcmux|y[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[2]~0_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID|q\(0)))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd1|y[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|pcadd1|y[2]~0_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(0),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[2]~0_combout\);

-- Location: LCCOMB_X26_Y16_N6
\mips_cpu|dp|pcmux|y[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[2]~1_combout\ = (\mips_cpu|dp|pcreg|q[14]~1_combout\ & ((\mips_cpu|dp|pcmux|y[2]~0_combout\ & (\mips_cpu|dp|rf|Mux29~19_combout\)) # (!\mips_cpu|dp|pcmux|y[2]~0_combout\ & ((\mips_cpu|dp|pcadd2|y[2]~0_combout\))))) # 
-- (!\mips_cpu|dp|pcreg|q[14]~1_combout\ & (((\mips_cpu|dp|pcmux|y[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[14]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux29~19_combout\,
	datac => \mips_cpu|dp|pcadd2|y[2]~0_combout\,
	datad => \mips_cpu|dp|pcmux|y[2]~0_combout\,
	combout => \mips_cpu|dp|pcmux|y[2]~1_combout\);

-- Location: FF_X26_Y16_N7
\mips_cpu|dp|pcreg|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[2]~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(2));

-- Location: FF_X29_Y17_N25
\mips_cpu|dp|IF_ID|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(1));

-- Location: FF_X30_Y18_N13
\mips_cpu|c|ID_EX|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(1),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(1));

-- Location: LCCOMB_X30_Y18_N14
\mips_cpu|c|ad|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux0~0_combout\ = (!\mips_cpu|c|ID_EX|q\(1) & (!\mips_cpu|c|ID_EX|q\(3) & (!\mips_cpu|c|ID_EX|q\(4) & \mips_cpu|c|ID_EX|q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(1),
	datab => \mips_cpu|c|ID_EX|q\(3),
	datac => \mips_cpu|c|ID_EX|q\(4),
	datad => \mips_cpu|c|ID_EX|q\(5),
	combout => \mips_cpu|c|ad|Mux0~0_combout\);

-- Location: LCCOMB_X30_Y18_N30
\mips_cpu|c|ad|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux1~0_combout\ = ((\mips_cpu|c|ID_EX|q\(6) & ((!\mips_cpu|c|ID_EX|q\(2)) # (!\mips_cpu|c|ad|Mux0~0_combout\)))) # (!\mips_cpu|c|ID_EX|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~0_combout\,
	datab => \mips_cpu|c|ID_EX|q\(7),
	datac => \mips_cpu|c|ID_EX|q\(2),
	datad => \mips_cpu|c|ID_EX|q\(6),
	combout => \mips_cpu|c|ad|Mux1~0_combout\);

-- Location: LCCOMB_X27_Y20_N20
\mips_cpu|dp|srcbmux|y[31]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[31]~14_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|dp|ID_EX|q\(46)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|fwd_after_writedata|y[31]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwd_after_writedata|y[31]~30_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|ID_EX|q\(46),
	combout => \mips_cpu|dp|srcbmux|y[31]~14_combout\);

-- Location: LCCOMB_X31_Y20_N24
\mips_cpu|dp|alu|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux0~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|fwd_after_srca|y[31]~27_combout\) # (\mips_cpu|dp|srcbmux|y[31]~14_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|fwd_after_srca|y[31]~27_combout\ & \mips_cpu|dp|srcbmux|y[31]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|fwd_after_srca|y[31]~27_combout\,
	datad => \mips_cpu|dp|srcbmux|y[31]~14_combout\,
	combout => \mips_cpu|dp|alu|Mux0~0_combout\);

-- Location: LCCOMB_X31_Y20_N10
\mips_cpu|dp|alu|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux0~1_combout\ = (\mips_cpu|dp|alu|Mux0~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Add0~64_combout\,
	datad => \mips_cpu|dp|alu|Mux0~0_combout\,
	combout => \mips_cpu|dp|alu|Mux0~1_combout\);

-- Location: FF_X31_Y20_N11
\mips_cpu|dp|EX_MEM|q[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux0~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(68));

-- Location: LCCOMB_X29_Y20_N20
\Decoder|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~2_combout\ = (!\mips_cpu|dp|EX_MEM|q\(68) & (!\mips_cpu|dp|EX_MEM|q\(51) & (!\mips_cpu|dp|EX_MEM|q\(52) & !\mips_cpu|dp|EX_MEM|q\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(68),
	datab => \mips_cpu|dp|EX_MEM|q\(51),
	datac => \mips_cpu|dp|EX_MEM|q\(52),
	datad => \mips_cpu|dp|EX_MEM|q\(63),
	combout => \Decoder|Equal0~2_combout\);

-- Location: LCCOMB_X24_Y21_N10
\Decoder|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~3_combout\ = (!\mips_cpu|dp|EX_MEM|q\(66) & (!\mips_cpu|dp|EX_MEM|q\(65) & (!\mips_cpu|dp|EX_MEM|q\(64) & !\mips_cpu|dp|EX_MEM|q\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(66),
	datab => \mips_cpu|dp|EX_MEM|q\(65),
	datac => \mips_cpu|dp|EX_MEM|q\(64),
	datad => \mips_cpu|dp|EX_MEM|q\(67),
	combout => \Decoder|Equal0~3_combout\);

-- Location: LCCOMB_X24_Y21_N28
\Decoder|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~4_combout\ = (\Decoder|Equal0~3_combout\ & (!\mips_cpu|dp|EX_MEM|q\(53) & (!\mips_cpu|dp|EX_MEM|q\(50) & !\mips_cpu|dp|EX_MEM|q\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal0~3_combout\,
	datab => \mips_cpu|dp|EX_MEM|q\(53),
	datac => \mips_cpu|dp|EX_MEM|q\(50),
	datad => \mips_cpu|dp|EX_MEM|q\(54),
	combout => \Decoder|Equal0~4_combout\);

-- Location: LCCOMB_X26_Y20_N30
\Decoder|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~1_combout\ = (!\mips_cpu|dp|EX_MEM|q\(55) & (!\mips_cpu|dp|EX_MEM|q\(58) & (!\mips_cpu|dp|EX_MEM|q\(56) & !\mips_cpu|dp|EX_MEM|q\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(55),
	datab => \mips_cpu|dp|EX_MEM|q\(58),
	datac => \mips_cpu|dp|EX_MEM|q\(56),
	datad => \mips_cpu|dp|EX_MEM|q\(57),
	combout => \Decoder|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y20_N26
\Decoder|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~0_combout\ = (!\mips_cpu|dp|EX_MEM|q\(60) & (!\mips_cpu|dp|EX_MEM|q\(61) & (!\mips_cpu|dp|EX_MEM|q\(59) & !\mips_cpu|dp|EX_MEM|q\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(60),
	datab => \mips_cpu|dp|EX_MEM|q\(61),
	datac => \mips_cpu|dp|EX_MEM|q\(59),
	datad => \mips_cpu|dp|EX_MEM|q\(62),
	combout => \Decoder|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y21_N6
\Decoder|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~5_combout\ = (\Decoder|Equal0~2_combout\ & (\Decoder|Equal0~4_combout\ & (\Decoder|Equal0~1_combout\ & \Decoder|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal0~2_combout\,
	datab => \Decoder|Equal0~4_combout\,
	datac => \Decoder|Equal0~1_combout\,
	datad => \Decoder|Equal0~0_combout\,
	combout => \Decoder|Equal0~5_combout\);

-- Location: FF_X29_Y17_N15
\mips_cpu|dp|IF_ID|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(30));

-- Location: LCCOMB_X29_Y17_N30
\mips_cpu|c|md|WideOr9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr9~0_combout\ = (\mips_cpu|dp|IF_ID|q\(29) & ((\mips_cpu|dp|IF_ID|q\(28) & ((!\mips_cpu|dp|IF_ID|q\(26)))) # (!\mips_cpu|dp|IF_ID|q\(28) & (\mips_cpu|dp|IF_ID|q\(27))))) # (!\mips_cpu|dp|IF_ID|q\(29) & ((\mips_cpu|dp|IF_ID|q\(27) & 
-- ((\mips_cpu|dp|IF_ID|q\(28)))) # (!\mips_cpu|dp|IF_ID|q\(27) & (\mips_cpu|dp|IF_ID|q\(26) & !\mips_cpu|dp|IF_ID|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(27),
	datab => \mips_cpu|dp|IF_ID|q\(29),
	datac => \mips_cpu|dp|IF_ID|q\(26),
	datad => \mips_cpu|dp|IF_ID|q\(28),
	combout => \mips_cpu|c|md|WideOr9~0_combout\);

-- Location: LCCOMB_X29_Y16_N10
\mips_cpu|c|md|WideOr9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr9~1_combout\ = (\mips_cpu|dp|IF_ID|q\(30)) # ((\mips_cpu|dp|IF_ID|q\(31) & ((!\mips_cpu|c|md|Decoder0~2_combout\))) # (!\mips_cpu|dp|IF_ID|q\(31) & (\mips_cpu|c|md|WideOr9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(30),
	datab => \mips_cpu|c|md|WideOr9~0_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(31),
	datad => \mips_cpu|c|md|Decoder0~2_combout\,
	combout => \mips_cpu|c|md|WideOr9~1_combout\);

-- Location: FF_X29_Y16_N11
\mips_cpu|c|ID_EX|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|WideOr9~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|hz|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(12));

-- Location: FF_X28_Y24_N9
\mips_cpu|c|EX_MEM|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|c|ID_EX|q\(12),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|EX_MEM|q\(3));

-- Location: FF_X23_Y15_N31
\mips_cpu|dp|IF_ID|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(20),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(20));

-- Location: FF_X28_Y15_N13
\mips_cpu|dp|ID_EX|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(20),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(9));

-- Location: LCCOMB_X28_Y16_N30
\mips_cpu|dp|ID_EX|q[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[4]~feeder_combout\ = \mips_cpu|dp|IF_ID|q\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID|q\(15),
	combout => \mips_cpu|dp|ID_EX|q[4]~feeder_combout\);

-- Location: FF_X28_Y16_N31
\mips_cpu|dp|ID_EX|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[4]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(4));

-- Location: LCCOMB_X28_Y15_N22
\mips_cpu|dp|wrmux|y[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|y[4]~4_combout\ = (\mips_cpu|c|ID_EX|q\(9) & ((\mips_cpu|dp|ID_EX|q\(4)))) # (!\mips_cpu|c|ID_EX|q\(9) & (\mips_cpu|dp|ID_EX|q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(9),
	datac => \mips_cpu|dp|ID_EX|q\(4),
	datad => \mips_cpu|c|ID_EX|q\(9),
	combout => \mips_cpu|dp|wrmux|y[4]~4_combout\);

-- Location: FF_X28_Y15_N23
\mips_cpu|dp|EX_MEM|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wrmux|y[4]~4_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(4));

-- Location: LCCOMB_X28_Y15_N12
\mips_cpu|fwd|ForwardD[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardD[0]~5_combout\ = (\mips_cpu|c|EX_MEM|q\(1) & (\mips_cpu|dp|EX_MEM|q\(4) $ (!\mips_cpu|dp|ID_EX|q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(4),
	datab => \mips_cpu|c|EX_MEM|q\(1),
	datac => \mips_cpu|dp|ID_EX|q\(9),
	combout => \mips_cpu|fwd|ForwardD[0]~5_combout\);

-- Location: LCCOMB_X28_Y19_N28
\mips_cpu|fwd|ForwardD[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|fwd|ForwardD[0]~6_combout\ = (\mips_cpu|fwd|ForwardD[0]~5_combout\ & (\mips_cpu|fwd|ForwardD[0]~4_combout\ & \mips_cpu|fwd|ForwardD[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~5_combout\,
	datab => \mips_cpu|fwd|ForwardD[0]~4_combout\,
	datad => \mips_cpu|fwd|ForwardD[0]~3_combout\,
	combout => \mips_cpu|fwd|ForwardD[0]~6_combout\);

-- Location: LCCOMB_X28_Y18_N30
\mips_cpu|dp|fwd_after_writedata|y[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ = (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & ((!\mips_cpu|fwd|ForwardD[1]~0_combout\) # (!\mips_cpu|fwd|ForwardD[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datac => \mips_cpu|fwd|ForwardD[1]~2_combout\,
	datad => \mips_cpu|fwd|ForwardD[1]~0_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\);

-- Location: LCCOMB_X28_Y18_N24
\mips_cpu|dp|ID_EX|q[47]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX|q[47]~feeder_combout\ = \mips_cpu|dp|ID_EX|q[47]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ID_EX|q[47]~0_combout\,
	combout => \mips_cpu|dp|ID_EX|q[47]~feeder_combout\);

-- Location: FF_X28_Y18_N25
\mips_cpu|dp|ID_EX|q[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX|q[47]~feeder_combout\,
	asdata => \mips_cpu|dp|rf|Mux31~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|fwd|ForwardB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(47));

-- Location: LCCOMB_X28_Y18_N4
\mips_cpu|dp|fwd_after_writedata|y[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[0]~1_combout\ = (\mips_cpu|fwd|ForwardD[0]~4_combout\ & (\mips_cpu|dp|EX_MEM|q\(37) & (\mips_cpu|fwd|ForwardD[0]~5_combout\ & \mips_cpu|fwd|ForwardD[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~4_combout\,
	datab => \mips_cpu|dp|EX_MEM|q\(37),
	datac => \mips_cpu|fwd|ForwardD[0]~5_combout\,
	datad => \mips_cpu|fwd|ForwardD[0]~3_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[0]~1_combout\);

-- Location: LCCOMB_X28_Y18_N2
\mips_cpu|dp|fwd_after_writedata|y[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[0]~0_combout\ = (!\mips_cpu|fwd|ForwardD[0]~6_combout\ & (\mips_cpu|fwd|ForwardD[1]~0_combout\ & (\mips_cpu|fwd|ForwardD[1]~2_combout\ & \mips_cpu|dp|ID_EX|q[47]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|fwd|ForwardD[0]~6_combout\,
	datab => \mips_cpu|fwd|ForwardD[1]~0_combout\,
	datac => \mips_cpu|fwd|ForwardD[1]~2_combout\,
	datad => \mips_cpu|dp|ID_EX|q[47]~0_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[0]~0_combout\);

-- Location: LCCOMB_X28_Y18_N14
\mips_cpu|dp|fwd_after_writedata|y[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwd_after_writedata|y[0]~3_combout\ = (\mips_cpu|dp|fwd_after_writedata|y[0]~1_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~0_combout\) # ((\mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\ & \mips_cpu|dp|ID_EX|q\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwd_after_writedata|y[0]~2_combout\,
	datab => \mips_cpu|dp|ID_EX|q\(47),
	datac => \mips_cpu|dp|fwd_after_writedata|y[0]~1_combout\,
	datad => \mips_cpu|dp|fwd_after_writedata|y[0]~0_combout\,
	combout => \mips_cpu|dp|fwd_after_writedata|y[0]~3_combout\);

-- Location: FF_X28_Y18_N15
\mips_cpu|dp|EX_MEM|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwd_after_writedata|y[0]~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(5));

-- Location: LCCOMB_X28_Y25_N14
\uGPIO|HEX3_R~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~0_combout\ = (\mips_cpu|dp|EX_MEM|q\(5) & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|EX_MEM|q\(5),
	datac => \reset_ff~q\,
	combout => \uGPIO|HEX3_R~0_combout\);

-- Location: LCCOMB_X29_Y25_N0
\uGPIO|HEX3_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[0]~feeder_combout\ = \uGPIO|HEX3_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~0_combout\,
	combout => \uGPIO|HEX3_R[0]~feeder_combout\);

-- Location: LCCOMB_X29_Y25_N22
\uGPIO|HEX3_R[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[4]~2_combout\ = (!\Decoder|Equal3~0_combout\ & (\uGPIO|HEX3_R[4]~1_combout\ & (\mips_cpu|dp|EX_MEM|q\(40) & \mips_cpu|c|EX_MEM|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal3~0_combout\,
	datab => \uGPIO|HEX3_R[4]~1_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(40),
	datad => \mips_cpu|c|EX_MEM|q\(3),
	combout => \uGPIO|HEX3_R[4]~2_combout\);

-- Location: LCCOMB_X29_Y25_N16
\uGPIO|HEX3_R[4]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[4]~3_combout\ = ((\mips_cpu|dp|EX_MEM|q\(41) & (!\mips_cpu|dp|EX_MEM|q\(39) & \uGPIO|HEX3_R[4]~2_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(41),
	datab => \mips_cpu|dp|EX_MEM|q\(39),
	datac => \uGPIO|HEX3_R[4]~2_combout\,
	datad => \reset_ff~q\,
	combout => \uGPIO|HEX3_R[4]~3_combout\);

-- Location: FF_X29_Y25_N1
\uGPIO|HEX3_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R[0]~feeder_combout\,
	ena => \uGPIO|HEX3_R[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(0));

-- Location: LCCOMB_X28_Y25_N16
\uGPIO|HEX3_R~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~4_combout\ = (\reset_ff~q\ & \mips_cpu|dp|EX_MEM|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|EX_MEM|q\(6),
	combout => \uGPIO|HEX3_R~4_combout\);

-- Location: FF_X29_Y25_N3
\uGPIO|HEX3_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~4_combout\,
	sload => VCC,
	ena => \uGPIO|HEX3_R[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(1));

-- Location: LCCOMB_X28_Y25_N26
\uGPIO|HEX3_R~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~5_combout\ = (\mips_cpu|dp|EX_MEM|q\(7) & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(7),
	datac => \reset_ff~q\,
	combout => \uGPIO|HEX3_R~5_combout\);

-- Location: FF_X29_Y25_N13
\uGPIO|HEX3_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~5_combout\,
	sload => VCC,
	ena => \uGPIO|HEX3_R[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(2));

-- Location: LCCOMB_X28_Y25_N20
\uGPIO|HEX3_R~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~6_combout\ = (\mips_cpu|dp|EX_MEM|q\(8) & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(8),
	datac => \reset_ff~q\,
	combout => \uGPIO|HEX3_R~6_combout\);

-- Location: LCCOMB_X29_Y25_N30
\uGPIO|HEX3_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[3]~feeder_combout\ = \uGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~6_combout\,
	combout => \uGPIO|HEX3_R[3]~feeder_combout\);

-- Location: FF_X29_Y25_N31
\uGPIO|HEX3_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R[3]~feeder_combout\,
	ena => \uGPIO|HEX3_R[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(3));

-- Location: LCCOMB_X28_Y25_N30
\uGPIO|HEX3_R~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~7_combout\ = (\mips_cpu|dp|EX_MEM|q\(9) & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(9),
	datac => \reset_ff~q\,
	combout => \uGPIO|HEX3_R~7_combout\);

-- Location: LCCOMB_X29_Y25_N24
\uGPIO|HEX3_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[4]~feeder_combout\ = \uGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~7_combout\,
	combout => \uGPIO|HEX3_R[4]~feeder_combout\);

-- Location: FF_X29_Y25_N25
\uGPIO|HEX3_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R[4]~feeder_combout\,
	ena => \uGPIO|HEX3_R[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(4));

-- Location: LCCOMB_X28_Y25_N24
\uGPIO|HEX3_R~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~8_combout\ = (\reset_ff~q\ & \mips_cpu|dp|EX_MEM|q\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|EX_MEM|q\(10),
	combout => \uGPIO|HEX3_R~8_combout\);

-- Location: FF_X30_Y25_N17
\uGPIO|HEX3_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~8_combout\,
	sload => VCC,
	ena => \uGPIO|HEX3_R[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(5));

-- Location: FF_X29_Y25_N11
\uGPIO|HEX3_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~9_combout\,
	sload => VCC,
	ena => \uGPIO|HEX3_R[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(6));

-- Location: LCCOMB_X29_Y25_N26
\uGPIO|HEX2_R[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[0]~0_combout\ = (\uGPIO|always3~0_combout\ & (\uGPIO|HEX3_R[4]~1_combout\ & (!\mips_cpu|dp|EX_MEM|q\(40) & \mips_cpu|dp|EX_MEM|q\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|always3~0_combout\,
	datab => \uGPIO|HEX3_R[4]~1_combout\,
	datac => \mips_cpu|dp|EX_MEM|q\(40),
	datad => \mips_cpu|dp|EX_MEM|q\(41),
	combout => \uGPIO|HEX2_R[0]~0_combout\);

-- Location: LCCOMB_X29_Y25_N4
\uGPIO|HEX2_R[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[0]~1_combout\ = ((\uGPIO|HEX2_R[0]~0_combout\ & \mips_cpu|dp|EX_MEM|q\(39))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \uGPIO|HEX2_R[0]~0_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(39),
	combout => \uGPIO|HEX2_R[0]~1_combout\);

-- Location: FF_X30_Y25_N19
\uGPIO|HEX2_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~0_combout\,
	sload => VCC,
	ena => \uGPIO|HEX2_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(0));

-- Location: LCCOMB_X30_Y25_N12
\uGPIO|HEX2_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[1]~feeder_combout\ = \uGPIO|HEX3_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~4_combout\,
	combout => \uGPIO|HEX2_R[1]~feeder_combout\);

-- Location: FF_X30_Y25_N13
\uGPIO|HEX2_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX2_R[1]~feeder_combout\,
	ena => \uGPIO|HEX2_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(1));

-- Location: LCCOMB_X30_Y25_N6
\uGPIO|HEX2_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[2]~feeder_combout\ = \uGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~5_combout\,
	combout => \uGPIO|HEX2_R[2]~feeder_combout\);

-- Location: FF_X30_Y25_N7
\uGPIO|HEX2_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX2_R[2]~feeder_combout\,
	ena => \uGPIO|HEX2_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(2));

-- Location: LCCOMB_X30_Y25_N0
\uGPIO|HEX2_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[3]~feeder_combout\ = \uGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~6_combout\,
	combout => \uGPIO|HEX2_R[3]~feeder_combout\);

-- Location: FF_X30_Y25_N1
\uGPIO|HEX2_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX2_R[3]~feeder_combout\,
	ena => \uGPIO|HEX2_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(3));

-- Location: FF_X30_Y25_N3
\uGPIO|HEX2_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~7_combout\,
	sload => VCC,
	ena => \uGPIO|HEX2_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(4));

-- Location: FF_X30_Y25_N5
\uGPIO|HEX2_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~8_combout\,
	sload => VCC,
	ena => \uGPIO|HEX2_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(5));

-- Location: LCCOMB_X30_Y25_N14
\uGPIO|HEX2_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[6]~feeder_combout\ = \uGPIO|HEX3_R~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~9_combout\,
	combout => \uGPIO|HEX2_R[6]~feeder_combout\);

-- Location: FF_X30_Y25_N15
\uGPIO|HEX2_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX2_R[6]~feeder_combout\,
	ena => \uGPIO|HEX2_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(6));

-- Location: LCCOMB_X29_Y25_N6
\uGPIO|HEX1_R[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[1]~0_combout\ = ((\uGPIO|HEX2_R[0]~0_combout\ & !\mips_cpu|dp|EX_MEM|q\(39))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \uGPIO|HEX2_R[0]~0_combout\,
	datad => \mips_cpu|dp|EX_MEM|q\(39),
	combout => \uGPIO|HEX1_R[1]~0_combout\);

-- Location: FF_X28_Y25_N1
\uGPIO|HEX1_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~0_combout\,
	sload => VCC,
	ena => \uGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(0));

-- Location: LCCOMB_X28_Y25_N18
\uGPIO|HEX1_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[1]~feeder_combout\ = \uGPIO|HEX3_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~4_combout\,
	combout => \uGPIO|HEX1_R[1]~feeder_combout\);

-- Location: FF_X28_Y25_N19
\uGPIO|HEX1_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX1_R[1]~feeder_combout\,
	ena => \uGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(1));

-- Location: FF_X28_Y25_N5
\uGPIO|HEX1_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~5_combout\,
	sload => VCC,
	ena => \uGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(2));

-- Location: LCCOMB_X28_Y25_N22
\uGPIO|HEX1_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[3]~feeder_combout\ = \uGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~6_combout\,
	combout => \uGPIO|HEX1_R[3]~feeder_combout\);

-- Location: FF_X28_Y25_N23
\uGPIO|HEX1_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX1_R[3]~feeder_combout\,
	ena => \uGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(3));

-- Location: FF_X28_Y25_N9
\uGPIO|HEX1_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~7_combout\,
	sload => VCC,
	ena => \uGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(4));

-- Location: LCCOMB_X28_Y25_N2
\uGPIO|HEX1_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[5]~feeder_combout\ = \uGPIO|HEX3_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~8_combout\,
	combout => \uGPIO|HEX1_R[5]~feeder_combout\);

-- Location: FF_X28_Y25_N3
\uGPIO|HEX1_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX1_R[5]~feeder_combout\,
	ena => \uGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(5));

-- Location: FF_X28_Y25_N29
\uGPIO|HEX1_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~9_combout\,
	sload => VCC,
	ena => \uGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(6));

-- Location: LCCOMB_X29_Y25_N8
\uGPIO|HEX0_R[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX0_R[4]~0_combout\ = ((!\mips_cpu|dp|EX_MEM|q\(41) & (\mips_cpu|dp|EX_MEM|q\(39) & \uGPIO|HEX3_R[4]~2_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(41),
	datab => \mips_cpu|dp|EX_MEM|q\(39),
	datac => \uGPIO|HEX3_R[4]~2_combout\,
	datad => \reset_ff~q\,
	combout => \uGPIO|HEX0_R[4]~0_combout\);

-- Location: FF_X28_Y25_N15
\uGPIO|HEX0_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~0_combout\,
	ena => \uGPIO|HEX0_R[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(0));

-- Location: FF_X28_Y25_N17
\uGPIO|HEX0_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~4_combout\,
	ena => \uGPIO|HEX0_R[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(1));

-- Location: FF_X28_Y25_N27
\uGPIO|HEX0_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~5_combout\,
	ena => \uGPIO|HEX0_R[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(2));

-- Location: FF_X28_Y25_N21
\uGPIO|HEX0_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~6_combout\,
	ena => \uGPIO|HEX0_R[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(3));

-- Location: FF_X28_Y25_N31
\uGPIO|HEX0_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~7_combout\,
	ena => \uGPIO|HEX0_R[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(4));

-- Location: FF_X28_Y25_N25
\uGPIO|HEX0_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~8_combout\,
	ena => \uGPIO|HEX0_R[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(5));

-- Location: FF_X28_Y25_N11
\uGPIO|HEX0_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~9_combout\,
	sload => VCC,
	ena => \uGPIO|HEX0_R[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(6));

-- Location: LCCOMB_X24_Y23_N8
\uGPIO|LEDG_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[0]~feeder_combout\ = \uGPIO|LEDG_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~0_combout\,
	combout => \uGPIO|LEDG_R[0]~feeder_combout\);

-- Location: LCCOMB_X29_Y25_N18
\uGPIO|LEDG_R[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[3]~1_combout\ = ((!\mips_cpu|dp|EX_MEM|q\(41) & (!\mips_cpu|dp|EX_MEM|q\(39) & \uGPIO|HEX3_R[4]~2_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|EX_MEM|q\(41),
	datab => \mips_cpu|dp|EX_MEM|q\(39),
	datac => \uGPIO|HEX3_R[4]~2_combout\,
	datad => \reset_ff~q\,
	combout => \uGPIO|LEDG_R[3]~1_combout\);

-- Location: FF_X24_Y23_N9
\uGPIO|LEDG_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[0]~feeder_combout\,
	ena => \uGPIO|LEDG_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(0));

-- Location: FF_X24_Y23_N27
\uGPIO|LEDG_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|LEDG_R~2_combout\,
	sload => VCC,
	ena => \uGPIO|LEDG_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(1));

-- Location: LCCOMB_X24_Y23_N20
\uGPIO|LEDG_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[2]~feeder_combout\ = \uGPIO|LEDG_R~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~3_combout\,
	combout => \uGPIO|LEDG_R[2]~feeder_combout\);

-- Location: FF_X24_Y23_N21
\uGPIO|LEDG_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[2]~feeder_combout\,
	ena => \uGPIO|LEDG_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(2));

-- Location: LCCOMB_X24_Y23_N30
\uGPIO|LEDG_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[3]~feeder_combout\ = \uGPIO|LEDG_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~4_combout\,
	combout => \uGPIO|LEDG_R[3]~feeder_combout\);

-- Location: FF_X24_Y23_N31
\uGPIO|LEDG_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[3]~feeder_combout\,
	ena => \uGPIO|LEDG_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(3));

-- Location: LCCOMB_X24_Y23_N16
\uGPIO|LEDG_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[4]~feeder_combout\ = \uGPIO|LEDG_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~5_combout\,
	combout => \uGPIO|LEDG_R[4]~feeder_combout\);

-- Location: FF_X24_Y23_N17
\uGPIO|LEDG_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[4]~feeder_combout\,
	ena => \uGPIO|LEDG_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(4));

-- Location: LCCOMB_X24_Y23_N18
\uGPIO|LEDG_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[5]~feeder_combout\ = \uGPIO|LEDG_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~6_combout\,
	combout => \uGPIO|LEDG_R[5]~feeder_combout\);

-- Location: FF_X24_Y23_N19
\uGPIO|LEDG_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[5]~feeder_combout\,
	ena => \uGPIO|LEDG_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(5));

-- Location: FF_X29_Y25_N29
\uGPIO|LEDG_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~9_combout\,
	sload => VCC,
	ena => \uGPIO|LEDG_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(6));

-- Location: LCCOMB_X24_Y23_N4
\uGPIO|LEDG_R[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[7]~feeder_combout\ = \uGPIO|LEDG_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~7_combout\,
	combout => \uGPIO|LEDG_R[7]~feeder_combout\);

-- Location: FF_X24_Y23_N5
\uGPIO|LEDG_R[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[7]~feeder_combout\,
	ena => \uGPIO|LEDG_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(7));

-- Location: LCCOMB_X24_Y23_N22
\uGPIO|LEDG_R[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[8]~feeder_combout\ = \uGPIO|LEDG_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~8_combout\,
	combout => \uGPIO|LEDG_R[8]~feeder_combout\);

-- Location: FF_X24_Y23_N23
\uGPIO|LEDG_R[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[8]~feeder_combout\,
	ena => \uGPIO|LEDG_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(8));

-- Location: LCCOMB_X24_Y23_N24
\uGPIO|LEDG_R[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[9]~feeder_combout\ = \uGPIO|LEDG_R~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~9_combout\,
	combout => \uGPIO|LEDG_R[9]~feeder_combout\);

-- Location: FF_X24_Y23_N25
\uGPIO|LEDG_R[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[9]~feeder_combout\,
	ena => \uGPIO|LEDG_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(9));
END structure;


