==============================================================
File generated on Mon Nov 18 14:46:39 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.137 ; gain = 0.164 ; free physical = 2175 ; free virtual = 7051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.137 ; gain = 0.164 ; free physical = 2175 ; free virtual = 7051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.191 ; free physical = 2170 ; free virtual = 7046
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'clamp' (/home/pastoikos/Documents/bilateralFilterKernel_HLS/thirdparty/cutil_math.h:979) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'clamp' (/home/pastoikos/Documents/bilateralFilterKernel_HLS/thirdparty/cutil_math.h:979) automatically.
INFO: [XFORM 203-602] Inlining function 'clamp' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.191 ; free physical = 2166 ; free virtual = 7043
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:41) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:48) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:71) in function 'bilateralFilterKernel'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.out.out_array.gep4' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:41) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:48) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.gaussian_array.gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy..gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.out.out_array.gep' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:71) in function 'bilateralFilterKernel' automatically.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.out.out_array.gep4' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:41) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:48) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.gaussian_array.gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy..gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.out.out_array.gep' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:71) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'in_array' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'out_array' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32) automatically.
INFO: [XFORM 203-102] Partitioning array 'gaussian_array' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:33) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'clamp' (/home/pastoikos/Documents/bilateralFilterKernel_HLS/thirdparty/cutil_math.h:979) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'clamp' (/home/pastoikos/Documents/bilateralFilterKernel_HLS/thirdparty/cutil_math.h:979) automatically.
INFO: [XFORM 203-602] Inlining function 'clamp' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.973 ; gain = 128.000 ; free physical = 2144 ; free virtual = 7020
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.973 ; gain = 128.000 ; free physical = 2150 ; free virtual = 7027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/in' to 'bilateralFilterKernel/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: ==============================================================
File generated on Mon Nov 18 14:47:08 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Nov 18 17:45:59 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 343 ; free virtual = 5685
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 343 ; free virtual = 5685
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 435.160 ; gain = 0.191 ; free physical = 332 ; free virtual = 5680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 435.160 ; gain = 0.191 ; free physical = 328 ; free virtual = 5677
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 304 ; free virtual = 5653
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:10) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:74:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 302 ; free virtual = 5652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 146.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.74 seconds; current allocated memory: 84.585 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 90.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/start' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/end_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bilateralFilterKernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'out_offset', 'pad_depth_offset', 'size_x', 'size_y', 'gaussian_offset', 'e_d', 'r', 'start' and 'end_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'bilateralFilterKernel_fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bilateralFilterKernel_faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO==============================================================
File generated on Mon Nov 18 17:47:41 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 20 16:33:47 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 4457 ; free virtual = 8769
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 4457 ; free virtual = 8769
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 435.160 ; gain = 0.191 ; free physical = 4445 ; free virtual = 8764
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 435.160 ; gain = 0.191 ; free physical = 4442 ; free virtual = 8761
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 4417 ; free virtual = 8737
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:10) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:74:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 4415 ; free virtual = 8735
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 146.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.56 seconds; current allocated memory: 84.680 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 90.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/start' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/end_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bilateralFilterKernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'out_offset', 'pad_depth_offset', 'size_x', 'size_y', 'gaussian_offset', 'e_d', 'r', 'start' and 'end_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'bilateralFilterKernel_fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bilateralFilterKernel_faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
==============================================================
File generated on Wed Nov 20 16:36:13 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 20 18:44:42 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 331 ; free virtual = 7535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 332 ; free virtual = 7535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 435.160 ; gain = 0.191 ; free physical = 321 ; free virtual = 7531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 435.160 ; gain = 0.191 ; free physical = 318 ; free virtual = 7528
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 293 ; free virtual = 7503
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:10) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:74:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 291 ; free virtual = 7502
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 176.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.14 seconds; current allocated memory: 84.907 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 91.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
==============================================================
File generated on Wed Nov 20 18:46:14 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.875ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 1031 ; free virtual = 8248
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 1031 ; free virtual = 8248
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.160 ; gain = 0.191 ; free physical = 1025 ; free virtual = 8243
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.160 ; gain = 0.191 ; free physical = 1022 ; free virtual = 8240
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 997 ; free virtual = 8216
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:10) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:74:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 997 ; free virtual = 8215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 178.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.91 seconds; current allocated memory: 85.150 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 91.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/start' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/end_r' to 's_axilite & ap_none'.
==============================================================
File generated on Wed Nov 20 18:47:23 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.75ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 546 ; free virtual = 7770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 546 ; free virtual = 7770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 435.160 ; gain = 0.191 ; free physical = 498 ; free virtual = 7723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 435.160 ; gain = 0.191 ; free physical = 488 ; free virtual = 7713
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 503 ; free virtual = 7729
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:10) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:74:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 500 ; free virtual = 7726
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 206.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.93 seconds; current allocated memory: 85.330 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 92.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/start' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/end_r' to 's_axilite & ap_none'.
==============================================================
File generated on Wed Nov 20 18:48:33 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 435.137 ; gain = 0.164 ; free physical = 318 ; free virtual = 6678
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 435.137 ; gain = 0.164 ; free physical = 318 ; free virtual = 6678
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 435.164 ; gain = 0.191 ; free physical = 312 ; free virtual = 6672
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 435.164 ; gain = 0.191 ; free physical = 309 ; free virtual = 6670
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 562.973 ; gain = 128.000 ; free physical = 283 ; free virtual = 6644
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:10) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:74:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 562.973 ; gain = 128.000 ; free physical = 281 ; free virtual = 6643
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 260.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.17 seconds; current allocated memory: 85.777 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.68 seconds; current allocated memory: 94.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/start' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/end_r' to 's_axilite & ap_none'.
==============================================================
File generated on Wed Nov 20 18:53:20 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 20 19:19:25 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 5137 ; free virtual = 8915
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 5138 ; free virtual = 8915
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 435.160 ; gain = 0.191 ; free physical = 5127 ; free virtual = 8910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 435.160 ; gain = 0.191 ; free physical = 5124 ; free virtual = 8908
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 5099 ; free virtual = 8883
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:10) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:74:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 5097 ; free virtual = 8882
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 260.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.96 seconds; current allocated memory: 85.857 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.27 seconds; current allocated memory: 94.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
==============================================================
File generated on Wed Nov 20 19:21:38 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 462.250 ; gain = 0.000 ; free physical = 4288 ; free virtual = 8084
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 462.250 ; gain = 0.000 ; free physical = 4288 ; free virtual = 8084
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 462.250 ; gain = 0.000 ; free physical = 4282 ; free virtual = 8079
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 462.250 ; gain = 0.000 ; free physical = 4278 ; free virtual = 8076
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.969 ; gain = 100.719 ; free physical = 4254 ; free virtual = 8052
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:10) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:74:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.969 ; gain = 100.719 ; free physical = 4253 ; free virtual = 8051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 260.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.53 seconds; current allocated memory: 85.920 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 94.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
File generated on Wed Nov 20 19:23:16 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 4341 ; free virtual = 8138
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 4341 ; free virtual = 8138
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 4335 ; free virtual = 8132
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 4332 ; free virtual = 8129
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 4307 ; free virtual = 8105
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:10) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:74:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 4306 ; free virtual = 8104
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 260.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.33 seconds; current allocated memory: 85.921 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 94.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
File generated on Wed Nov 20 19:23:51 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 20 20:00:53 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 3649 ; free virtual = 8261
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 3649 ; free virtual = 8261
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 3643 ; free virtual = 8256
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 3641 ; free virtual = 8253
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 3616 ; free virtual = 8229
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:10) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:74:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 3613 ; free virtual = 8228
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 260.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.49 seconds; current allocated memory: 85.921 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 94.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
File generated on Wed Nov 20 20:01:32 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 20 20:02:20 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 3551 ; free virtual = 8240
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 3551 ; free virtual = 8240
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.160 ; gain = 0.191 ; free physical = 3546 ; free virtual = 8236
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.160 ; gain = 0.191 ; free physical = 3542 ; free virtual = 8233
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 3517 ; free virtual = 8209
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:10) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:74:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 3516 ; free virtual = 8208
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 260.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.17 seconds; current allocated memory: 85.922 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 94.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
File generated on Wed Nov 20 20:02:53 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 18:01:21 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 5710 ; free virtual = 8551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 5711 ; free virtual = 8551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 5700 ; free virtual = 8547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 5697 ; free virtual = 8544
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 5672 ; free virtual = 8520
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 5670 ; free virtual = 8519
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 133.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.33 seconds; current allocated memory: 84.646 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 90.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/start' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/end_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
File generated on Thu Nov 21 18:02:08 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Nov 25 19:07:46 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 2112 ; free virtual = 6862
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 2112 ; free virtual = 6862
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 2107 ; free virtual = 6858
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 2104 ; free virtual = 6855
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 2079 ; free virtual = 6831
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 2078 ; free virtual = 6830
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 133.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.62 seconds; current allocated memory: 84.749 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 90.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
File generated on Mon Nov 25 19:09:30 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Nov 25 19:15:40 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 2068 ; free virtual = 6845
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 2068 ; free virtual = 6845
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.195 ; free physical = 2064 ; free virtual = 6841
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.195 ; free physical = 2061 ; free virtual = 6838
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:43) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'pad_depth_array' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32) in dimension 1 with a cyclic factor 14.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:63) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 2031 ; free virtual = 6809
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:39:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:41:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:35:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:77:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 2012 ; free virtual = 6791
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_12_49', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) on array 'pad_depth_array[12]', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 207.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 74.61 seconds; current allocated memory: 135.578 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.96 seconds; current allocated memory: 167.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
==============================================================
File generated on Mon Nov 25 19:17:59 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Nov 25 19:18:50 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.137 ; gain = 0.164 ; free physical = 1907 ; free virtual = 6686
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.137 ; gain = 0.164 ; free physical = 1907 ; free virtual = 6686
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.191 ; free physical = 1901 ; free virtual = 6681
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.191 ; free physical = 1898 ; free virtual = 6678
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:43) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'pad_depth_array' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32) in dimension 1 with a block factor 16.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:63) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.973 ; gain = 128.000 ; free physical = 1867 ; free virtual = 6648
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:39:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:41:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:35:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:77:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 562.973 ; gain = 128.000 ; free physical = 1856 ; free virtual = 6637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_3_l_23', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) on array 'pad_depth_array[3]', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 209.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.66 seconds; current allocated memory: 120.854 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.27 seconds; current allocated memory: 144.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
==============================================================
File generated on Mon Nov 25 19:20:27 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 462.246 ; gain = 0.000 ; free physical = 1902 ; free virtual = 6681
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 462.246 ; gain = 0.000 ; free physical = 1902 ; free virtual = 6681
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 462.246 ; gain = 0.000 ; free physical = 1894 ; free virtual = 6675
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 462.246 ; gain = 0.000 ; free physical = 1891 ; free virtual = 6672
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:43) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'pad_depth_array' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32) in dimension 1 with a block factor 25.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:63) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 562.965 ; gain = 100.719 ; free physical = 1854 ; free virtual = 6635
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:39:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:41:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:35:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:77:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 562.965 ; gain = 100.719 ; free physical = 1839 ; free virtual = 6621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_7_l_23', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:61) on array 'pad_depth_array[7]', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 209.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 84.12 seconds; current allocated memory: 145.714 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.8 seconds; current allocated memory: 180.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
==============================================================
File generated on Mon Nov 25 19:23:33 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Dec 13 12:46:31 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 10831 ; free virtual = 15804
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 10831 ; free virtual = 15804
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 10820 ; free virtual = 15798
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 10816 ; free virtual = 15795
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 10791 ; free virtual = 15771
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 10789 ; free virtual = 15770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 133.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.52 seconds; current allocated memory: 84.749 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 90.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
INFO==============================================================
File generated on Fri Dec 13 12:47:39 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Dec 14 15:19:56 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 435.137 ; gain = 0.164 ; free physical = 11540 ; free virtual = 16353
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 435.137 ; gain = 0.164 ; free physical = 11540 ; free virtual = 16353
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.191 ; free physical = 11535 ; free virtual = 16348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.191 ; free physical = 11532 ; free virtual = 16345
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.973 ; gain = 128.000 ; free physical = 11507 ; free virtual = 16321
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.973 ; gain = 128.000 ; free physical = 11506 ; free virtual = 16320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 260.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.43 seconds; current allocated memory: 85.804 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 94.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/start' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/end_r' to 's_axilite & ap_none'.
INFO: ==============================================================
File generated on Sat Dec 14 15:21:03 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Dec 14 15:21:41 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Dec 14 18:15:01 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 462.250 ; gain = 0.000 ; free physical = 348 ; free virtual = 14881
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 462.250 ; gain = 0.000 ; free physical = 348 ; free virtual = 14881
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 462.250 ; gain = 0.000 ; free physical = 338 ; free virtual = 14876
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 462.250 ; gain = 0.000 ; free physical = 334 ; free virtual = 14873
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 562.969 ; gain = 100.719 ; free physical = 308 ; free virtual = 14849
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 562.969 ; gain = 100.719 ; free physical = 304 ; free virtual = 14847
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 477.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.236ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.312ns, effective delay budget: 2.188ns).
WARNING: [SCHED 204-21] The critical path in module 'bilateralFilterKernel' consists of the following:
	'fdiv' operation ('tmp_27_2_2', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:65) [426]  (2.24 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.89 seconds; current allocated memory: 88.623 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (2.66335ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.312ns, effective delay budget: 2.188ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fdiv' operation ('tmp_27_2_2', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:65) (2.66 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.67 seconds; current allocated memory: 103.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
==============================================================
File generated on Sat Dec 14 18:16:24 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 482 ; free virtual = 14753
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 482 ; free virtual = 14753
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 476 ; free virtual = 14749
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 474 ; free virtual = 14746
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 439 ; free virtual = 14712
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 420 ; free virtual = 14693
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 305.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (4.179ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'bilateralFilterKernel' consists of the following:
	'fcmp' operation ('tmp_s', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:45) [158]  (3.48 ns)
	blocking operation 0.702 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.29 seconds; current allocated memory: 86.423 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3 seconds; current allocated memory: 95.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
==============================================================
File generated on Sat Dec 14 18:17:29 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.562ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.137 ; gain = 0.164 ; free physical = 507 ; free virtual = 14768
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.137 ; gain = 0.164 ; free physical = 509 ; free virtual = 14770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 435.164 ; gain = 0.191 ; free physical = 504 ; free virtual = 14766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 435.164 ; gain = 0.191 ; free physical = 501 ; free virtual = 14763
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 562.973 ; gain = 128.000 ; free physical = 476 ; free virtual = 14738
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 562.973 ; gain = 128.000 ; free physical = 475 ; free virtual = 14737
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 291.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (4.179ns) exceeds the target (target clock period: 4.5ns, clock uncertainty: 0.562ns, effective delay budget: 3.938ns).
WARNING: [SCHED 204-21] The critical path in module 'bilateralFilterKernel' consists of the following:
	'fcmp' operation ('tmp_s', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:45) [158]  (3.48 ns)
	blocking operation 0.702 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.72 seconds; current allocated memory: 86.243 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.38 seconds; current allocated memory: 95.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
==============================================================
File generated on Sat Dec 14 18:18:44 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 714 ; free virtual = 14976
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 714 ; free virtual = 14976
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 708 ; free virtual = 14971
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 705 ; free virtual = 14968
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 680 ; free virtual = 14944
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 679 ; free virtual = 14943
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 133.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.24 seconds; current allocated memory: 84.648 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 90.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/start' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/end_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
File generated on Sat Dec 14 18:19:15 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Dec 16 15:16:39 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 462.254 ; gain = 0.000 ; free physical = 364 ; free virtual = 14524
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 462.254 ; gain = 0.000 ; free physical = 365 ; free virtual = 14524
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 462.254 ; gain = 0.000 ; free physical = 352 ; free virtual = 14517
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 462.254 ; gain = 0.000 ; free physical = 349 ; free virtual = 14514
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.6' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.6.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76) in function 'bilateralFilterKernel' completely with a factor of 5.
WARNING: [XFORM 203-104] Completely partitioning array 'pad_depth_array_1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:33) accessed through non-constant indices on dimension 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:79:48), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'pad_depth_array_1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:33) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'pad_depth_array_2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:35) accessed through non-constant indices on dimension 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:91:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'pad_depth_array_2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:35) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'pad_depth_array_3' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:37) accessed through non-constant indices on dimension 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:103:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'pad_depth_array_3' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:37) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'pad_depth_array_4' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:39) accessed through non-constant indices on dimension 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:115:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'pad_depth_array_4' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:39) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'pad_depth_array_5' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:41) accessed through non-constant indices on dimension 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:127:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'pad_depth_array_5' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 626.973 ; gain = 164.719 ; free physical = 255 ; free virtual = 14426
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:49:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:45:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
==============================================================
File generated on Mon Dec 16 15:26:38 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 1660 ; free virtual = 15424
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 1660 ; free virtual = 15424
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.195 ; free physical = 1654 ; free virtual = 15419
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.195 ; free physical = 1651 ; free virtual = 15416
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.6' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.6.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 1626 ; free virtual = 15392
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:49:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:45:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:144:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 1625 ; free virtual = 15391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_1.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_2.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_3.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_4.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_5.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_3_lo_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:103) on array 'pad_depth_array_3', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:37 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_1_lo_4', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:79) on array 'pad_depth_array_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:33 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_1'.
==============================================================
File generated on Mon Dec 16 15:29:40 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Dec 18 16:55:51 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 462.250 ; gain = 0.000 ; free physical = 359 ; free virtual = 14210
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 462.250 ; gain = 0.000 ; free physical = 359 ; free virtual = 14210
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 462.250 ; gain = 0.000 ; free physical = 353 ; free virtual = 14205
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 462.250 ; gain = 0.000 ; free physical = 349 ; free virtual = 14202
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.6' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.6.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.969 ; gain = 100.719 ; free physical = 324 ; free virtual = 14178
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:49:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:45:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:144:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.969 ; gain = 100.719 ; free physical = 324 ; free virtual = 14177
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_1.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_2.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_3.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_4.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_5.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_3_lo_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:103) on array 'pad_depth_array_3', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:37 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_1_lo_4', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:79) on array 'pad_depth_array_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:33 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 298.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21]==============================================================
File generated on Wed Dec 18 16:59:17 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Dec 19 13:20:59 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 8945 ; free virtual = 15453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 8945 ; free virtual = 15453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 435.164 ; gain = 0.195 ; free physical = 8937 ; free virtual = 15447
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 435.164 ; gain = 0.195 ; free physical = 8933 ; free virtual = 15443
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.6' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.6.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 8908 ; free virtual = 15419
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:49:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:45:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:144:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 8903 ; free virtual = 15417
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_1.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_2.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_3.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_4.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_5.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_3_lo_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:103) on array 'pad_depth_array_3', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:37 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_1_lo_4', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:79) on array 'pad_depth_array_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:33 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 385.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING==============================================================
File generated on Thu Dec 19 13:24:05 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 435.137 ; gain = 0.164 ; free physical = 8973 ; free virtual = 15394
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 435.137 ; gain = 0.164 ; free physical = 8973 ; free virtual = 15394
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 435.168 ; gain = 0.195 ; free physical = 8967 ; free virtual = 15390
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 435.168 ; gain = 0.195 ; free physical = 8964 ; free virtual = 15386
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.6' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.6.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 562.973 ; gain = 128.000 ; free physical = 8937 ; free virtual = 15360
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:49:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:45:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:144:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 562.973 ; gain = 128.000 ; free physical = 8936 ; free virtual = 15360
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_1.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_2.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_3.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_4.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_5.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_3_lo_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:103) on array 'pad_depth_array_3', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:37 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_1_lo_4', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:79) on array 'pad_depth_array_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:33 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 384.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING==============================================================
File generated on Thu Dec 19 13:25:02 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Dec 19 13:26:06 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 462.250 ; gain = 0.000 ; free physical = 8906 ; free virtual = 15405
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 462.250 ; gain = 0.000 ; free physical = 8906 ; free virtual = 15405
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 462.250 ; gain = 0.000 ; free physical = 8900 ; free virtual = 15400
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 462.250 ; gain = 0.000 ; free physical = 8895 ; free virtual = 15396
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.6' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.6.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 562.969 ; gain = 100.719 ; free physical = 8871 ; free virtual = 15372
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:49:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:45:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:144:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 562.969 ; gain = 100.719 ; free physical = 8870 ; free virtual = 15371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_1.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_2.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_3.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_4.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_5.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_3_lo_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:103) on array 'pad_depth_array_3', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:37 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_1_lo_4', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:79) on array 'pad_depth_array_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:33 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_1'.
==============================================================
File generated on Thu Dec 19 13:27:04 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Dec 19 13:35:25 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.11ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.389ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 8824 ; free virtual = 15258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 8824 ; free virtual = 15258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 435.164 ; gain = 0.195 ; free physical = 8817 ; free virtual = 15252
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 435.164 ; gain = 0.195 ; free physical = 8812 ; free virtual = 15249
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.6' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.6.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 8806 ; free virtual = 15245
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:49:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:45:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:144:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 8806 ; free virtual = 15244
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_1.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_2.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_3.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_4.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_5.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_3_lo_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:103) on array 'pad_depth_array_3', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:37 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_1_lo_4', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:79) on array 'pad_depth_array_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:33 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 385.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
==============================================================
File generated on Thu Dec 19 13:36:32 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Dec 19 13:42:49 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.11ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.389ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 435.137 ; gain = 0.164 ; free physical = 8240 ; free virtual = 14678
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 435.137 ; gain = 0.164 ; free physical = 8240 ; free virtual = 14678
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 435.168 ; gain = 0.195 ; free physical = 8231 ; free virtual = 14669
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 435.168 ; gain = 0.195 ; free physical = 8227 ; free virtual = 14666
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.6' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.6.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 562.973 ; gain = 128.000 ; free physical = 8202 ; free virtual = 14641
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:49:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:45:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:144:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 562.973 ; gain = 128.000 ; free physical = 8201 ; free virtual = 14640
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_1.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_2.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_3.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_4.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_5.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_3_lo_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:103) on array 'pad_depth_array_3', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:37 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_1_lo_4', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:79) on array 'pad_depth_array_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:33 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_1'.
==============================================================
File generated on Thu Dec 19 13:44:01 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Dec 20 16:52:31 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 360 ; free virtual = 13407
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 360 ; free virtual = 13407
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.195 ; free physical = 353 ; free virtual = 13401
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.195 ; free physical = 351 ; free virtual = 13399
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.6' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.6.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 326 ; free virtual = 13374
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:49:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:45:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:144:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 325 ; free virtual = 13373
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_1.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_2.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_3.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_4.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_5.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_3_lo_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:103) on array 'pad_depth_array_3', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:37 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_1_lo_4', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:79) on array 'pad_depth_array_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:33 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 135.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11]==============================================================
File generated on Fri Dec 20 16:53:24 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Dec 21 16:23:08 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.11ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.389ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 465 ; free virtual = 14878
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 465 ; free virtual = 14878
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.195 ; free physical = 460 ; free virtual = 14873
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.195 ; free physical = 456 ; free virtual = 14870
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.6' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.6.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 431 ; free virtual = 14845
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:49:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:45:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:144:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 430 ; free virtual = 14844
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_1.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_2.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_3.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_4.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_5.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_3_lo_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:103) on array 'pad_depth_array_3', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:37 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_1_lo_4', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:79) on array 'pad_depth_array_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:33 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 385.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: ==============================================================
File generated on Sat Dec 21 16:23:58 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Jan 17 12:37:06 EET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.11ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.389ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 5183 ; free virtual = 13340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 5183 ; free virtual = 13340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 5177 ; free virtual = 13334
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'clamp' (/home/pastoikos/Documents/bilateralFilterKernel_HLS/thirdparty/cutil_math.h:979) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'clamp' (/home/pastoikos/Documents/bilateralFilterKernel_HLS/thirdparty/cutil_math.h:979) automatically.
INFO: [XFORM 203-602] Inlining function 'clamp' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 5173 ; free virtual = 13331
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:41) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:48) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:71) in function 'bilateralFilterKernel'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.out.out_array.gep4' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:41) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:48) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.gaussian_array.gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy..gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.out.out_array.gep' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:71) in function 'bilateralFilterKernel' automatically.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.out.out_array.gep4' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:41) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:48) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.gaussian_array.gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy..gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.out.out_array.gep' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:71) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'in_array' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'out_array' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32) automatically.
INFO: [XFORM 203-102] Partitioning array 'gaussian_array' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:33) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'clamp' (/home/pastoikos/Documents/bilateralFilterKernel_HLS/thirdparty/cutil_math.h:979) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'clamp' (/home/pastoikos/Documents/bilateralFilterKernel_HLS/thirdparty/cutil_math.h:979) automatically.
INFO: [XFORM 203-602] Inlining function 'clamp' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 5152 ; free virtual = 13311
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 5151 ; free virtual = 13309
INFO: ==============================================================
File generated on Fri Jan 17 12:38:57 EET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 5197 ; free virtual = 13356
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.129 ; gain = 0.164 ; free physical = 5197 ; free virtual = 13356
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 5192 ; free virtual = 13351
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'clamp' (/home/pastoikos/Documents/bilateralFilterKernel_HLS/thirdparty/cutil_math.h:979) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'clamp' (/home/pastoikos/Documents/bilateralFilterKernel_HLS/thirdparty/cutil_math.h:979) automatically.
INFO: [XFORM 203-602] Inlining function 'clamp' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.156 ; gain = 0.191 ; free physical = 5188 ; free virtual = 13348
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:41) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:48) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) in function 'bilateralFilterKernel'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:71) in function 'bilateralFilterKernel'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.out.out_array.gep4' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:41) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:48) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.gaussian_array.gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy..gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) in function 'bilateralFilterKernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.out.out_array.gep' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:71) in function 'bilateralFilterKernel' automatically.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.out.out_array.gep4' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:41) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:48) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_array.in' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.gaussian_array.gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy..gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.out.out_array.gep' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:71) in function 'bilateralFilterKernel' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'in_array' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'out_array' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32) automatically.
INFO: [XFORM 203-102] Partitioning array 'gaussian_array' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:33) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'clamp' (/home/pastoikos/Documents/bilateralFilterKernel_HLS/thirdparty/cutil_math.h:979) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'clamp' (/home/pastoikos/Documents/bilateralFilterKernel_HLS/thirdparty/cutil_math.h:979) automatically.
INFO: [XFORM 203-602] Inlining function 'clamp' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 5166 ; free virtual = 13326
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.965 ; gain = 128.000 ; free physical = 5165 ; free virtual = 13325
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/in' to 'bilateralFilterKernel/in_r' to avoid the conflict with HDL keywords or other object names.
==============================================================
File generated on Fri Jan 17 12:40:12 EET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 5185 ; free virtual = 13350
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 5185 ; free virtual = 13350
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.160 ; gain = 0.191 ; free physical = 5179 ; free virtual = 13344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.160 ; gain = 0.191 ; free physical = 5176 ; free virtual = 13341
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:42) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:58) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:62) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 5152 ; free virtual = 13317
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:38:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1620 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:40:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:34:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 5150 ; free virtual = 13316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_load_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:60) on array 'pad_depth_array', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 133.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.3 seconds; current allocated memory: 84.635 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 90.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/pad_depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/gaussian_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bilateralFilterKernel/e_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
File generated on Fri Jan 17 12:41:44 EET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 5178 ; free virtual = 13343
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 5178 ; free virtual = 13343
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.195 ; free physical = 5172 ; free virtual = 13338
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.195 ; free physical = 5169 ; free virtual = 13335
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.6' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.6.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 5144 ; free virtual = 13311
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:49:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:45:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:144:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 5143 ; free virtual = 13310
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_1.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_2.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_3.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_4.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_5.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_3_lo_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:103) on array 'pad_depth_array_3', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:37 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_1_lo_4', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:79) on array 'pad_depth_array_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:33 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_1'.
==============================================================
File generated on Fri Jan 17 12:43:59 EET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.11ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.389ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'bilateralFilterKernel_HLS/bilateralFilterKernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 5171 ; free virtual = 13338
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 5171 ; free virtual = 13338
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.195 ; free physical = 5165 ; free virtual = 13333
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.164 ; gain = 0.195 ; free physical = 5161 ; free virtual = 13330
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.6' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:59) in function 'bilateralFilterKernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.6.1' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:76) in function 'bilateralFilterKernel' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'bilateralFilterKernel' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:82) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 5137 ; free virtual = 13306
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:49:7) in function 'bilateralFilterKernel' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:53:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:54:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:55:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:56:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 324 on port 'pad_depth' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:57:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gaussian' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:45:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'out' (bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:144:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.969 ; gain = 128.000 ; free physical = 5135 ; free virtual = 13304
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bilateralFilterKernel' ...
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/out' to 'bilateralFilterKernel/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bilateralFilterKernel/end' to 'bilateralFilterKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bilateralFilterKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gaussian_array.gaussian'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_1.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_2.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_3.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_4.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pad_depth_array_5.pad_depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_3_lo_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:103) on array 'pad_depth_array_3', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:37 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pad_depth_array_1_lo_4', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:79) on array 'pad_depth_array_1', bilateralFilterKernel_HLS/bilateralFilterKernel.cpp:33 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_depth_array_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 385.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_array.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
==============================================================
File generated on Fri Jan 17 13:27:17 EET 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
