{C:/Users/patch/Documents/GitHub/CNUCSE-SoC-Design-2020-Spring/Lab11. Register_File/reg_file/RegFile16B.v} {1 {vlog -work work -stats=none {C:/Users/patch/Documents/GitHub/CNUCSE-SoC-Design-2020-Spring/Lab11. Register_File/reg_file/RegFile16B.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Decoder16B_4to16
-- Compiling module Mux16B_16to1
-- Compiling module D_FF
-- Compiling module Register16B
-- Compiling module RegFile16B

Top level modules:
	RegFile16B

} {} {}} {C:/Users/patch/Documents/GitHub/CNUCSE-SoC-Design-2020-Spring/Lab11. Register_File/reg_file/RegFile16B_tb.v} {1 {vlog -work work -stats=none {C:/Users/patch/Documents/GitHub/CNUCSE-SoC-Design-2020-Spring/Lab11. Register_File/reg_file/RegFile16B_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RegFile16B_tb

Top level modules:
	RegFile16B_tb

} {} {}}
