
*** Running vivado
    with args -log dvi_tx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dvi_tx.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dvi_tx.tcl -notrace
Command: synth_design -top dvi_tx -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 389.750 ; gain = 97.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dvi_tx' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/dvi_tx.vhd:18]
INFO: [Synth 8-638] synthesizing module 'dvi_tx_clkgen' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/dvi_tx_clkgen.vhd:16]
INFO: [Synth 8-638] synthesizing module 'rst_bridge' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/rst_bridge.vhd:12]
	Parameter G_ARST_POLARITY bound to: 1'b1 
	Parameter G_SRST_POLARITY bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/rst_bridge.vhd:13]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/rst_bridge.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'rst_bridge' (1#1) [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/rst_bridge.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sync_dff' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/sync_dff.vhd:10]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/sync_dff.vhd:11]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/sync_dff.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sync_dff' (2#1) [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/sync_dff.vhd:10]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 30 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcme2_adv_inst' to cell 'MMCME2_ADV' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/dvi_tx_clkgen.vhd:73]
INFO: [Synth 8-113] binding component instance 'bufio_inst' to cell 'BUFIO' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/dvi_tx_clkgen.vhd:133]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'bufr_inst' to cell 'BUFR' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/dvi_tx_clkgen.vhd:139]
INFO: [Synth 8-113] binding component instance 'bufg_inst' to cell 'BUFG' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/dvi_tx_clkgen.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'dvi_tx_clkgen' (3#1) [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/dvi_tx_clkgen.vhd:16]
INFO: [Synth 8-638] synthesizing module 'rgb_timing' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/rgb_timing.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'rgb_timing' (4#1) [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/rgb_timing.vhd:14]
INFO: [Synth 8-638] synthesizing module 'counter' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/counter.vhd:11]
	Parameter max bound to: 420000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (5#1) [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/counter.vhd:11]
INFO: [Synth 8-638] synthesizing module 'rgb_pattern' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/rgb_pattern.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element funct_colors_reg was removed.  [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/rgb_pattern.vhd:46]
INFO: [Synth 8-4471] merging register 'blue_o_reg[7:0]' into 'green_o_reg[7:0]' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/rgb_pattern.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element blue_o_reg was removed.  [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/rgb_pattern.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'rgb_pattern' (6#1) [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/rgb_pattern.vhd:22]
INFO: [Synth 8-638] synthesizing module 'rgb_to_dvi' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/rgb_to_dvi.vhd:30]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/tmds_encoder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (7#1) [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/tmds_encoder.vhd:13]
INFO: [Synth 8-638] synthesizing module 'oserdes_ddr_10_1' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/oserdes_ddr_10_1.vhd:16]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'oserdes2_master_inst' to cell 'OSERDESE2' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/oserdes_ddr_10_1.vhd:27]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'oserdes2_slave_inst' to cell 'OSERDESE2' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/oserdes_ddr_10_1.vhd:63]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'tmds_obufds_inst' to cell 'OBUFDS' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/oserdes_ddr_10_1.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'oserdes_ddr_10_1' (8#1) [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/oserdes_ddr_10_1.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'rgb_to_dvi' (9#1) [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/rgb_to_dvi.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'dvi_tx' (10#1) [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/dvi_tx.vhd:18]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[20]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[19]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[18]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[17]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[16]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[15]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[14]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[13]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[12]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[11]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[10]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[9]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[8]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[7]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[6]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[5]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[4]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[3]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[2]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[1]
WARNING: [Synth 8-3331] design rgb_pattern has unconnected port pixel_pos[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 442.676 ; gain = 150.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 442.676 ; gain = 150.281
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/constrs_1/imports/sources/arty-z7.xdc]
Finished Parsing XDC File [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/constrs_1/imports/sources/arty-z7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/constrs_1/imports/sources/arty-z7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dvi_tx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dvi_tx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 781.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 781.309 ; gain = 488.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 781.309 ; gain = 488.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 781.309 ; gain = 488.914
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "blank_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/counter.vhd:17]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/tmds_encoder.vhd:73]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/tmds_encoder.vhd:73]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/tmds_encoder.vhd:49]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/tmds_encoder.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 781.309 ; gain = 488.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 9     
	   8 Input      4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rst_bridge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dvi_tx_clkgen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module rgb_timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
Module rgb_pattern 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rgb_to_dvi_inst/tmds_1_inst/de_r_reg' into 'rgb_to_dvi_inst/tmds_0_inst/de_r_reg' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/tmds_encoder.vhd:61]
INFO: [Synth 8-4471] merging register 'rgb_to_dvi_inst/tmds_2_inst/de_r_reg' into 'rgb_to_dvi_inst/tmds_0_inst/de_r_reg' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/tmds_encoder.vhd:61]
INFO: [Synth 8-4471] merging register 'rgb_to_dvi_inst/tmds_2_inst/ctrl_r_reg[1:0]' into 'rgb_to_dvi_inst/tmds_1_inst/ctrl_r_reg[1:0]' [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/tmds_encoder.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element rgb_to_dvi_inst/tmds_1_inst/de_r_reg was removed.  [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/tmds_encoder.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element rgb_to_dvi_inst/tmds_2_inst/de_r_reg was removed.  [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/tmds_encoder.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element rgb_to_dvi_inst/tmds_2_inst/ctrl_r_reg was removed.  [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/tmds_encoder.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element counter_inst/cnt_reg was removed.  [D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.srcs/sources_1/imports/sources/counter.vhd:17]
INFO: [Synth 8-5546] ROM "rgb_timing_inst/hsync_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rgb_timing_inst/hsync_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rgb_timing_inst/y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rgb_timing_inst/vsync_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rgb_timing_inst/vsync_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rgb_timing_inst/blank_o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-115] binding instance 'i_38' in module 'partition' to reference 'logic__147' which has no pins
WARNING: [Synth 8-115] binding instance 'i_39' in module 'partition' to reference 'logic__148' which has no pins
WARNING: [Synth 8-115] binding instance 'i_40' in module 'partition' to reference 'logic__149' which has no pins
WARNING: [Synth 8-115] binding instance 'i_41' in module 'partition' to reference 'logic__150' which has no pins
WARNING: [Synth 8-115] binding instance 'i_42' in module 'partition' to reference 'logic__151' which has no pins
WARNING: [Synth 8-115] binding instance 'i_43' in module 'partition' to reference 'logic__152' which has no pins
INFO: [Synth 8-3886] merging instance 'rgb_pattern_inst/red_o_reg[6]' (FDS) to 'rgb_pattern_inst/red_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_pattern_inst/red_o_reg[5]' (FDS) to 'rgb_pattern_inst/red_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_pattern_inst/red_o_reg[4]' (FDS) to 'rgb_pattern_inst/red_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_pattern_inst/red_o_reg[0]' (FDS) to 'rgb_pattern_inst/red_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_pattern_inst/red_o_reg[7]' (FDS) to 'rgb_pattern_inst/red_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb_pattern_inst/red_o_reg[3]' (FDS) to 'rgb_pattern_inst/red_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb_pattern_inst/red_o_reg[2]' (FDS) to 'rgb_pattern_inst/red_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/ctrl_r_reg[1]' (FD) to 'rgb_to_dvi_inst/tmds_1_inst/ctrl_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb_pattern_inst/green_o_reg[6]' (FD) to 'rgb_pattern_inst/green_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_pattern_inst/green_o_reg[5]' (FD) to 'rgb_pattern_inst/green_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_pattern_inst/green_o_reg[4]' (FD) to 'rgb_pattern_inst/green_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_pattern_inst/green_o_reg[0]' (FD) to 'rgb_pattern_inst/green_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_pattern_inst/green_o_reg[7]' (FD) to 'rgb_pattern_inst/green_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb_pattern_inst/green_o_reg[3]' (FD) to 'rgb_pattern_inst/green_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb_pattern_inst/green_o_reg[2]' (FD) to 'rgb_pattern_inst/green_o_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb_pattern_inst/green_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb_to_dvi_inst/tmds_1_inst/bias_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/qm_r_reg[0]' (FD) to 'rgb_to_dvi_inst/tmds_1_inst/ctrl_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/ctrl_r_reg[0]' (FD) to 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb_to_dvi_inst/tmds_0_inst/bias_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_2_inst/qm_r_reg[7]' (FD) to 'rgb_to_dvi_inst/tmds_2_inst/qm_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_2_inst/qm_r_reg[0]' (FD) to 'rgb_to_dvi_inst/tmds_2_inst/qm_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_2_inst/qm_r_reg[3]' (FD) to 'rgb_to_dvi_inst/tmds_2_inst/qm_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_2_inst/qm_r_reg[1]' (FD) to 'rgb_to_dvi_inst/tmds_2_inst/qm_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_2_inst/qm_r_reg[2]' (FD) to 'rgb_to_dvi_inst/tmds_2_inst/qm_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_2_inst/qm_r_reg[6]' (FD) to 'rgb_to_dvi_inst/tmds_2_inst/qm_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_2_inst/qm_r_reg[4]' (FD) to 'rgb_to_dvi_inst/tmds_2_inst/qm_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/qm_r_reg[8]' (FD) to 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/qm_r_reg[7]' (FD) to 'rgb_to_dvi_inst/tmds_1_inst/qm_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/qm_r_reg[3]' (FD) to 'rgb_to_dvi_inst/tmds_1_inst/qm_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/qm_r_reg[1]' (FD) to 'rgb_to_dvi_inst/tmds_1_inst/qm_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/qm_r_reg[2]' (FD) to 'rgb_to_dvi_inst/tmds_1_inst/qm_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/qm_r_reg[6]' (FD) to 'rgb_to_dvi_inst/tmds_1_inst/qm_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/qm_r_reg[4]' (FD) to 'rgb_to_dvi_inst/tmds_1_inst/qm_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/qm_r_reg[5]' (FD) to 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[7]' (FD) to 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[0]' (FD) to 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[3]' (FD) to 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[1]' (FD) to 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[2]' (FD) to 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[6]' (FD) to 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[4]' (FD) to 'rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[5] )
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[7]' (FD) to 'rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[6]' (FD) to 'rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[5]' (FD) to 'rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[4]' (FD) to 'rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[3]' (FD) to 'rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[1]' (FD) to 'rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[7]' (FD) to 'rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[6]' (FD) to 'rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[5]' (FD) to 'rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[4]' (FD) to 'rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[3]' (FD) to 'rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[1]' (FD) to 'rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[7]' (FD) to 'rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[6]' (FD) to 'rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[5]' (FD) to 'rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[4]' (FD) to 'rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[3]' (FD) to 'rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[1]' (FD) to 'rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[0]'
WARNING: [Synth 8-3332] Sequential element (rgb_pattern_inst/green_o_reg[1]) is unused and will be removed from module dvi_tx.
WARNING: [Synth 8-3332] Sequential element (rgb_to_dvi_inst/tmds_0_inst/bias_r_reg[0]) is unused and will be removed from module dvi_tx.
WARNING: [Synth 8-3332] Sequential element (rgb_to_dvi_inst/tmds_1_inst/bias_r_reg[0]) is unused and will be removed from module dvi_tx.
WARNING: [Synth 8-3332] Sequential element (rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[0]) is unused and will be removed from module dvi_tx.
WARNING: [Synth 8-3332] Sequential element (rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[5]) is unused and will be removed from module dvi_tx.
INFO: [Synth 8-3886] merging instance 'rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[9]' (FD) to 'rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 781.309 ; gain = 488.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 781.309 ; gain = 488.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 783.789 ; gain = 491.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 794.836 ; gain = 502.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 794.836 ; gain = 502.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 794.836 ; gain = 502.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 794.836 ; gain = 502.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 794.836 ; gain = 502.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 794.836 ; gain = 502.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 794.836 ; gain = 502.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |BUFIO       |     1|
|3     |BUFR        |     1|
|4     |CARRY4      |     6|
|5     |LUT1        |     7|
|6     |LUT2        |    10|
|7     |LUT3        |     3|
|8     |LUT4        |     6|
|9     |LUT5        |    12|
|10    |LUT6        |    19|
|11    |MMCME2_ADV  |     1|
|12    |OSERDESE2   |     4|
|13    |OSERDESE2_1 |     4|
|14    |FDCE        |     3|
|15    |FDPE        |    11|
|16    |FDRE        |    60|
|17    |FDSE        |     2|
|18    |IBUF        |     2|
|19    |OBUFDS      |     4|
+------+------------+------+

Report Instance Areas: 
+------+--------------------------+-------------------+------+
|      |Instance                  |Module             |Cells |
+------+--------------------------+-------------------+------+
|1     |top                       |                   |   158|
|2     |  dvi_tx_clkgen_inst      |dvi_tx_clkgen      |    17|
|3     |    refrst_inst           |rst_bridge_8       |     2|
|4     |    sync_mmcm_locked_inst |sync_dff           |     4|
|5     |  rgb_pattern_inst        |rgb_pattern        |     6|
|6     |  rgb_timing_inst         |rgb_timing         |    57|
|7     |  rgb_to_dvi_inst         |rgb_to_dvi         |    75|
|8     |    oserdes_clk_inst      |oserdes_ddr_10_1   |     5|
|9     |      oserdes_arst_inst   |rst_bridge_7       |     2|
|10    |    oserdes_tx0_inst      |oserdes_ddr_10_1_0 |     5|
|11    |      oserdes_arst_inst   |rst_bridge_6       |     2|
|12    |    oserdes_tx1_inst      |oserdes_ddr_10_1_1 |     5|
|13    |      oserdes_arst_inst   |rst_bridge_5       |     2|
|14    |    oserdes_tx2_inst      |oserdes_ddr_10_1_2 |     5|
|15    |      oserdes_arst_inst   |rst_bridge         |     2|
|16    |    tmds_0_inst           |tmds_encoder       |    23|
|17    |    tmds_1_inst           |tmds_encoder_3     |    13|
|18    |    tmds_2_inst           |tmds_encoder_4     |    19|
+------+--------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 794.836 ; gain = 502.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 794.836 ; gain = 163.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 794.836 ; gain = 502.441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 794.836 ; gain = 515.176
INFO: [Common 17-1381] The checkpoint 'D:/Chestii/Programin_thingz/Vivado/Projects/graphics/graphics.runs/synth_1/dvi_tx.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dvi_tx_utilization_synth.rpt -pb dvi_tx_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 794.836 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May  7 10:49:56 2018...
