module testbench;

reg a, b;
wire c;

AND instance1(.a(a), .b(b), .c(c));

initial 
begin
a = 1;
b = 0;

#5 a=1; b =1;

end
endmodule
