<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="mips.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name=".prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name=".stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name=".xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cp0.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cp0.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cp0.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cpu.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_txt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_txt_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mudi_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mudi_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1701506702" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1701506702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702141646" xil_pn:in_ck="4479022823003437742" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1702141646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="P7_standard_timer_2019.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="bridge.v"/>
      <outfile xil_pn:name="cmp.v"/>
      <outfile xil_pn:name="conflict.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="cp0.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="de_reg.v"/>
      <outfile xil_pn:name="decode.v"/>
      <outfile xil_pn:name="dmen.v"/>
      <outfile xil_pn:name="dmext.v"/>
      <outfile xil_pn:name="dmwd.v"/>
      <outfile xil_pn:name="em_reg.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="fd_reg.v"/>
      <outfile xil_pn:name="grf.v"/>
      <outfile xil_pn:name="head.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="mudi.v"/>
      <outfile xil_pn:name="mw_reg.v"/>
      <outfile xil_pn:name="npc.v"/>
      <outfile xil_pn:name="pc.v"/>
    </transform>
    <transform xil_pn:end_ts="1702141714" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4373869695554850289" xil_pn:start_ts="1702141714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702141714" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2312887309617477683" xil_pn:start_ts="1702141714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1701506758" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4307240307545364505" xil_pn:start_ts="1701506758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702141649" xil_pn:in_ck="4479022823003437742" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1702141649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="P7_standard_timer_2019.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="bridge.v"/>
      <outfile xil_pn:name="cmp.v"/>
      <outfile xil_pn:name="conflict.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="cp0.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="de_reg.v"/>
      <outfile xil_pn:name="decode.v"/>
      <outfile xil_pn:name="dmen.v"/>
      <outfile xil_pn:name="dmext.v"/>
      <outfile xil_pn:name="dmwd.v"/>
      <outfile xil_pn:name="em_reg.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="fd_reg.v"/>
      <outfile xil_pn:name="grf.v"/>
      <outfile xil_pn:name="head.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="mudi.v"/>
      <outfile xil_pn:name="mw_reg.v"/>
      <outfile xil_pn:name="npc.v"/>
      <outfile xil_pn:name="pc.v"/>
    </transform>
    <transform xil_pn:end_ts="1702816889" xil_pn:in_ck="4479022823003437742" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3755331932458718051" xil_pn:start_ts="1702816886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_beh.prj"/>
      <outfile xil_pn:name="mips_txt_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1702816889" xil_pn:in_ck="3813412110433346797" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-842704986712357472" xil_pn:start_ts="1702816889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
