#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2445960 .scope module, "testConditioner" "testConditioner" 2 5;
 .timescale 0 0;
v0x2471420_0 .var "clk", 0 0;
v0x24714c0_0 .net "conditioned", 0 0, v0x2470f20_0; 1 drivers
v0x2471570_0 .net "falling", 0 0, v0x2471060_0; 1 drivers
v0x2471620_0 .var "pin", 0 0;
v0x2471700_0 .net "rising", 0 0, v0x24711b0_0; 1 drivers
S_0x2445a50 .scope module, "dut" "inputconditioner" 2 13, 3 8, S_0x2445960;
 .timescale 0 0;
P_0x2450c18 .param/l "counterwidth" 3 17, +C4<011>;
P_0x2450c40 .param/l "waittime" 3 18, +C4<011>;
v0x2450b10_0 .net "clk", 0 0, v0x2471420_0; 1 drivers
v0x2470f20_0 .var "conditioned", 0 0;
v0x2470fc0_0 .var "counter", 2 0;
v0x2471060_0 .var "negativeedge", 0 0;
v0x2471110_0 .net "noisysignal", 0 0, v0x2471620_0; 1 drivers
v0x24711b0_0 .var "positiveedge", 0 0;
v0x2471290_0 .var "synchronizer0", 0 0;
v0x2471330_0 .var "synchronizer1", 0 0;
E_0x2443020 .event posedge, v0x2450b10_0;
    .scope S_0x2445a50;
T_0 ;
    %set/v v0x2470fc0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x2445a50;
T_1 ;
    %set/v v0x2471290_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x2445a50;
T_2 ;
    %set/v v0x2471330_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x2445a50;
T_3 ;
    %wait E_0x2443020;
    %load/v 8, v0x24711b0_0, 1;
    %load/v 9, v0x2471060_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24711b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2471060_0, 0, 0;
T_3.0 ;
    %load/v 8, v0x2470f20_0, 1;
    %load/v 9, v0x2471330_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_3.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2470fc0_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0x2470fc0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_3.4, 4;
    %load/v 8, v0x2471330_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24711b0_0, 0, 8;
    %load/v 8, v0x2471330_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2471060_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2470fc0_0, 0, 0;
    %load/v 8, v0x2471330_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2470f20_0, 0, 8;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v0x2470fc0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2470fc0_0, 0, 8;
T_3.5 ;
T_3.3 ;
    %load/v 8, v0x2471110_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2471290_0, 0, 8;
    %load/v 8, v0x2471290_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2471330_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2445960;
T_4 ;
    %set/v v0x2471420_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x2445960;
T_5 ;
    %delay 10, 0;
    %load/v 8, v0x2471420_0, 1;
    %inv 8, 1;
    %set/v v0x2471420_0, 8, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2445960;
T_6 ;
    %vpi_call 2 26 "$dumpfile", "test.vcd";
    %vpi_call 2 27 "$dumpvars", 1'sb0, S_0x2445a50;
    %vpi_call 2 29 "$display", "pin conditioned rising falling | Expected";
    %vpi_call 2 34 "$display", "Testing input sync";
    %set/v v0x2471620_0, 0, 1;
    %delay 70, 0;
    %delay 7, 0;
    %set/v v0x2471620_0, 1, 1;
    %delay 123, 0;
    %vpi_call 2 38 "$display", "%b   %b           %b      %b       | %b %b %b %b", v0x2471620_0, v0x24714c0_0, v0x2471700_0, v0x2471570_0, 1'b1, 1'b1, 1'b1, 1'b0;
    %vpi_call 2 43 "$display", "Testing debouncing";
    %set/v v0x2471620_0, 0, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 1, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 0, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 1, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 0, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 1, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 0, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 1, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 0, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 1, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 0, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 1, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 0, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 1, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 0, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 1, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 0, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 1, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 0, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 1, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 0, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 1, 1;
    %delay 8, 0;
    %set/v v0x2471620_0, 0, 1;
    %delay 8, 0;
    %vpi_call 2 48 "$display", "%b   %b           %b      %b       | %b %b %b %b", v0x2471620_0, v0x24714c0_0, v0x2471700_0, v0x2471570_0, 1'b0, 1'b1, 1'b0, 1'b0;
    %delay 6, 0;
    %vpi_call 2 53 "$display", "Testing edge detection: falling";
    %set/v v0x2471620_0, 1, 1;
    %delay 20, 0;
    %set/v v0x2471620_0, 0, 1;
    %delay 110, 0;
    %vpi_call 2 56 "$display", "%b   %b           %b      %b       | %b %b %b %b", v0x2471620_0, v0x24714c0_0, v0x2471700_0, v0x2471570_0, 1'b0, 1'b0, 1'b0, 1'b1;
    %vpi_call 2 59 "$display", "Testing edge detection: rising";
    %delay 10, 0;
    %set/v v0x2471620_0, 1, 1;
    %delay 110, 0;
    %vpi_call 2 62 "$display", "%b   %b           %b      %b       | %b %b %b %b", v0x2471620_0, v0x24714c0_0, v0x2471700_0, v0x2471570_0, 1'b1, 1'b1, 1'b1, 1'b0;
    %delay 10, 0;
    %vpi_call 2 65 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "verilog/inputconditioner.t.v";
    "verilog/inputconditioner.v";
