#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Feb 11 08:55:26 2026
# Process ID: 18256
# Current directory: D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.runs/synth_1
# Command line: vivado.exe -log top_stopwatch_watch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_stopwatch_watch.tcl
# Log file: D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.runs/synth_1/top_stopwatch_watch.vds
# Journal file: D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_stopwatch_watch.tcl -notrace
Command: synth_design -top top_stopwatch_watch -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12496
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1107.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch_watch' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/0205_UART/0205_UART.srcs/sources_1/new/uart_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/0205_UART/0205_UART.srcs/sources_1/new/uart_top.v:36]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (1#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/0205_UART/0205_UART.srcs/sources_1/new/uart_top.v:36]
INFO: [Synth 8-6157] synthesizing module 'baud_tick' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/0205_UART/0205_UART.srcs/sources_1/new/uart_top.v:262]
	Parameter BAUDRATE bound to: 153600 - type: integer 
	Parameter F_count bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick' (2#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/0205_UART/0205_UART.srcs/sources_1/new/uart_top.v:262]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (3#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/0205_UART/0205_UART.srcs/sources_1/new/uart_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'ascii_decorder' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/0205_UART/0205_UART.srcs/sources_1/new/ascii_decorder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ascii_decorder' (4#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/0205_UART/0205_UART.srcs/sources_1/new/ascii_decorder.v:3]
INFO: [Synth 8-6157] synthesizing module 'sw_toggle' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/0205_UART/0205_UART.srcs/sources_1/new/ascii_decorder.v:42]
INFO: [Synth 8-6155] done synthesizing module 'sw_toggle' (5#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/0205_UART/0205_UART.srcs/sources_1/new/ascii_decorder.v:42]
INFO: [Synth 8-6157] synthesizing module 'or_gate' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:593]
INFO: [Synth 8-6155] done synthesizing module 'or_gate' (6#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:593]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/btn_debounce.v:3]
	Parameter CLK_DIV bound to: 1000 - type: integer 
	Parameter F_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (7#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/0205_UART/0205_UART.srcs/sources_1/new/ascii_decorder.v:57]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (8#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/0205_UART/0205_UART.srcs/sources_1/new/ascii_decorder.v:57]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/control_unit.v:3]
	Parameter STOP bound to: 4'b0000 
	Parameter RUN bound to: 4'b0001 
	Parameter CLEAR bound to: 4'b0010 
	Parameter SEC_UP bound to: 4'b0100 
	Parameter MIN_UP bound to: 4'b1000 
	Parameter HOUR_UP bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/control_unit.v:46]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (9#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch_datapath' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:240]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_100hz_wa' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:331]
	Parameter F_count bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_100hz_wa' (10#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:331]
INFO: [Synth 8-6157] synthesizing module 'tick_counter_watch' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:360]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
	Parameter TIMES bound to: 100 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'tick_counter_watch' (11#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:360]
INFO: [Synth 8-6157] synthesizing module 'tick_counter_watch__parameterized0' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:360]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
	Parameter TIMES bound to: 60 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'tick_counter_watch__parameterized0' (11#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:360]
INFO: [Synth 8-6157] synthesizing module 'tick_counter_watch__parameterized1' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:360]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
	Parameter TIMES bound to: 24 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000001100 
INFO: [Synth 8-6155] done synthesizing module 'tick_counter_watch__parameterized1' (11#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:360]
INFO: [Synth 8-6155] done synthesizing module 'watch_datapath' (12#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:240]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_datapath' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:423]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_100Hz' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:563]
	Parameter F_count bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_100Hz' (13#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:563]
INFO: [Synth 8-6157] synthesizing module 'tick_counter' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:501]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
	Parameter TIMES bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_counter' (14#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:501]
INFO: [Synth 8-6157] synthesizing module 'tick_counter__parameterized0' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:501]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
	Parameter TIMES bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_counter__parameterized0' (14#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:501]
INFO: [Synth 8-6157] synthesizing module 'tick_counter__parameterized1' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:501]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
	Parameter TIMES bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_counter__parameterized1' (14#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:501]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_datapath' (15#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:423]
INFO: [Synth 8-6157] synthesizing module 'mux_3x1' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:222]
INFO: [Synth 8-6155] done synthesizing module 'mux_3x1' (16#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:222]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'dot_onoff_comp' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:285]
INFO: [Synth 8-6155] done synthesizing module 'dot_onoff_comp' (17#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:285]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:237]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (18#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:237]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized0' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:237]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized0' (18#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:237]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized1' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:237]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized1' (18#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:237]
INFO: [Synth 8-6157] synthesizing module 'mux_8X1' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:205]
INFO: [Synth 8-6155] done synthesizing module 'mux_8X1' (19#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:205]
INFO: [Synth 8-6157] synthesizing module 'mux_2X1' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:129]
INFO: [Synth 8-6155] done synthesizing module 'mux_2X1' (20#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:129]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:138]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (21#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:138]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:166]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (22#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:166]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:188]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (23#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:188]
INFO: [Synth 8-6157] synthesizing module 'bcd' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:254]
INFO: [Synth 8-226] default block is never used [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:260]
INFO: [Synth 8-6155] done synthesizing module 'bcd' (24#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:254]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (25#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:3]
WARNING: [Synth 8-7071] port 'btn' of module 'fnd_controller' is unconnected for instance 'U_FND_CNTL' [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:209]
WARNING: [Synth 8-7023] instance 'U_FND_CNTL' of module 'fnd_controller' has 7 connections declared, but only 6 given [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:209]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch_watch' (26#1) [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/10000_counter/top_10000_counter.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.703 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1107.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/constrs_1/imports/Ondevice/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_tx'. [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/constrs_1/imports/Ondevice/Basys-3-Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/constrs_1/imports/Ondevice/Basys-3-Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/constrs_1/imports/Ondevice/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.srcs/constrs_1/imports/Ondevice/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_stopwatch_watch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_stopwatch_watch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1174.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1174.926 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1174.926 ; gain = 67.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1174.926 ; gain = 67.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1174.926 ; gain = 67.223
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'current_st_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                           000001 |                             0000
                     RUN |                           000010 |                             0001
                   CLEAR |                           000100 |                             0010
                  SEC_UP |                           001000 |                             0100
                  MIN_UP |                           010000 |                             1000
                 HOUR_UP |                           100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_st_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1174.926 ; gain = 67.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 4     
	  10 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	  11 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 16    
	   2 Input    5 Bit        Muxes := 10    
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 19    
	   3 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1174.926 ; gain = 67.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1174.926 ; gain = 67.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1182.316 ; gain = 74.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1193.734 ; gain = 86.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1208.523 ; gain = 100.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1208.523 ; gain = 100.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1208.523 ; gain = 100.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1208.523 ; gain = 100.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1208.523 ; gain = 100.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1208.523 ; gain = 100.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |    18|
|4     |LUT2   |   148|
|5     |LUT3   |    42|
|6     |LUT4   |    80|
|7     |LUT5   |    55|
|8     |LUT6   |   134|
|9     |FDCE   |   266|
|10    |FDPE   |     3|
|11    |FDRE   |     2|
|12    |IBUF   |    11|
|13    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1208.523 ; gain = 100.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1208.523 ; gain = 33.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1208.523 ; gain = 100.820
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1220.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1220.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1220.625 ; gain = 112.922
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/workplace/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch.runs/synth_1/top_stopwatch_watch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_stopwatch_watch_utilization_synth.rpt -pb top_stopwatch_watch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 11 08:56:04 2026...
