// Seed: 983099125
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3,
    inout logic id_4,
    output id_5,
    input id_6,
    output logic id_7,
    input logic id_8,
    input logic id_9
);
  logic id_10;
  type_0 id_11 (
      {id_9 - id_6{id_1}},
      1,
      id_8 - 1 == id_0,
      id_0
  );
endmodule
