Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Github/xupsh/Digital_Design_lab/Chapter_8/SPI/SPI.srcs/sources_1/new/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Github/xupsh/Digital_Design_lab/Chapter_8/SPI/SPI.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Github/xupsh/Digital_Design_lab/Chapter_8/SPI/SPI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
