$date
	Sun Oct 23 00:55:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#743200
b10001 !
1"
#743202
b10001 &
b10001 %
1$
#743203
0"
#743206
b110100 &
b110100 %
#743210
b11010 &
b11010 %
#743214
b1101 &
b1101 %
#743218
b101000 &
b101000 %
#743222
b10100 &
b10100 %
#743226
b1010 &
b1010 %
#743230
b101 &
b101 %
#743234
b10000 &
b10000 %
#743238
b1000 &
b1000 %
#743242
b100 &
b100 %
#743246
b10 &
b10 %
#743250
b1 &
b1 %
1#
#743254
b0 &
0#
b0 %
0$
#1728150
b11 &
b11 %
1$
b11 !
1"
#1728151
0"
#1728154
b1010 &
b1010 %
#1728158
b101 &
b101 %
#1728162
b10000 &
b10000 %
#1728166
b1000 &
b1000 %
#1728170
b100 &
b100 %
#1728174
b10 &
b10 %
#1728178
b1 &
b1 %
1#
#1728182
b0 &
0#
b0 %
0$
#2798830
b10110 &
b10110 %
1$
b10110 !
1"
#2798831
0"
#2798834
b1011 &
b1011 %
#2798838
b100010 &
b100010 %
#2798842
b10001 &
b10001 %
#2798846
b110100 &
b110100 %
#2798850
b11010 &
b11010 %
#2798854
b1101 &
b1101 %
#2798858
b101000 &
b101000 %
#2798862
b10100 &
b10100 %
#2798866
b1010 &
b1010 %
#2798870
b101 &
b101 %
#2798874
b10000 &
b10000 %
#2798878
b1000 &
b1000 %
#2798882
b100 &
b100 %
#2798886
b10 &
b10 %
#2798890
b1 &
b1 %
1#
#2798894
b0 &
0#
b0 %
0$
#4500012
