From 8c5f4580acfd1c073f1b8617dda7c0f9dabbe433 Mon Sep 17 00:00:00 2001
From: Hyun Kwon <hyun.kwon@xilinx.com>
Date: Fri, 15 May 2015 17:14:33 -0700
Subject: [PATCH 515/793] drm: xilinx: dp: Support ANSI 8B/10B encoding

The register bit to enable ANSI 8B/10B encoding is added. Enable
the encoding in PHY, as well as in the sink device through DPCD.

Signed-off-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 drivers/gpu/drm/xilinx/xilinx_drm_dp.c |   13 ++++++++++++-
 1 files changed, 12 insertions(+), 1 deletions(-)

diff --git a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
index 8d0b35f..4dfc0dd 100644
--- a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
+++ b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
@@ -201,6 +201,7 @@
 							 XILINX_DP_TX_PHY_CONFIG_GTTX_RESET | \
 							 XILINX_DP_TX_PHY_CONFIG_PHY_PMA_RESET | \
 							 XILINX_DP_TX_PHY_CONFIG_PHY_PCS_RESET)
+#define XILINX_DP_SUB_TX_PHY_CONFIG_EN_8B_10B		BIT(16)
 #define XILINX_DP_TX_PHY_PREEMPHASIS_LANE_0		0x210
 #define XILINX_DP_TX_PHY_PREEMPHASIS_LANE_1		0x214
 #define XILINX_DP_TX_PHY_PREEMPHASIS_LANE_2		0x218
@@ -697,6 +698,13 @@ static int xilinx_drm_dp_train(struct xilinx_drm_dp *dp)
 		return ret;
 	}
 
+	ret = drm_dp_dpcd_writeb(&dp->aux, DP_MAIN_LINK_CHANNEL_CODING_SET,
+				 DP_SET_ANSI_8B10B);
+	if (ret < 0) {
+		DRM_ERROR("failed to set ANSI 8B/10B encoding\n");
+		return ret;
+	}
+
 	ret = drm_dp_dpcd_writeb(&dp->aux, DP_LINK_BW_SET, bw_code);
 	if (ret < 0) {
 		DRM_ERROR("failed to set DP bandwidth\n");
@@ -1061,6 +1069,7 @@ static int xilinx_drm_dp_encoder_init(struct platform_device *pdev,
 {
 	struct xilinx_drm_dp *dp = platform_get_drvdata(pdev);
 	int clock_rate, ret;
+	u32 reg = 0;
 
 	encoder->slave_priv = dp;
 	encoder->slave_funcs = &xilinx_drm_dp_encoder_funcs;
@@ -1076,7 +1085,9 @@ static int xilinx_drm_dp_encoder_init(struct platform_device *pdev,
 
 	xilinx_drm_writel(dp->iomem, XILINX_DP_TX_CLK_DIVIDER,
 			  clock_rate / XILINX_DP_TX_CLK_DIVIDER_MHZ);
-	xilinx_drm_writel(dp->iomem, XILINX_DP_TX_PHY_CONFIG, 0);
+	if (dp->dp_sub)
+		reg = XILINX_DP_SUB_TX_PHY_CONFIG_EN_8B_10B;
+	xilinx_drm_writel(dp->iomem, XILINX_DP_TX_PHY_CONFIG, reg);
 	ret = xilinx_drm_dp_phy_ready(dp);
 	if (ret < 0)
 		return ret;
-- 
1.7.5.4

