<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Global buffers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="global-buffers"><a class="header" href="#global-buffers">Global buffers</a></h1>
<h2 id="tile-clk_bufg_s"><a class="header" href="#tile-clk_bufg_s">Tile CLK_BUFG_S</a></h2>
<p>Cells: 7</p>
<h3 id="switchbox-spec_int"><a class="header" href="#switchbox-spec_int">Switchbox SPEC_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].GCLK[0]</td><td>CELL[1].OUT_BUFG[0]</td></tr>

<tr><td>CELL[0].GCLK[1]</td><td>CELL[1].OUT_BUFG[1]</td></tr>

<tr><td>CELL[0].GCLK[2]</td><td>CELL[1].OUT_BUFG[2]</td></tr>

<tr><td>CELL[0].GCLK[3]</td><td>CELL[1].OUT_BUFG[3]</td></tr>

<tr><td>CELL[0].GCLK[4]</td><td>CELL[1].OUT_BUFG[4]</td></tr>

<tr><td>CELL[0].GCLK[5]</td><td>CELL[1].OUT_BUFG[5]</td></tr>

<tr><td>CELL[0].GCLK[6]</td><td>CELL[1].OUT_BUFG[6]</td></tr>

<tr><td>CELL[0].GCLK[7]</td><td>CELL[1].OUT_BUFG[7]</td></tr>

<tr><td>CELL[0].GCLK[8]</td><td>CELL[1].OUT_BUFG[8]</td></tr>

<tr><td>CELL[0].GCLK[9]</td><td>CELL[1].OUT_BUFG[9]</td></tr>

<tr><td>CELL[0].GCLK[10]</td><td>CELL[1].OUT_BUFG[10]</td></tr>

<tr><td>CELL[0].GCLK[11]</td><td>CELL[1].OUT_BUFG[11]</td></tr>

<tr><td>CELL[0].GCLK[12]</td><td>CELL[1].OUT_BUFG[12]</td></tr>

<tr><td>CELL[0].GCLK[13]</td><td>CELL[1].OUT_BUFG[13]</td></tr>

<tr><td>CELL[0].GCLK[14]</td><td>CELL[1].OUT_BUFG[14]</td></tr>

<tr><td>CELL[0].GCLK[15]</td><td>CELL[1].OUT_BUFG[15]</td></tr>

<tr><td>CELL[0].GIOB[0]</td><td>IO_W[0].OUT_CLKPAD</td></tr>

<tr><td>CELL[0].GIOB[1]</td><td>IO_E[0].OUT_CLKPAD</td></tr>

<tr><td>CELL[0].GIOB[2]</td><td>IO_W[1].OUT_CLKPAD</td></tr>

<tr><td>CELL[0].GIOB[3]</td><td>IO_E[1].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[0]-CELL[1].IMUX_BUFG_O[3]"><td>CELL[1].OUT_BEL[0]</td><td>CELL[1].IMUX_BUFG_O[3]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][6]">MAIN[0][28][6]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[1]-CELL[1].IMUX_BUFG_O[4]"><td>CELL[1].OUT_BEL[1]</td><td>CELL[1].IMUX_BUFG_O[4]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][22]">MAIN[0][27][22]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[2]-CELL[1].IMUX_BUFG_O[11]"><td>CELL[1].OUT_BEL[2]</td><td>CELL[1].IMUX_BUFG_O[11]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][38]">MAIN[0][28][38]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[3]-CELL[1].IMUX_BUFG_O[12]"><td>CELL[1].OUT_BEL[3]</td><td>CELL[1].IMUX_BUFG_O[12]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][54]">MAIN[0][27][54]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[4]-CELL[1].IMUX_BUFG_O[0]"><td>CELL[1].OUT_BEL[4]</td><td>CELL[1].IMUX_BUFG_O[0]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][6]">MAIN[0][27][6]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[5]-CELL[1].IMUX_BUFG_O[7]"><td>CELL[1].OUT_BEL[5]</td><td>CELL[1].IMUX_BUFG_O[7]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][22]">MAIN[0][28][22]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[6]-CELL[1].IMUX_BUFG_O[8]"><td>CELL[1].OUT_BEL[6]</td><td>CELL[1].IMUX_BUFG_O[8]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][38]">MAIN[0][27][38]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[7]-CELL[1].IMUX_BUFG_O[15]"><td>CELL[1].OUT_BEL[7]</td><td>CELL[1].IMUX_BUFG_O[15]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][54]">MAIN[0][28][54]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[8]-CELL[1].IMUX_BUFG_O[1]"><td>CELL[1].OUT_BEL[8]</td><td>CELL[1].IMUX_BUFG_O[1]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][6]">MAIN[0][26][6]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[9]-CELL[1].IMUX_BUFG_O[6]"><td>CELL[1].OUT_BEL[9]</td><td>CELL[1].IMUX_BUFG_O[6]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][22]">MAIN[0][29][22]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[10]-CELL[1].IMUX_BUFG_O[9]"><td>CELL[1].OUT_BEL[10]</td><td>CELL[1].IMUX_BUFG_O[9]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][38]">MAIN[0][26][38]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[11]-CELL[1].IMUX_BUFG_O[14]"><td>CELL[1].OUT_BEL[11]</td><td>CELL[1].IMUX_BUFG_O[14]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][54]">MAIN[0][29][54]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[12]-CELL[1].IMUX_BUFG_O[2]"><td>CELL[1].OUT_BEL[12]</td><td>CELL[1].IMUX_BUFG_O[2]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][6]">MAIN[0][29][6]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[13]-CELL[1].IMUX_BUFG_O[5]"><td>CELL[1].OUT_BEL[13]</td><td>CELL[1].IMUX_BUFG_O[5]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][22]">MAIN[0][26][22]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[14]-CELL[1].IMUX_BUFG_O[10]"><td>CELL[1].OUT_BEL[14]</td><td>CELL[1].IMUX_BUFG_O[10]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][38]">MAIN[0][29][38]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[15]-CELL[1].IMUX_BUFG_O[13]"><td>CELL[1].OUT_BEL[15]</td><td>CELL[1].IMUX_BUFG_O[13]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][54]">MAIN[0][26][54]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[0]-CELL[1].OUT_BUFG[0]"><td>CELL[1].OUT_BUFG_GFB[0]</td><td>CELL[1].OUT_BUFG[0]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][3]">MAIN[0][27][3]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[1]-CELL[1].OUT_BUFG[1]"><td>CELL[1].OUT_BUFG_GFB[1]</td><td>CELL[1].OUT_BUFG[1]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][3]">MAIN[0][29][3]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[2]-CELL[1].OUT_BUFG[2]"><td>CELL[1].OUT_BUFG_GFB[2]</td><td>CELL[1].OUT_BUFG[2]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][19]">MAIN[0][27][19]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[3]-CELL[1].OUT_BUFG[3]"><td>CELL[1].OUT_BUFG_GFB[3]</td><td>CELL[1].OUT_BUFG[3]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][19]">MAIN[0][29][19]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[4]-CELL[1].OUT_BUFG[4]"><td>CELL[1].OUT_BUFG_GFB[4]</td><td>CELL[1].OUT_BUFG[4]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][35]">MAIN[0][27][35]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[5]-CELL[1].OUT_BUFG[5]"><td>CELL[1].OUT_BUFG_GFB[5]</td><td>CELL[1].OUT_BUFG[5]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][35]">MAIN[0][29][35]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[6]-CELL[1].OUT_BUFG[6]"><td>CELL[1].OUT_BUFG_GFB[6]</td><td>CELL[1].OUT_BUFG[6]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][51]">MAIN[0][27][51]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[7]-CELL[1].OUT_BUFG[7]"><td>CELL[1].OUT_BUFG_GFB[7]</td><td>CELL[1].OUT_BUFG[7]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][51]">MAIN[0][29][51]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[8]-CELL[1].OUT_BUFG[8]"><td>CELL[1].OUT_BUFG_GFB[8]</td><td>CELL[1].OUT_BUFG[8]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][3]">MAIN[1][27][3]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[9]-CELL[1].OUT_BUFG[9]"><td>CELL[1].OUT_BUFG_GFB[9]</td><td>CELL[1].OUT_BUFG[9]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][3]">MAIN[1][29][3]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[10]-CELL[1].OUT_BUFG[10]"><td>CELL[1].OUT_BUFG_GFB[10]</td><td>CELL[1].OUT_BUFG[10]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][19]">MAIN[1][27][19]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[11]-CELL[1].OUT_BUFG[11]"><td>CELL[1].OUT_BUFG_GFB[11]</td><td>CELL[1].OUT_BUFG[11]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][19]">MAIN[1][29][19]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[12]-CELL[1].OUT_BUFG[12]"><td>CELL[1].OUT_BUFG_GFB[12]</td><td>CELL[1].OUT_BUFG[12]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][35]">MAIN[1][27][35]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[13]-CELL[1].OUT_BUFG[13]"><td>CELL[1].OUT_BUFG_GFB[13]</td><td>CELL[1].OUT_BUFG[13]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][35]">MAIN[1][29][35]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[14]-CELL[1].OUT_BUFG[14]"><td>CELL[1].OUT_BUFG_GFB[14]</td><td>CELL[1].OUT_BUFG[14]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][51]">MAIN[1][27][51]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[15]-CELL[1].OUT_BUFG[15]"><td>CELL[1].OUT_BUFG_GFB[15]</td><td>CELL[1].OUT_BUFG[15]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][51]">MAIN[1][29][51]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[0]-CELL[1].IMUX_BUFG_O[19]"><td>CELL[2].OUT_BEL[0]</td><td>CELL[1].IMUX_BUFG_O[19]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][6]">MAIN[1][28][6]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[1]-CELL[1].IMUX_BUFG_O[20]"><td>CELL[2].OUT_BEL[1]</td><td>CELL[1].IMUX_BUFG_O[20]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][22]">MAIN[1][27][22]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[2]-CELL[1].IMUX_BUFG_O[27]"><td>CELL[2].OUT_BEL[2]</td><td>CELL[1].IMUX_BUFG_O[27]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][38]">MAIN[1][28][38]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[3]-CELL[1].IMUX_BUFG_O[28]"><td>CELL[2].OUT_BEL[3]</td><td>CELL[1].IMUX_BUFG_O[28]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][54]">MAIN[1][27][54]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[4]-CELL[1].IMUX_BUFG_O[16]"><td>CELL[2].OUT_BEL[4]</td><td>CELL[1].IMUX_BUFG_O[16]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][6]">MAIN[1][27][6]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[5]-CELL[1].IMUX_BUFG_O[23]"><td>CELL[2].OUT_BEL[5]</td><td>CELL[1].IMUX_BUFG_O[23]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][22]">MAIN[1][28][22]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[6]-CELL[1].IMUX_BUFG_O[24]"><td>CELL[2].OUT_BEL[6]</td><td>CELL[1].IMUX_BUFG_O[24]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][38]">MAIN[1][27][38]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[7]-CELL[1].IMUX_BUFG_O[31]"><td>CELL[2].OUT_BEL[7]</td><td>CELL[1].IMUX_BUFG_O[31]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][54]">MAIN[1][28][54]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[8]-CELL[1].IMUX_BUFG_O[17]"><td>CELL[2].OUT_BEL[8]</td><td>CELL[1].IMUX_BUFG_O[17]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][6]">MAIN[1][26][6]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[9]-CELL[1].IMUX_BUFG_O[22]"><td>CELL[2].OUT_BEL[9]</td><td>CELL[1].IMUX_BUFG_O[22]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][22]">MAIN[1][29][22]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[10]-CELL[1].IMUX_BUFG_O[25]"><td>CELL[2].OUT_BEL[10]</td><td>CELL[1].IMUX_BUFG_O[25]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][38]">MAIN[1][26][38]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[11]-CELL[1].IMUX_BUFG_O[30]"><td>CELL[2].OUT_BEL[11]</td><td>CELL[1].IMUX_BUFG_O[30]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][54]">MAIN[1][29][54]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[12]-CELL[1].IMUX_BUFG_O[18]"><td>CELL[2].OUT_BEL[12]</td><td>CELL[1].IMUX_BUFG_O[18]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][6]">MAIN[1][29][6]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[13]-CELL[1].IMUX_BUFG_O[21]"><td>CELL[2].OUT_BEL[13]</td><td>CELL[1].IMUX_BUFG_O[21]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][22]">MAIN[1][26][22]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[14]-CELL[1].IMUX_BUFG_O[26]"><td>CELL[2].OUT_BEL[14]</td><td>CELL[1].IMUX_BUFG_O[26]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][38]">MAIN[1][29][38]</a></td></tr>

<tr id="virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[15]-CELL[1].IMUX_BUFG_O[29]"><td>CELL[2].OUT_BEL[15]</td><td>CELL[1].IMUX_BUFG_O[29]</td><td><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][54]">MAIN[1][26][54]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[0]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][8]">MAIN[0][26][8]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[0]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][10]">MAIN[0][27][10]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[0]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][9]">MAIN[0][26][9]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[0]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][5]">MAIN[0][26][5]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[0]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][12]">MAIN[0][27][12]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[0]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][14]">MAIN[0][27][14]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[0]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][15]">MAIN[0][26][15]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[0]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][13]">MAIN[0][26][13]</a></td><td>CELL[1].IMUX_BUFG_O[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[38]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[15]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[1]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][8]">MAIN[0][27][8]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[1]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][10]">MAIN[0][26][10]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[1]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][9]">MAIN[0][27][9]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[1]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][5]">MAIN[0][27][5]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[1]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][13]">MAIN[0][27][13]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[1]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][14]">MAIN[0][26][14]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[1]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][15]">MAIN[0][27][15]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[1]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][12]">MAIN[0][26][12]</a></td><td>CELL[1].IMUX_BUFG_O[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[39]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[15]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[2]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[2]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][8]">MAIN[0][28][8]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[2]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][10]">MAIN[0][29][10]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[2]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][9]">MAIN[0][28][9]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[2]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][5]">MAIN[0][28][5]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[2]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][12]">MAIN[0][29][12]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[2]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][14]">MAIN[0][29][14]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[2]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][15]">MAIN[0][28][15]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[2]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][13]">MAIN[0][28][13]</a></td><td>CELL[1].IMUX_BUFG_O[2]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[25]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[3]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[3]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][8]">MAIN[0][29][8]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[3]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][10]">MAIN[0][28][10]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[3]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][9]">MAIN[0][29][9]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[3]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][5]">MAIN[0][29][5]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[3]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][13]">MAIN[0][29][13]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[3]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][14]">MAIN[0][28][14]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[3]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][15]">MAIN[0][29][15]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[3]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][12]">MAIN[0][28][12]</a></td><td>CELL[1].IMUX_BUFG_O[3]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[24]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[4]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[4]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][24]">MAIN[0][26][24]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[4]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][26]">MAIN[0][27][26]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[4]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][25]">MAIN[0][26][25]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[4]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][21]">MAIN[0][26][21]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[4]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][28]">MAIN[0][27][28]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[4]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][30]">MAIN[0][27][30]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[4]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][31]">MAIN[0][26][31]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[4]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][29]">MAIN[0][26][29]</a></td><td>CELL[1].IMUX_BUFG_O[4]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[22]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[5]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[5]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][24]">MAIN[0][27][24]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[5]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][26]">MAIN[0][26][26]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[5]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][25]">MAIN[0][27][25]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[5]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][21]">MAIN[0][27][21]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[5]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][29]">MAIN[0][27][29]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[5]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][30]">MAIN[0][26][30]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[5]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][31]">MAIN[0][27][31]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[5]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][28]">MAIN[0][26][28]</a></td><td>CELL[1].IMUX_BUFG_O[5]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[23]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[6]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[6]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][24]">MAIN[0][28][24]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[6]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][26]">MAIN[0][29][26]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[6]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][25]">MAIN[0][28][25]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[6]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][21]">MAIN[0][28][21]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[6]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][28]">MAIN[0][29][28]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[6]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][30]">MAIN[0][29][30]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[6]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][31]">MAIN[0][28][31]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[6]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][29]">MAIN[0][28][29]</a></td><td>CELL[1].IMUX_BUFG_O[6]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[7]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[7]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][24]">MAIN[0][29][24]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[7]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][26]">MAIN[0][28][26]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[7]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][25]">MAIN[0][29][25]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[7]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][21]">MAIN[0][29][21]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[7]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][29]">MAIN[0][29][29]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[7]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][30]">MAIN[0][28][30]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[7]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][31]">MAIN[0][29][31]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[7]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][28]">MAIN[0][28][28]</a></td><td>CELL[1].IMUX_BUFG_O[7]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[8]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[8]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][40]">MAIN[0][26][40]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[8]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][42]">MAIN[0][27][42]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[8]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][41]">MAIN[0][26][41]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[8]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][37]">MAIN[0][26][37]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[8]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][44]">MAIN[0][27][44]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[8]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][46]">MAIN[0][27][46]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[8]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][47]">MAIN[0][26][47]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[8]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][45]">MAIN[0][26][45]</a></td><td>CELL[1].IMUX_BUFG_O[8]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[9]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[9]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][40]">MAIN[0][27][40]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[9]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][42]">MAIN[0][26][42]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[9]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][41]">MAIN[0][27][41]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[9]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][37]">MAIN[0][27][37]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[9]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][45]">MAIN[0][27][45]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[9]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][46]">MAIN[0][26][46]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[9]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][47]">MAIN[0][27][47]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[9]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][44]">MAIN[0][26][44]</a></td><td>CELL[1].IMUX_BUFG_O[9]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[10]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[10]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][44]">MAIN[0][29][44]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[10]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][45]">MAIN[0][28][45]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[10]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][46]">MAIN[0][29][46]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[10]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][47]">MAIN[0][28][47]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[10]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][37]">MAIN[0][28][37]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[10]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][41]">MAIN[0][28][41]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[10]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][40]">MAIN[0][28][40]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[10]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][42]">MAIN[0][29][42]</a></td><td>CELL[1].IMUX_BUFG_O[10]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[10]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[11]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[11]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][44]">MAIN[0][28][44]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[11]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][45]">MAIN[0][29][45]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[11]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][46]">MAIN[0][28][46]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[11]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][47]">MAIN[0][29][47]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[11]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][37]">MAIN[0][29][37]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[11]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][41]">MAIN[0][29][41]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[11]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][40]">MAIN[0][29][40]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[11]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][42]">MAIN[0][28][42]</a></td><td>CELL[1].IMUX_BUFG_O[11]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[11]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[12]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[12]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][60]">MAIN[0][27][60]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[12]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][61]">MAIN[0][26][61]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[12]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][62]">MAIN[0][27][62]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[12]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][63]">MAIN[0][26][63]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[12]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][53]">MAIN[0][26][53]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[12]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][57]">MAIN[0][26][57]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[12]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][56]">MAIN[0][26][56]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[12]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][58]">MAIN[0][27][58]</a></td><td>CELL[1].IMUX_BUFG_O[12]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[12]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[25]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[13]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[13]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][60]">MAIN[0][26][60]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[13]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][61]">MAIN[0][27][61]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[13]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][62]">MAIN[0][26][62]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[13]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][63]">MAIN[0][27][63]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[13]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][53]">MAIN[0][27][53]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[13]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][57]">MAIN[0][27][57]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[13]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][56]">MAIN[0][27][56]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[13]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][58]">MAIN[0][26][58]</a></td><td>CELL[1].IMUX_BUFG_O[13]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[13]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[17]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[14]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[14]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][60]">MAIN[0][29][60]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[14]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][61]">MAIN[0][28][61]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[14]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][62]">MAIN[0][29][62]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[14]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][63]">MAIN[0][28][63]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[14]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][53]">MAIN[0][28][53]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[14]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][57]">MAIN[0][28][57]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[14]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][56]">MAIN[0][28][56]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[14]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][58]">MAIN[0][29][58]</a></td><td>CELL[1].IMUX_BUFG_O[14]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[14]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[8]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[35]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[15]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[15]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][60]">MAIN[0][28][60]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[15]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][61]">MAIN[0][29][61]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[15]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][62]">MAIN[0][28][62]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[15]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][63]">MAIN[0][29][63]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[15]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][53]">MAIN[0][29][53]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[15]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][57]">MAIN[0][29][57]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[15]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][56]">MAIN[0][29][56]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[15]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][58]">MAIN[0][28][58]</a></td><td>CELL[1].IMUX_BUFG_O[15]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[15]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[8]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[43]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[16]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[16]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][12]">MAIN[1][27][12]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[16]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][13]">MAIN[1][26][13]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[16]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][14]">MAIN[1][27][14]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[16]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][15]">MAIN[1][26][15]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[16]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][5]">MAIN[1][26][5]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[16]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][9]">MAIN[1][26][9]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[16]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][8]">MAIN[1][26][8]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[16]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][10]">MAIN[1][27][10]</a></td><td>CELL[1].IMUX_BUFG_O[16]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[16]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[9]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[12]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[17]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[17]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][12]">MAIN[1][26][12]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[17]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][13]">MAIN[1][27][13]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[17]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][14]">MAIN[1][26][14]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[17]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][15]">MAIN[1][27][15]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[17]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][5]">MAIN[1][27][5]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[17]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][9]">MAIN[1][27][9]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[17]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][8]">MAIN[1][27][8]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[17]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][10]">MAIN[1][26][10]</a></td><td>CELL[1].IMUX_BUFG_O[17]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[17]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[9]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[18]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[18]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][12]">MAIN[1][29][12]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[18]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][13]">MAIN[1][28][13]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[18]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][14]">MAIN[1][29][14]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[18]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][15]">MAIN[1][28][15]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[18]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][5]">MAIN[1][28][5]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[18]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][9]">MAIN[1][28][9]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[18]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][8]">MAIN[1][28][8]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[18]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][10]">MAIN[1][29][10]</a></td><td>CELL[1].IMUX_BUFG_O[18]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[18]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[38]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[19]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[19]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][12]">MAIN[1][28][12]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[19]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][13]">MAIN[1][29][13]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[19]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][14]">MAIN[1][28][14]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[19]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][15]">MAIN[1][29][15]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[19]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][5]">MAIN[1][29][5]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[19]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][9]">MAIN[1][29][9]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[19]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][8]">MAIN[1][29][8]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[19]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][10]">MAIN[1][28][10]</a></td><td>CELL[1].IMUX_BUFG_O[19]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[19]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[20]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[20]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][28]">MAIN[1][27][28]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[20]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][29]">MAIN[1][26][29]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[20]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][30]">MAIN[1][27][30]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[20]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][31]">MAIN[1][26][31]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[20]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][21]">MAIN[1][26][21]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[20]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][25]">MAIN[1][26][25]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[20]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][24]">MAIN[1][26][24]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[20]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][26]">MAIN[1][27][26]</a></td><td>CELL[1].IMUX_BUFG_O[20]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[23]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[21]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[21]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][28]">MAIN[1][26][28]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[21]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][29]">MAIN[1][27][29]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[21]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][30]">MAIN[1][26][30]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[21]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][31]">MAIN[1][27][31]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[21]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][21]">MAIN[1][27][21]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[21]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][25]">MAIN[1][27][25]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[21]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][24]">MAIN[1][27][24]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[21]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][26]">MAIN[1][26][26]</a></td><td>CELL[1].IMUX_BUFG_O[21]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[21]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[22]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[22]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][28]">MAIN[1][29][28]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[22]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][29]">MAIN[1][28][29]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[22]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][30]">MAIN[1][29][30]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[22]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][31]">MAIN[1][28][31]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[22]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][21]">MAIN[1][28][21]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[22]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][25]">MAIN[1][28][25]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[22]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][24]">MAIN[1][28][24]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[22]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][26]">MAIN[1][29][26]</a></td><td>CELL[1].IMUX_BUFG_O[22]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[22]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[12]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[33]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[23]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[23]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][28]">MAIN[1][28][28]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[23]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][29]">MAIN[1][29][29]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[23]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][30]">MAIN[1][28][30]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[23]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][31]">MAIN[1][29][31]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[23]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][21]">MAIN[1][29][21]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[23]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][25]">MAIN[1][29][25]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[23]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][24]">MAIN[1][29][24]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[23]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][26]">MAIN[1][28][26]</a></td><td>CELL[1].IMUX_BUFG_O[23]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[23]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[12]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[41]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[24]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[24]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][44]">MAIN[1][27][44]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[24]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][45]">MAIN[1][26][45]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[24]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][46]">MAIN[1][27][46]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[24]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][47]">MAIN[1][26][47]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[24]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][37]">MAIN[1][26][37]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[24]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][41]">MAIN[1][26][41]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[24]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][40]">MAIN[1][26][40]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[24]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][42]">MAIN[1][27][42]</a></td><td>CELL[1].IMUX_BUFG_O[24]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[24]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[13]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[25]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[25]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][44]">MAIN[1][26][44]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[25]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][45]">MAIN[1][27][45]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[25]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][46]">MAIN[1][26][46]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[25]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][47]">MAIN[1][27][47]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[25]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][37]">MAIN[1][27][37]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[25]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][41]">MAIN[1][27][41]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[25]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][40]">MAIN[1][27][40]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[25]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][42]">MAIN[1][26][42]</a></td><td>CELL[1].IMUX_BUFG_O[25]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[25]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[13]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[26]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[26]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][44]">MAIN[1][29][44]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[26]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][45]">MAIN[1][28][45]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[26]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][46]">MAIN[1][29][46]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[26]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][47]">MAIN[1][28][47]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[26]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][37]">MAIN[1][28][37]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[26]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][41]">MAIN[1][28][41]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[26]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][40]">MAIN[1][28][40]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[26]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][42]">MAIN[1][29][42]</a></td><td>CELL[1].IMUX_BUFG_O[26]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[26]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[12]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[14]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[20]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[27]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[27]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][44]">MAIN[1][28][44]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[27]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][45]">MAIN[1][29][45]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[27]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][46]">MAIN[1][28][46]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[27]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][47]">MAIN[1][29][47]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[27]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][37]">MAIN[1][29][37]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[27]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][41]">MAIN[1][29][41]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[27]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][40]">MAIN[1][29][40]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[27]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][42]">MAIN[1][28][42]</a></td><td>CELL[1].IMUX_BUFG_O[27]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[27]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[12]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[14]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[28]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[28]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[28]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][60]">MAIN[1][27][60]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[28]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][61]">MAIN[1][26][61]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[28]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][62]">MAIN[1][27][62]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[28]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][63]">MAIN[1][26][63]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[28]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][53]">MAIN[1][26][53]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[28]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][57]">MAIN[1][26][57]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[28]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][56]">MAIN[1][26][56]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[28]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][58]">MAIN[1][27][58]</a></td><td>CELL[1].IMUX_BUFG_O[28]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[28]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[13]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[15]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[29]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[29]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][60]">MAIN[1][26][60]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[29]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][61]">MAIN[1][27][61]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[29]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][62]">MAIN[1][26][62]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[29]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][63]">MAIN[1][27][63]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[29]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][53]">MAIN[1][27][53]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[29]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][57]">MAIN[1][27][57]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[29]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][56]">MAIN[1][27][56]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[29]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][58]">MAIN[1][26][58]</a></td><td>CELL[1].IMUX_BUFG_O[29]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[29]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[13]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[15]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[36]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[30]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[30]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][60]">MAIN[1][29][60]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[30]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][61]">MAIN[1][28][61]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[30]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][62]">MAIN[1][29][62]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[30]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][63]">MAIN[1][28][63]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[30]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][53]">MAIN[1][28][53]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[30]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][57]">MAIN[1][28][57]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[30]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][56]">MAIN[1][28][56]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[30]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][58]">MAIN[1][29][58]</a></td><td>CELL[1].IMUX_BUFG_O[30]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[30]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[14]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[31]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S switchbox SPEC_INT muxes IMUX_BUFG_O[31]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[31]-7"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][60]">MAIN[1][28][60]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[31]-6"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][61]">MAIN[1][29][61]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[31]-5"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][62]">MAIN[1][28][62]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[31]-4"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][63]">MAIN[1][29][63]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[31]-3"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][53]">MAIN[1][29][53]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[31]-2"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][57]">MAIN[1][29][57]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[31]-1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][56]">MAIN[1][29][56]</a></td><td id="virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[31]-0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][58]">MAIN[1][28][58]</a></td><td>CELL[1].IMUX_BUFG_O[31]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_I[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[14]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_BUFG_GFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[39]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufgctrl"><a class="header" href="#bels-bufgctrl">Bels BUFGCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S bel BUFGCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFGCTRL[0]</th><th>BUFGCTRL[1]</th><th>BUFGCTRL[2]</th><th>BUFGCTRL[3]</th><th>BUFGCTRL[4]</th><th>BUFGCTRL[5]</th><th>BUFGCTRL[6]</th><th>BUFGCTRL[7]</th><th>BUFGCTRL[8]</th><th>BUFGCTRL[9]</th><th>BUFGCTRL[10]</th><th>BUFGCTRL[11]</th><th>BUFGCTRL[12]</th><th>BUFGCTRL[13]</th><th>BUFGCTRL[14]</th><th>BUFGCTRL[15]</th></tr>

</thead>

<tbody>
<tr><td>I0</td><td>in</td><td>CELL[1].IMUX_BUFG_O[0]</td><td>CELL[1].IMUX_BUFG_O[2]</td><td>CELL[1].IMUX_BUFG_O[4]</td><td>CELL[1].IMUX_BUFG_O[6]</td><td>CELL[1].IMUX_BUFG_O[8]</td><td>CELL[1].IMUX_BUFG_O[10]</td><td>CELL[1].IMUX_BUFG_O[12]</td><td>CELL[1].IMUX_BUFG_O[14]</td><td>CELL[1].IMUX_BUFG_O[16]</td><td>CELL[1].IMUX_BUFG_O[18]</td><td>CELL[1].IMUX_BUFG_O[20]</td><td>CELL[1].IMUX_BUFG_O[22]</td><td>CELL[1].IMUX_BUFG_O[24]</td><td>CELL[1].IMUX_BUFG_O[26]</td><td>CELL[1].IMUX_BUFG_O[28]</td><td>CELL[1].IMUX_BUFG_O[30]</td></tr>

<tr><td>I1</td><td>in</td><td>CELL[1].IMUX_BUFG_O[1]</td><td>CELL[1].IMUX_BUFG_O[3]</td><td>CELL[1].IMUX_BUFG_O[5]</td><td>CELL[1].IMUX_BUFG_O[7]</td><td>CELL[1].IMUX_BUFG_O[9]</td><td>CELL[1].IMUX_BUFG_O[11]</td><td>CELL[1].IMUX_BUFG_O[13]</td><td>CELL[1].IMUX_BUFG_O[15]</td><td>CELL[1].IMUX_BUFG_O[17]</td><td>CELL[1].IMUX_BUFG_O[19]</td><td>CELL[1].IMUX_BUFG_O[21]</td><td>CELL[1].IMUX_BUFG_O[23]</td><td>CELL[1].IMUX_BUFG_O[25]</td><td>CELL[1].IMUX_BUFG_O[27]</td><td>CELL[1].IMUX_BUFG_O[29]</td><td>CELL[1].IMUX_BUFG_O[31]</td></tr>

<tr><td>S0</td><td>in</td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[0]-inpinv-S0">CELL[0].IMUX_IMUX[34] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][3]">!MAIN[0][26][3]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[1]-inpinv-S0">CELL[0].IMUX_IMUX[29] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][3]">!MAIN[0][28][3]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[2]-inpinv-S0">CELL[0].IMUX_IMUX[18] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][19]">!MAIN[0][26][19]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[3]-inpinv-S0">CELL[0].IMUX_IMUX[13] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][19]">!MAIN[0][28][19]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[4]-inpinv-S0">CELL[0].IMUX_IMUX[2] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][35]">!MAIN[0][26][35]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[5]-inpinv-S0">CELL[1].IMUX_IMUX[16] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][35]">!MAIN[0][28][35]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[6]-inpinv-S0">CELL[1].IMUX_IMUX[10] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][51]">!MAIN[0][26][51]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[7]-inpinv-S0">CELL[1].IMUX_IMUX[3] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][51]">!MAIN[0][28][51]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[8]-inpinv-S0">CELL[1].IMUX_IMUX[5] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][3]">!MAIN[1][26][3]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[9]-inpinv-S0">CELL[1].IMUX_IMUX[6] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][3]">!MAIN[1][28][3]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[10]-inpinv-S0">CELL[2].IMUX_IMUX[8] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][19]">!MAIN[1][26][19]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[11]-inpinv-S0">CELL[2].IMUX_IMUX[1] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][19]">!MAIN[1][28][19]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[12]-inpinv-S0">CELL[2].IMUX_IMUX[42] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][35]">!MAIN[1][26][35]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[13]-inpinv-S0">CELL[2].IMUX_IMUX[35] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][35]">!MAIN[1][28][35]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[14]-inpinv-S0">CELL[2].IMUX_IMUX[37] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][51]">!MAIN[1][26][51]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[15]-inpinv-S0">CELL[2].IMUX_IMUX[38] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][51]">!MAIN[1][28][51]</a></td></tr>

<tr><td>S1</td><td>in</td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[0]-inpinv-S1">CELL[0].IMUX_IMUX[35] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][2]">!MAIN[0][27][2]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[1]-inpinv-S1">CELL[0].IMUX_IMUX[28] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][2]">!MAIN[0][29][2]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[2]-inpinv-S1">CELL[0].IMUX_IMUX[19] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][18]">!MAIN[0][27][18]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[3]-inpinv-S1">CELL[0].IMUX_IMUX[12] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][18]">!MAIN[0][29][18]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[4]-inpinv-S1">CELL[0].IMUX_IMUX[3] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][34]">!MAIN[0][27][34]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[5]-inpinv-S1">CELL[1].IMUX_IMUX[24] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][34]">!MAIN[0][29][34]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[6]-inpinv-S1">CELL[1].IMUX_IMUX[2] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][50]">!MAIN[0][27][50]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[7]-inpinv-S1">CELL[1].IMUX_IMUX[11] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][50]">!MAIN[0][29][50]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[8]-inpinv-S1">CELL[1].IMUX_IMUX[36] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][2]">!MAIN[1][27][2]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[9]-inpinv-S1">CELL[1].IMUX_IMUX[14] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][2]">!MAIN[1][29][2]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[10]-inpinv-S1">CELL[2].IMUX_IMUX[0] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][18]">!MAIN[1][27][18]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[11]-inpinv-S1">CELL[2].IMUX_IMUX[9] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][18]">!MAIN[1][29][18]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[12]-inpinv-S1">CELL[2].IMUX_IMUX[34] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][34]">!MAIN[1][27][34]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[13]-inpinv-S1">CELL[2].IMUX_IMUX[43] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][34]">!MAIN[1][29][34]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[14]-inpinv-S1">CELL[2].IMUX_IMUX[29] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][50]">!MAIN[1][27][50]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[15]-inpinv-S1">CELL[2].IMUX_IMUX[7] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][50]">!MAIN[1][29][50]</a></td></tr>

<tr><td>CE0</td><td>in</td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[0]-inpinv-CE0">CELL[0].IMUX_IMUX[36] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][0]">!MAIN[0][26][0]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[1]-inpinv-CE0">CELL[0].IMUX_IMUX[27] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][0]">!MAIN[0][28][0]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[2]-inpinv-CE0">CELL[0].IMUX_IMUX[20] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][16]">!MAIN[0][26][16]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[3]-inpinv-CE0">CELL[0].IMUX_IMUX[11] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][16]">!MAIN[0][28][16]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[4]-inpinv-CE0">CELL[0].IMUX_IMUX[4] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][32]">!MAIN[0][26][32]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[5]-inpinv-CE0">CELL[1].IMUX_IMUX[32] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][32]">!MAIN[0][28][32]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[6]-inpinv-CE0">CELL[1].IMUX_IMUX[41] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][48]">!MAIN[0][26][48]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[7]-inpinv-CE0">CELL[1].IMUX_IMUX[19] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][48]">!MAIN[0][28][48]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[8]-inpinv-CE0">CELL[1].IMUX_IMUX[28] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][0]">!MAIN[1][26][0]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[9]-inpinv-CE0">CELL[1].IMUX_IMUX[22] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][0]">!MAIN[1][28][0]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[10]-inpinv-CE0">CELL[1].IMUX_IMUX[39] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][16]">!MAIN[1][26][16]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[11]-inpinv-CE0">CELL[2].IMUX_IMUX[17] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][16]">!MAIN[1][28][16]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[12]-inpinv-CE0">CELL[2].IMUX_IMUX[26] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][32]">!MAIN[1][26][32]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[13]-inpinv-CE0">CELL[2].IMUX_IMUX[4] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][32]">!MAIN[1][28][32]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[14]-inpinv-CE0">CELL[2].IMUX_IMUX[21] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][48]">!MAIN[1][26][48]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[15]-inpinv-CE0">CELL[2].IMUX_IMUX[15] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][48]">!MAIN[1][28][48]</a></td></tr>

<tr><td>CE1</td><td>in</td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[0]-inpinv-CE1">CELL[0].IMUX_IMUX[37] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][1]">!MAIN[0][27][1]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[1]-inpinv-CE1">CELL[0].IMUX_IMUX[26] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][1]">!MAIN[0][29][1]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[2]-inpinv-CE1">CELL[0].IMUX_IMUX[21] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][17]">!MAIN[0][27][17]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[3]-inpinv-CE1">CELL[0].IMUX_IMUX[10] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][17]">!MAIN[0][29][17]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[4]-inpinv-CE1">CELL[0].IMUX_IMUX[5] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][33]">!MAIN[0][27][33]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[5]-inpinv-CE1">CELL[1].IMUX_IMUX[40] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][33]">!MAIN[0][29][33]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[6]-inpinv-CE1">CELL[1].IMUX_IMUX[33] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][49]">!MAIN[0][27][49]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[7]-inpinv-CE1">CELL[1].IMUX_IMUX[27] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][49]">!MAIN[0][29][49]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[8]-inpinv-CE1">CELL[1].IMUX_IMUX[20] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][1]">!MAIN[1][27][1]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[9]-inpinv-CE1">CELL[1].IMUX_IMUX[30] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][1]">!MAIN[1][29][1]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[10]-inpinv-CE1">CELL[1].IMUX_IMUX[31] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][17]">!MAIN[1][27][17]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[11]-inpinv-CE1">CELL[2].IMUX_IMUX[25] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][17]">!MAIN[1][29][17]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[12]-inpinv-CE1">CELL[2].IMUX_IMUX[18] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][33]">!MAIN[1][27][33]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[13]-inpinv-CE1">CELL[2].IMUX_IMUX[12] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][33]">!MAIN[1][29][33]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[14]-inpinv-CE1">CELL[2].IMUX_IMUX[13] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][49]">!MAIN[1][27][49]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[15]-inpinv-CE1">CELL[2].IMUX_IMUX[23] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][49]">!MAIN[1][29][49]</a></td></tr>

<tr><td>IGNORE0</td><td>in</td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[0]-inpinv-IGNORE0">CELL[0].IMUX_IMUX[32] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][2]">!MAIN[0][26][2]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[1]-inpinv-IGNORE0">CELL[0].IMUX_IMUX[31] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][2]">!MAIN[0][28][2]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[2]-inpinv-IGNORE0">CELL[0].IMUX_IMUX[16] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][18]">!MAIN[0][26][18]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[3]-inpinv-IGNORE0">CELL[0].IMUX_IMUX[15] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][18]">!MAIN[0][28][18]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[4]-inpinv-IGNORE0">CELL[0].IMUX_IMUX[0] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][34]">!MAIN[0][26][34]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[5]-inpinv-IGNORE0">CELL[1].IMUX_IMUX[0] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][34]">!MAIN[0][28][34]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[6]-inpinv-IGNORE0">CELL[1].IMUX_IMUX[26] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][50]">!MAIN[0][26][50]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[7]-inpinv-IGNORE0">CELL[1].IMUX_IMUX[34] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][50]">!MAIN[0][28][50]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[8]-inpinv-IGNORE0">CELL[1].IMUX_IMUX[21] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][2]">!MAIN[1][26][2]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[9]-inpinv-IGNORE0">CELL[1].IMUX_IMUX[29] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][2]">!MAIN[1][28][2]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[10]-inpinv-IGNORE0">CELL[2].IMUX_IMUX[24] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][18]">!MAIN[1][26][18]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[11]-inpinv-IGNORE0">CELL[2].IMUX_IMUX[32] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][18]">!MAIN[1][28][18]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[12]-inpinv-IGNORE0">CELL[2].IMUX_IMUX[11] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][34]">!MAIN[1][26][34]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[13]-inpinv-IGNORE0">CELL[2].IMUX_IMUX[19] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][34]">!MAIN[1][28][34]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[14]-inpinv-IGNORE0">CELL[2].IMUX_IMUX[14] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][50]">!MAIN[1][26][50]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[15]-inpinv-IGNORE0">CELL[2].IMUX_IMUX[22] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][50]">!MAIN[1][28][50]</a></td></tr>

<tr><td>IGNORE1</td><td>in</td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[0]-inpinv-IGNORE1">CELL[0].IMUX_IMUX[33] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][1]">!MAIN[0][26][1]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[1]-inpinv-IGNORE1">CELL[0].IMUX_IMUX[30] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][1]">!MAIN[0][28][1]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[2]-inpinv-IGNORE1">CELL[0].IMUX_IMUX[17] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][17]">!MAIN[0][26][17]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[3]-inpinv-IGNORE1">CELL[0].IMUX_IMUX[14] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][17]">!MAIN[0][28][17]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[4]-inpinv-IGNORE1">CELL[0].IMUX_IMUX[1] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][33]">!MAIN[0][26][33]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[5]-inpinv-IGNORE1">CELL[1].IMUX_IMUX[8] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][33]">!MAIN[0][28][33]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[6]-inpinv-IGNORE1">CELL[1].IMUX_IMUX[18] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][49]">!MAIN[0][26][49]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[7]-inpinv-IGNORE1">CELL[1].IMUX_IMUX[42] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][49]">!MAIN[0][28][49]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[8]-inpinv-IGNORE1">CELL[1].IMUX_IMUX[13] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][1]">!MAIN[1][26][1]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[9]-inpinv-IGNORE1">CELL[1].IMUX_IMUX[37] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][1]">!MAIN[1][28][1]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[10]-inpinv-IGNORE1">CELL[2].IMUX_IMUX[16] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][17]">!MAIN[1][26][17]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[11]-inpinv-IGNORE1">CELL[2].IMUX_IMUX[40] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][17]">!MAIN[1][28][17]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[12]-inpinv-IGNORE1">CELL[2].IMUX_IMUX[3] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][33]">!MAIN[1][26][33]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[13]-inpinv-IGNORE1">CELL[2].IMUX_IMUX[27] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][33]">!MAIN[1][28][33]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[14]-inpinv-IGNORE1">CELL[2].IMUX_IMUX[6] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][49]">!MAIN[1][26][49]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[15]-inpinv-IGNORE1">CELL[2].IMUX_IMUX[30] invert by <a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][49]">!MAIN[1][28][49]</a></td></tr>

<tr><td>O</td><td>out</td><td>CELL[1].OUT_BUFG[0]</td><td>CELL[1].OUT_BUFG[1]</td><td>CELL[1].OUT_BUFG[2]</td><td>CELL[1].OUT_BUFG[3]</td><td>CELL[1].OUT_BUFG[4]</td><td>CELL[1].OUT_BUFG[5]</td><td>CELL[1].OUT_BUFG[6]</td><td>CELL[1].OUT_BUFG[7]</td><td>CELL[1].OUT_BUFG[8]</td><td>CELL[1].OUT_BUFG[9]</td><td>CELL[1].OUT_BUFG[10]</td><td>CELL[1].OUT_BUFG[11]</td><td>CELL[1].OUT_BUFG[12]</td><td>CELL[1].OUT_BUFG[13]</td><td>CELL[1].OUT_BUFG[14]</td><td>CELL[1].OUT_BUFG[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S bel BUFGCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFGCTRL[0]</th><th>BUFGCTRL[1]</th><th>BUFGCTRL[2]</th><th>BUFGCTRL[3]</th><th>BUFGCTRL[4]</th><th>BUFGCTRL[5]</th><th>BUFGCTRL[6]</th><th>BUFGCTRL[7]</th><th>BUFGCTRL[8]</th><th>BUFGCTRL[9]</th><th>BUFGCTRL[10]</th><th>BUFGCTRL[11]</th><th>BUFGCTRL[12]</th><th>BUFGCTRL[13]</th><th>BUFGCTRL[14]</th><th>BUFGCTRL[15]</th></tr>

</thead>

<tbody>
<tr><td>CREATE_EDGE</td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[0]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][4]">MAIN[0][27][4]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[1]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][4]">MAIN[0][29][4]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[2]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][20]">MAIN[0][27][20]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[3]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][20]">MAIN[0][29][20]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[4]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][36]">MAIN[0][27][36]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[5]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][36]">MAIN[0][29][36]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[6]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][52]">MAIN[0][27][52]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[7]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][52]">MAIN[0][29][52]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[8]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][4]">MAIN[1][27][4]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[9]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][4]">MAIN[1][29][4]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[10]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][20]">MAIN[1][27][20]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[11]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][20]">MAIN[1][29][20]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[12]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][36]">MAIN[1][27][36]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[13]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][36]">MAIN[1][29][36]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[14]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][52]">MAIN[1][27][52]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[15]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][52]">MAIN[1][29][52]</a></td></tr>

<tr><td>INIT_OUT bit 0</td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[0]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][0]">MAIN[0][27][0]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[1]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][0]">MAIN[0][29][0]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[2]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][16]">MAIN[0][27][16]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[3]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][16]">MAIN[0][29][16]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[4]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][32]">MAIN[0][27][32]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[5]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][32]">MAIN[0][29][32]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[6]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][48]">MAIN[0][27][48]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[7]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][48]">MAIN[0][29][48]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[8]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][0]">MAIN[1][27][0]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[9]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][0]">MAIN[1][29][0]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[10]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][16]">MAIN[1][27][16]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[11]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][16]">MAIN[1][29][16]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[12]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][32]">MAIN[1][27][32]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[13]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][32]">MAIN[1][29][32]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[14]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][48]">MAIN[1][27][48]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[15]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][48]">MAIN[1][29][48]</a></td></tr>

<tr><td>PRESELECT_I0</td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[0]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][11]">!MAIN[0][27][11]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[1]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][11]">!MAIN[0][29][11]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[2]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][27]">!MAIN[0][27][27]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[3]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][27]">!MAIN[0][29][27]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[4]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][43]">!MAIN[0][27][43]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[5]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][43]">!MAIN[0][29][43]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[6]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][27][59]">!MAIN[0][27][59]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[7]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][29][59]">!MAIN[0][29][59]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[8]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][11]">!MAIN[1][27][11]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[9]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][11]">!MAIN[1][29][11]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[10]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][27]">!MAIN[1][27][27]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[11]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][27]">!MAIN[1][29][27]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[12]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][43]">!MAIN[1][27][43]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[13]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][43]">!MAIN[1][29][43]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[14]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][27][59]">!MAIN[1][27][59]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[15]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][29][59]">!MAIN[1][29][59]</a></td></tr>

<tr><td>PRESELECT_I1</td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[0]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][11]">MAIN[0][26][11]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[1]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][11]">MAIN[0][28][11]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[2]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][27]">MAIN[0][26][27]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[3]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][27]">MAIN[0][28][27]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[4]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][43]">MAIN[0][26][43]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[5]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][43]">MAIN[0][28][43]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[6]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][26][59]">MAIN[0][26][59]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[7]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[0][28][59]">MAIN[0][28][59]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[8]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][11]">MAIN[1][26][11]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[9]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][11]">MAIN[1][28][11]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[10]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][27]">MAIN[1][26][27]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[11]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][27]">MAIN[1][28][27]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[12]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][43]">MAIN[1][26][43]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[13]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][43]">MAIN[1][28][43]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[14]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][26][59]">MAIN[1][26][59]</a></td><td id="virtex6-CLK_BUFG_S-BUFGCTRL[15]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_S-bit-MAIN[1][28][59]">MAIN[1][28][59]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_IMUX[0]</td><td>BUFGCTRL[4].IGNORE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[1]</td><td>BUFGCTRL[4].IGNORE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[2]</td><td>BUFGCTRL[4].S0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[3]</td><td>BUFGCTRL[4].S1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[4]</td><td>BUFGCTRL[4].CE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[5]</td><td>BUFGCTRL[4].CE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[10]</td><td>BUFGCTRL[3].CE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[11]</td><td>BUFGCTRL[3].CE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[12]</td><td>BUFGCTRL[3].S1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[13]</td><td>BUFGCTRL[3].S0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[14]</td><td>BUFGCTRL[3].IGNORE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[15]</td><td>BUFGCTRL[3].IGNORE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[16]</td><td>BUFGCTRL[2].IGNORE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[17]</td><td>BUFGCTRL[2].IGNORE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[18]</td><td>BUFGCTRL[2].S0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[19]</td><td>BUFGCTRL[2].S1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[20]</td><td>BUFGCTRL[2].CE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[21]</td><td>BUFGCTRL[2].CE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[26]</td><td>BUFGCTRL[1].CE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[27]</td><td>BUFGCTRL[1].CE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[28]</td><td>BUFGCTRL[1].S1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[29]</td><td>BUFGCTRL[1].S0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[30]</td><td>BUFGCTRL[1].IGNORE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[31]</td><td>BUFGCTRL[1].IGNORE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[32]</td><td>BUFGCTRL[0].IGNORE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[33]</td><td>BUFGCTRL[0].IGNORE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[34]</td><td>BUFGCTRL[0].S0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[35]</td><td>BUFGCTRL[0].S1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[36]</td><td>BUFGCTRL[0].CE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[37]</td><td>BUFGCTRL[0].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[0]</td><td>BUFGCTRL[5].IGNORE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[2]</td><td>BUFGCTRL[6].S1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[3]</td><td>BUFGCTRL[7].S0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[5]</td><td>BUFGCTRL[8].S0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[6]</td><td>BUFGCTRL[9].S0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[8]</td><td>BUFGCTRL[5].IGNORE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[10]</td><td>BUFGCTRL[6].S0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[11]</td><td>BUFGCTRL[7].S1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[13]</td><td>BUFGCTRL[8].IGNORE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[14]</td><td>BUFGCTRL[9].S1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[16]</td><td>BUFGCTRL[5].S0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[18]</td><td>BUFGCTRL[6].IGNORE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[19]</td><td>BUFGCTRL[7].CE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[20]</td><td>BUFGCTRL[8].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[21]</td><td>BUFGCTRL[8].IGNORE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[22]</td><td>BUFGCTRL[9].CE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[24]</td><td>BUFGCTRL[5].S1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[26]</td><td>BUFGCTRL[6].IGNORE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[27]</td><td>BUFGCTRL[7].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[28]</td><td>BUFGCTRL[8].CE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[29]</td><td>BUFGCTRL[9].IGNORE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[30]</td><td>BUFGCTRL[9].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[31]</td><td>BUFGCTRL[10].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[32]</td><td>BUFGCTRL[5].CE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[33]</td><td>BUFGCTRL[6].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[34]</td><td>BUFGCTRL[7].IGNORE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[36]</td><td>BUFGCTRL[8].S1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[37]</td><td>BUFGCTRL[9].IGNORE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[39]</td><td>BUFGCTRL[10].CE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[40]</td><td>BUFGCTRL[5].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[41]</td><td>BUFGCTRL[6].CE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[42]</td><td>BUFGCTRL[7].IGNORE1</td></tr>

<tr><td>CELL[1].OUT_BUFG[0]</td><td>BUFGCTRL[0].O</td></tr>

<tr><td>CELL[1].OUT_BUFG[1]</td><td>BUFGCTRL[1].O</td></tr>

<tr><td>CELL[1].OUT_BUFG[2]</td><td>BUFGCTRL[2].O</td></tr>

<tr><td>CELL[1].OUT_BUFG[3]</td><td>BUFGCTRL[3].O</td></tr>

<tr><td>CELL[1].OUT_BUFG[4]</td><td>BUFGCTRL[4].O</td></tr>

<tr><td>CELL[1].OUT_BUFG[5]</td><td>BUFGCTRL[5].O</td></tr>

<tr><td>CELL[1].OUT_BUFG[6]</td><td>BUFGCTRL[6].O</td></tr>

<tr><td>CELL[1].OUT_BUFG[7]</td><td>BUFGCTRL[7].O</td></tr>

<tr><td>CELL[1].OUT_BUFG[8]</td><td>BUFGCTRL[8].O</td></tr>

<tr><td>CELL[1].OUT_BUFG[9]</td><td>BUFGCTRL[9].O</td></tr>

<tr><td>CELL[1].OUT_BUFG[10]</td><td>BUFGCTRL[10].O</td></tr>

<tr><td>CELL[1].OUT_BUFG[11]</td><td>BUFGCTRL[11].O</td></tr>

<tr><td>CELL[1].OUT_BUFG[12]</td><td>BUFGCTRL[12].O</td></tr>

<tr><td>CELL[1].OUT_BUFG[13]</td><td>BUFGCTRL[13].O</td></tr>

<tr><td>CELL[1].OUT_BUFG[14]</td><td>BUFGCTRL[14].O</td></tr>

<tr><td>CELL[1].OUT_BUFG[15]</td><td>BUFGCTRL[15].O</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[0]</td><td>BUFGCTRL[0].I0</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[1]</td><td>BUFGCTRL[0].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[2]</td><td>BUFGCTRL[1].I0</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[3]</td><td>BUFGCTRL[1].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[4]</td><td>BUFGCTRL[2].I0</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[5]</td><td>BUFGCTRL[2].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[6]</td><td>BUFGCTRL[3].I0</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[7]</td><td>BUFGCTRL[3].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[8]</td><td>BUFGCTRL[4].I0</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[9]</td><td>BUFGCTRL[4].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[10]</td><td>BUFGCTRL[5].I0</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[11]</td><td>BUFGCTRL[5].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[12]</td><td>BUFGCTRL[6].I0</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[13]</td><td>BUFGCTRL[6].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[14]</td><td>BUFGCTRL[7].I0</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[15]</td><td>BUFGCTRL[7].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[16]</td><td>BUFGCTRL[8].I0</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[17]</td><td>BUFGCTRL[8].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[18]</td><td>BUFGCTRL[9].I0</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[19]</td><td>BUFGCTRL[9].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[20]</td><td>BUFGCTRL[10].I0</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[21]</td><td>BUFGCTRL[10].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[22]</td><td>BUFGCTRL[11].I0</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[23]</td><td>BUFGCTRL[11].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[24]</td><td>BUFGCTRL[12].I0</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[25]</td><td>BUFGCTRL[12].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[26]</td><td>BUFGCTRL[13].I0</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[27]</td><td>BUFGCTRL[13].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[28]</td><td>BUFGCTRL[14].I0</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[29]</td><td>BUFGCTRL[14].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[30]</td><td>BUFGCTRL[15].I0</td></tr>

<tr><td>CELL[1].IMUX_BUFG_O[31]</td><td>BUFGCTRL[15].I1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[0]</td><td>BUFGCTRL[10].S1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[1]</td><td>BUFGCTRL[11].S0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[3]</td><td>BUFGCTRL[12].IGNORE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[4]</td><td>BUFGCTRL[13].CE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[6]</td><td>BUFGCTRL[14].IGNORE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[7]</td><td>BUFGCTRL[15].S1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[8]</td><td>BUFGCTRL[10].S0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[9]</td><td>BUFGCTRL[11].S1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[11]</td><td>BUFGCTRL[12].IGNORE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[12]</td><td>BUFGCTRL[13].CE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[13]</td><td>BUFGCTRL[14].CE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[14]</td><td>BUFGCTRL[14].IGNORE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[15]</td><td>BUFGCTRL[15].CE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[16]</td><td>BUFGCTRL[10].IGNORE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[17]</td><td>BUFGCTRL[11].CE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[18]</td><td>BUFGCTRL[12].CE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[19]</td><td>BUFGCTRL[13].IGNORE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[21]</td><td>BUFGCTRL[14].CE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[22]</td><td>BUFGCTRL[15].IGNORE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[23]</td><td>BUFGCTRL[15].CE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[24]</td><td>BUFGCTRL[10].IGNORE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[25]</td><td>BUFGCTRL[11].CE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[26]</td><td>BUFGCTRL[12].CE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[27]</td><td>BUFGCTRL[13].IGNORE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[29]</td><td>BUFGCTRL[14].S1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[30]</td><td>BUFGCTRL[15].IGNORE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[32]</td><td>BUFGCTRL[11].IGNORE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[34]</td><td>BUFGCTRL[12].S1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[35]</td><td>BUFGCTRL[13].S0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[37]</td><td>BUFGCTRL[14].S0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[38]</td><td>BUFGCTRL[15].S0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[40]</td><td>BUFGCTRL[11].IGNORE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[42]</td><td>BUFGCTRL[12].S0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[43]</td><td>BUFGCTRL[13].S1</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="38">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][63]" title="MAIN[0][26][63]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[12]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[12] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][63]" title="MAIN[0][27][63]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[13]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[13] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][63]" title="MAIN[0][28][63]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[14]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[14] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][63]" title="MAIN[0][29][63]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[15]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[15] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][62]" title="MAIN[0][26][62]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[13]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[13] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][62]" title="MAIN[0][27][62]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[12]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[12] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][62]" title="MAIN[0][28][62]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[15]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[15] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][62]" title="MAIN[0][29][62]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[14]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[14] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][61]" title="MAIN[0][26][61]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[12]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[12] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][61]" title="MAIN[0][27][61]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[13]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[13] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][61]" title="MAIN[0][28][61]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[14]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[14] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][61]" title="MAIN[0][29][61]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[15]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[15] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][60]" title="MAIN[0][26][60]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[13]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[13] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][60]" title="MAIN[0][27][60]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[12]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[12] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][60]" title="MAIN[0][28][60]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[15]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[15] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][60]" title="MAIN[0][29][60]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[14]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[14] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][59]" title="MAIN[0][26][59]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[6]-PRESELECT_I1">BUFGCTRL[6]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][59]" title="MAIN[0][27][59]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[6]-PRESELECT_I0">BUFGCTRL[6]: ! PRESELECT_I0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][59]" title="MAIN[0][28][59]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[7]-PRESELECT_I1">BUFGCTRL[7]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][59]" title="MAIN[0][29][59]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[7]-PRESELECT_I0">BUFGCTRL[7]: ! PRESELECT_I0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][58]" title="MAIN[0][26][58]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[13]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[13] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][58]" title="MAIN[0][27][58]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[12]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[12] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][58]" title="MAIN[0][28][58]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[15]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[15] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][58]" title="MAIN[0][29][58]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[14]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[14] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][57]" title="MAIN[0][26][57]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[12]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[12] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][57]" title="MAIN[0][27][57]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[13]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[13] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][57]" title="MAIN[0][28][57]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[14]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[14] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][57]" title="MAIN[0][29][57]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[15]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[15] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][56]" title="MAIN[0][26][56]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[12]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[12] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][56]" title="MAIN[0][27][56]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[13]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[13] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][56]" title="MAIN[0][28][56]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[14]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[14] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][56]" title="MAIN[0][29][56]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[15]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[15] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][54]" title="MAIN[0][26][54]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[15]-CELL[1].IMUX_BUFG_O[13]">SPEC_INT: buffer CELL[1].OUT_BEL[15] ← CELL[1].IMUX_BUFG_O[13]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][54]" title="MAIN[0][27][54]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[3]-CELL[1].IMUX_BUFG_O[12]">SPEC_INT: buffer CELL[1].OUT_BEL[3] ← CELL[1].IMUX_BUFG_O[12]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][54]" title="MAIN[0][28][54]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[7]-CELL[1].IMUX_BUFG_O[15]">SPEC_INT: buffer CELL[1].OUT_BEL[7] ← CELL[1].IMUX_BUFG_O[15]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][54]" title="MAIN[0][29][54]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[11]-CELL[1].IMUX_BUFG_O[14]">SPEC_INT: buffer CELL[1].OUT_BEL[11] ← CELL[1].IMUX_BUFG_O[14]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][53]" title="MAIN[0][26][53]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[12]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[12] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][53]" title="MAIN[0][27][53]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[13]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[13] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][53]" title="MAIN[0][28][53]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[14]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[14] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][53]" title="MAIN[0][29][53]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[15]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[15] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][52]" title="MAIN[0][27][52]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[6]-CREATE_EDGE">BUFGCTRL[6]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][52]" title="MAIN[0][29][52]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[7]-CREATE_EDGE">BUFGCTRL[7]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][51]" title="MAIN[0][26][51]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[6]-inpinv-S0">BUFGCTRL[6]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][51]" title="MAIN[0][27][51]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[6]-CELL[1].OUT_BUFG[6]">SPEC_INT: buffer CELL[1].OUT_BUFG_GFB[6] ← CELL[1].OUT_BUFG[6]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][51]" title="MAIN[0][28][51]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[7]-inpinv-S0">BUFGCTRL[7]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][51]" title="MAIN[0][29][51]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[7]-CELL[1].OUT_BUFG[7]">SPEC_INT: buffer CELL[1].OUT_BUFG_GFB[7] ← CELL[1].OUT_BUFG[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][50]" title="MAIN[0][26][50]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[6]-inpinv-IGNORE0">BUFGCTRL[6]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][50]" title="MAIN[0][27][50]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[6]-inpinv-S1">BUFGCTRL[6]: !invert S1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][50]" title="MAIN[0][28][50]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[7]-inpinv-IGNORE0">BUFGCTRL[7]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][50]" title="MAIN[0][29][50]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[7]-inpinv-S1">BUFGCTRL[7]: !invert S1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][49]" title="MAIN[0][26][49]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[6]-inpinv-IGNORE1">BUFGCTRL[6]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][49]" title="MAIN[0][27][49]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[6]-inpinv-CE1">BUFGCTRL[6]: !invert CE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][49]" title="MAIN[0][28][49]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[7]-inpinv-IGNORE1">BUFGCTRL[7]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][49]" title="MAIN[0][29][49]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[7]-inpinv-CE1">BUFGCTRL[7]: !invert CE1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][48]" title="MAIN[0][26][48]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[6]-inpinv-CE0">BUFGCTRL[6]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][48]" title="MAIN[0][27][48]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[6]-INIT_OUT[0]">BUFGCTRL[6]:  INIT_OUT bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][48]" title="MAIN[0][28][48]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[7]-inpinv-CE0">BUFGCTRL[7]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][48]" title="MAIN[0][29][48]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[7]-INIT_OUT[0]">BUFGCTRL[7]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][47]" title="MAIN[0][26][47]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[8]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[8] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][47]" title="MAIN[0][27][47]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[9]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[9] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][47]" title="MAIN[0][28][47]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[10]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[10] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][47]" title="MAIN[0][29][47]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[11]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[11] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][46]" title="MAIN[0][26][46]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[9]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[9] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][46]" title="MAIN[0][27][46]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[8]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[8] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][46]" title="MAIN[0][28][46]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[11]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[11] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][46]" title="MAIN[0][29][46]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[10]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[10] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][45]" title="MAIN[0][26][45]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[8]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[8] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][45]" title="MAIN[0][27][45]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[9]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[9] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][45]" title="MAIN[0][28][45]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[10]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[10] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][45]" title="MAIN[0][29][45]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[11]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[11] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][44]" title="MAIN[0][26][44]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[9]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[9] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][44]" title="MAIN[0][27][44]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[8]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[8] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][44]" title="MAIN[0][28][44]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[11]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[11] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][44]" title="MAIN[0][29][44]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[10]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[10] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][43]" title="MAIN[0][26][43]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[4]-PRESELECT_I1">BUFGCTRL[4]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][43]" title="MAIN[0][27][43]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[4]-PRESELECT_I0">BUFGCTRL[4]: ! PRESELECT_I0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][43]" title="MAIN[0][28][43]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[5]-PRESELECT_I1">BUFGCTRL[5]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][43]" title="MAIN[0][29][43]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[5]-PRESELECT_I0">BUFGCTRL[5]: ! PRESELECT_I0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][42]" title="MAIN[0][26][42]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[9]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[9] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][42]" title="MAIN[0][27][42]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[8]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[8] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][42]" title="MAIN[0][28][42]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[11]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[11] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][42]" title="MAIN[0][29][42]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[10]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[10] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][41]" title="MAIN[0][26][41]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[8]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[8] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][41]" title="MAIN[0][27][41]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[9]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[9] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][41]" title="MAIN[0][28][41]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[10]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[10] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][41]" title="MAIN[0][29][41]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[11]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[11] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][40]" title="MAIN[0][26][40]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[8]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[8] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][40]" title="MAIN[0][27][40]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[9]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[9] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][40]" title="MAIN[0][28][40]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[10]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[10] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][40]" title="MAIN[0][29][40]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[11]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[11] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][38]" title="MAIN[0][26][38]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[10]-CELL[1].IMUX_BUFG_O[9]">SPEC_INT: buffer CELL[1].OUT_BEL[10] ← CELL[1].IMUX_BUFG_O[9]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][38]" title="MAIN[0][27][38]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[6]-CELL[1].IMUX_BUFG_O[8]">SPEC_INT: buffer CELL[1].OUT_BEL[6] ← CELL[1].IMUX_BUFG_O[8]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][38]" title="MAIN[0][28][38]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[2]-CELL[1].IMUX_BUFG_O[11]">SPEC_INT: buffer CELL[1].OUT_BEL[2] ← CELL[1].IMUX_BUFG_O[11]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][38]" title="MAIN[0][29][38]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[14]-CELL[1].IMUX_BUFG_O[10]">SPEC_INT: buffer CELL[1].OUT_BEL[14] ← CELL[1].IMUX_BUFG_O[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][37]" title="MAIN[0][26][37]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[8]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[8] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][37]" title="MAIN[0][27][37]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[9]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[9] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][37]" title="MAIN[0][28][37]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[10]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[10] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][37]" title="MAIN[0][29][37]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[11]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[11] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][36]" title="MAIN[0][27][36]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[4]-CREATE_EDGE">BUFGCTRL[4]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][36]" title="MAIN[0][29][36]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[5]-CREATE_EDGE">BUFGCTRL[5]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][35]" title="MAIN[0][26][35]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[4]-inpinv-S0">BUFGCTRL[4]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][35]" title="MAIN[0][27][35]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[4]-CELL[1].OUT_BUFG[4]">SPEC_INT: buffer CELL[1].OUT_BUFG_GFB[4] ← CELL[1].OUT_BUFG[4]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][35]" title="MAIN[0][28][35]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[5]-inpinv-S0">BUFGCTRL[5]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][35]" title="MAIN[0][29][35]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[5]-CELL[1].OUT_BUFG[5]">SPEC_INT: buffer CELL[1].OUT_BUFG_GFB[5] ← CELL[1].OUT_BUFG[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][34]" title="MAIN[0][26][34]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[4]-inpinv-IGNORE0">BUFGCTRL[4]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][34]" title="MAIN[0][27][34]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[4]-inpinv-S1">BUFGCTRL[4]: !invert S1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][34]" title="MAIN[0][28][34]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[5]-inpinv-IGNORE0">BUFGCTRL[5]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][34]" title="MAIN[0][29][34]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[5]-inpinv-S1">BUFGCTRL[5]: !invert S1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][33]" title="MAIN[0][26][33]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[4]-inpinv-IGNORE1">BUFGCTRL[4]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][33]" title="MAIN[0][27][33]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[4]-inpinv-CE1">BUFGCTRL[4]: !invert CE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][33]" title="MAIN[0][28][33]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[5]-inpinv-IGNORE1">BUFGCTRL[5]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][33]" title="MAIN[0][29][33]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[5]-inpinv-CE1">BUFGCTRL[5]: !invert CE1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][32]" title="MAIN[0][26][32]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[4]-inpinv-CE0">BUFGCTRL[4]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][32]" title="MAIN[0][27][32]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[4]-INIT_OUT[0]">BUFGCTRL[4]:  INIT_OUT bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][32]" title="MAIN[0][28][32]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[5]-inpinv-CE0">BUFGCTRL[5]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][32]" title="MAIN[0][29][32]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[5]-INIT_OUT[0]">BUFGCTRL[5]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][31]" title="MAIN[0][26][31]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[4]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[4] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][31]" title="MAIN[0][27][31]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[5]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[5] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][31]" title="MAIN[0][28][31]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[6]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[6] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][31]" title="MAIN[0][29][31]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[7]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[7] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][30]" title="MAIN[0][26][30]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[5]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[5] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][30]" title="MAIN[0][27][30]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[4]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[4] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][30]" title="MAIN[0][28][30]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[7]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[7] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][30]" title="MAIN[0][29][30]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[6]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[6] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][29]" title="MAIN[0][26][29]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[4]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[4] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][29]" title="MAIN[0][27][29]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[5]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[5] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][29]" title="MAIN[0][28][29]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[6]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[6] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][29]" title="MAIN[0][29][29]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[7]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[7] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][28]" title="MAIN[0][26][28]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[5]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[5] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][28]" title="MAIN[0][27][28]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[4]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[4] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][28]" title="MAIN[0][28][28]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[7]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[7] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][28]" title="MAIN[0][29][28]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[6]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[6] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][27]" title="MAIN[0][26][27]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[2]-PRESELECT_I1">BUFGCTRL[2]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][27]" title="MAIN[0][27][27]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[2]-PRESELECT_I0">BUFGCTRL[2]: ! PRESELECT_I0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][27]" title="MAIN[0][28][27]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[3]-PRESELECT_I1">BUFGCTRL[3]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][27]" title="MAIN[0][29][27]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[3]-PRESELECT_I0">BUFGCTRL[3]: ! PRESELECT_I0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][26]" title="MAIN[0][26][26]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[5]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[5] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][26]" title="MAIN[0][27][26]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[4]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[4] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][26]" title="MAIN[0][28][26]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[7]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[7] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][26]" title="MAIN[0][29][26]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[6]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[6] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][25]" title="MAIN[0][26][25]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[4]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[4] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][25]" title="MAIN[0][27][25]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[5]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[5] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][25]" title="MAIN[0][28][25]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[6]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[6] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][25]" title="MAIN[0][29][25]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[7]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[7] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][24]" title="MAIN[0][26][24]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[4]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[4] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][24]" title="MAIN[0][27][24]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[5]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[5] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][24]" title="MAIN[0][28][24]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[6]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[6] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][24]" title="MAIN[0][29][24]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[7]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[7] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][22]" title="MAIN[0][26][22]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[13]-CELL[1].IMUX_BUFG_O[5]">SPEC_INT: buffer CELL[1].OUT_BEL[13] ← CELL[1].IMUX_BUFG_O[5]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][22]" title="MAIN[0][27][22]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[1]-CELL[1].IMUX_BUFG_O[4]">SPEC_INT: buffer CELL[1].OUT_BEL[1] ← CELL[1].IMUX_BUFG_O[4]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][22]" title="MAIN[0][28][22]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[5]-CELL[1].IMUX_BUFG_O[7]">SPEC_INT: buffer CELL[1].OUT_BEL[5] ← CELL[1].IMUX_BUFG_O[7]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][22]" title="MAIN[0][29][22]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[9]-CELL[1].IMUX_BUFG_O[6]">SPEC_INT: buffer CELL[1].OUT_BEL[9] ← CELL[1].IMUX_BUFG_O[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][21]" title="MAIN[0][26][21]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[4]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[4] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][21]" title="MAIN[0][27][21]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[5]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[5] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][21]" title="MAIN[0][28][21]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[6]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[6] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][21]" title="MAIN[0][29][21]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[7]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[7] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][20]" title="MAIN[0][27][20]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[2]-CREATE_EDGE">BUFGCTRL[2]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][20]" title="MAIN[0][29][20]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[3]-CREATE_EDGE">BUFGCTRL[3]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][19]" title="MAIN[0][26][19]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[2]-inpinv-S0">BUFGCTRL[2]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][19]" title="MAIN[0][27][19]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[2]-CELL[1].OUT_BUFG[2]">SPEC_INT: buffer CELL[1].OUT_BUFG_GFB[2] ← CELL[1].OUT_BUFG[2]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][19]" title="MAIN[0][28][19]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[3]-inpinv-S0">BUFGCTRL[3]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][19]" title="MAIN[0][29][19]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[3]-CELL[1].OUT_BUFG[3]">SPEC_INT: buffer CELL[1].OUT_BUFG_GFB[3] ← CELL[1].OUT_BUFG[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][18]" title="MAIN[0][26][18]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[2]-inpinv-IGNORE0">BUFGCTRL[2]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][18]" title="MAIN[0][27][18]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[2]-inpinv-S1">BUFGCTRL[2]: !invert S1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][18]" title="MAIN[0][28][18]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[3]-inpinv-IGNORE0">BUFGCTRL[3]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][18]" title="MAIN[0][29][18]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[3]-inpinv-S1">BUFGCTRL[3]: !invert S1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][17]" title="MAIN[0][26][17]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[2]-inpinv-IGNORE1">BUFGCTRL[2]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][17]" title="MAIN[0][27][17]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[2]-inpinv-CE1">BUFGCTRL[2]: !invert CE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][17]" title="MAIN[0][28][17]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[3]-inpinv-IGNORE1">BUFGCTRL[3]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][17]" title="MAIN[0][29][17]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[3]-inpinv-CE1">BUFGCTRL[3]: !invert CE1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][16]" title="MAIN[0][26][16]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[2]-inpinv-CE0">BUFGCTRL[2]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][16]" title="MAIN[0][27][16]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[2]-INIT_OUT[0]">BUFGCTRL[2]:  INIT_OUT bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][16]" title="MAIN[0][28][16]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[3]-inpinv-CE0">BUFGCTRL[3]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][16]" title="MAIN[0][29][16]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[3]-INIT_OUT[0]">BUFGCTRL[3]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][15]" title="MAIN[0][26][15]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[0]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[0] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][15]" title="MAIN[0][27][15]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[1]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[1] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][15]" title="MAIN[0][28][15]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[2]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[2] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][15]" title="MAIN[0][29][15]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[3]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][14]" title="MAIN[0][26][14]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[1]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[1] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][14]" title="MAIN[0][27][14]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[0]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[0] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][14]" title="MAIN[0][28][14]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[3]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[3] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][14]" title="MAIN[0][29][14]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[2]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[2] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][13]" title="MAIN[0][26][13]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[0]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[0] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][13]" title="MAIN[0][27][13]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[1]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[1] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][13]" title="MAIN[0][28][13]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[2]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[2] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][13]" title="MAIN[0][29][13]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[3]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[3] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][12]" title="MAIN[0][26][12]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[1]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[1] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][12]" title="MAIN[0][27][12]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[0]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[0] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][12]" title="MAIN[0][28][12]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[3]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[3] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][12]" title="MAIN[0][29][12]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[2]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[2] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][11]" title="MAIN[0][26][11]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[0]-PRESELECT_I1">BUFGCTRL[0]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][11]" title="MAIN[0][27][11]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[0]-PRESELECT_I0">BUFGCTRL[0]: ! PRESELECT_I0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][11]" title="MAIN[0][28][11]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[1]-PRESELECT_I1">BUFGCTRL[1]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][11]" title="MAIN[0][29][11]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[1]-PRESELECT_I0">BUFGCTRL[1]: ! PRESELECT_I0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][10]" title="MAIN[0][26][10]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[1]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[1] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][10]" title="MAIN[0][27][10]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[0]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[0] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][10]" title="MAIN[0][28][10]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[3]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[3] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][10]" title="MAIN[0][29][10]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[2]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[2] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][9]" title="MAIN[0][26][9]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[0]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[0] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][9]" title="MAIN[0][27][9]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[1]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[1] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][9]" title="MAIN[0][28][9]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[2]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[2] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][9]" title="MAIN[0][29][9]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[3]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[3] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][8]" title="MAIN[0][26][8]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[0]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[0] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][8]" title="MAIN[0][27][8]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[1]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[1] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][8]" title="MAIN[0][28][8]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[2]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[2] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][8]" title="MAIN[0][29][8]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[3]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[3] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][6]" title="MAIN[0][26][6]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[8]-CELL[1].IMUX_BUFG_O[1]">SPEC_INT: buffer CELL[1].OUT_BEL[8] ← CELL[1].IMUX_BUFG_O[1]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][6]" title="MAIN[0][27][6]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[4]-CELL[1].IMUX_BUFG_O[0]">SPEC_INT: buffer CELL[1].OUT_BEL[4] ← CELL[1].IMUX_BUFG_O[0]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][6]" title="MAIN[0][28][6]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[0]-CELL[1].IMUX_BUFG_O[3]">SPEC_INT: buffer CELL[1].OUT_BEL[0] ← CELL[1].IMUX_BUFG_O[3]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][6]" title="MAIN[0][29][6]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BEL[12]-CELL[1].IMUX_BUFG_O[2]">SPEC_INT: buffer CELL[1].OUT_BEL[12] ← CELL[1].IMUX_BUFG_O[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][5]" title="MAIN[0][26][5]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[0]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[0] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][5]" title="MAIN[0][27][5]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[1]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[1] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][5]" title="MAIN[0][28][5]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[2]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[2] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][5]" title="MAIN[0][29][5]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[3]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[3] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][4]" title="MAIN[0][27][4]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[0]-CREATE_EDGE">BUFGCTRL[0]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][4]" title="MAIN[0][29][4]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[1]-CREATE_EDGE">BUFGCTRL[1]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][3]" title="MAIN[0][26][3]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[0]-inpinv-S0">BUFGCTRL[0]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][3]" title="MAIN[0][27][3]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[0]-CELL[1].OUT_BUFG[0]">SPEC_INT: buffer CELL[1].OUT_BUFG_GFB[0] ← CELL[1].OUT_BUFG[0]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][3]" title="MAIN[0][28][3]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[1]-inpinv-S0">BUFGCTRL[1]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][3]" title="MAIN[0][29][3]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[1]-CELL[1].OUT_BUFG[1]">SPEC_INT: buffer CELL[1].OUT_BUFG_GFB[1] ← CELL[1].OUT_BUFG[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][2]" title="MAIN[0][26][2]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[0]-inpinv-IGNORE0">BUFGCTRL[0]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][2]" title="MAIN[0][27][2]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[0]-inpinv-S1">BUFGCTRL[0]: !invert S1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][2]" title="MAIN[0][28][2]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[1]-inpinv-IGNORE0">BUFGCTRL[1]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][2]" title="MAIN[0][29][2]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[1]-inpinv-S1">BUFGCTRL[1]: !invert S1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][1]" title="MAIN[0][26][1]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[0]-inpinv-IGNORE1">BUFGCTRL[0]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][1]" title="MAIN[0][27][1]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[0]-inpinv-CE1">BUFGCTRL[0]: !invert CE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][1]" title="MAIN[0][28][1]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[1]-inpinv-IGNORE1">BUFGCTRL[1]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][1]" title="MAIN[0][29][1]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[1]-inpinv-CE1">BUFGCTRL[1]: !invert CE1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][26][0]" title="MAIN[0][26][0]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[0]-inpinv-CE0">BUFGCTRL[0]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][27][0]" title="MAIN[0][27][0]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[0]-INIT_OUT[0]">BUFGCTRL[0]:  INIT_OUT bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][28][0]" title="MAIN[0][28][0]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[1]-inpinv-CE0">BUFGCTRL[1]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[0][29][0]" title="MAIN[0][29][0]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[1]-INIT_OUT[0]">BUFGCTRL[1]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_S rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="38">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][63]" title="MAIN[1][26][63]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[28]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[28] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][63]" title="MAIN[1][27][63]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[29]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[29] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][63]" title="MAIN[1][28][63]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[30]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[30] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][63]" title="MAIN[1][29][63]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[31]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[31] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][62]" title="MAIN[1][26][62]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[29]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[29] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][62]" title="MAIN[1][27][62]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[28]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[28] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][62]" title="MAIN[1][28][62]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[31]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[31] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][62]" title="MAIN[1][29][62]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[30]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[30] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][61]" title="MAIN[1][26][61]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[28]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[28] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][61]" title="MAIN[1][27][61]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[29]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[29] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][61]" title="MAIN[1][28][61]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[30]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[30] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][61]" title="MAIN[1][29][61]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[31]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[31] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][60]" title="MAIN[1][26][60]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[29]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[29] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][60]" title="MAIN[1][27][60]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[28]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[28] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][60]" title="MAIN[1][28][60]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[31]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[31] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][60]" title="MAIN[1][29][60]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[30]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[30] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][59]" title="MAIN[1][26][59]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[14]-PRESELECT_I1">BUFGCTRL[14]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][59]" title="MAIN[1][27][59]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[14]-PRESELECT_I0">BUFGCTRL[14]: ! PRESELECT_I0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][59]" title="MAIN[1][28][59]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[15]-PRESELECT_I1">BUFGCTRL[15]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][59]" title="MAIN[1][29][59]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[15]-PRESELECT_I0">BUFGCTRL[15]: ! PRESELECT_I0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][58]" title="MAIN[1][26][58]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[29]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[29] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][58]" title="MAIN[1][27][58]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[28]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[28] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][58]" title="MAIN[1][28][58]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[31]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[31] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][58]" title="MAIN[1][29][58]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[30]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[30] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][57]" title="MAIN[1][26][57]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[28]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[28] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][57]" title="MAIN[1][27][57]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[29]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[29] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][57]" title="MAIN[1][28][57]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[30]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[30] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][57]" title="MAIN[1][29][57]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[31]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[31] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][56]" title="MAIN[1][26][56]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[28]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[28] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][56]" title="MAIN[1][27][56]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[29]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[29] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][56]" title="MAIN[1][28][56]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[30]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[30] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][56]" title="MAIN[1][29][56]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[31]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[31] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][54]" title="MAIN[1][26][54]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[15]-CELL[1].IMUX_BUFG_O[29]">SPEC_INT: buffer CELL[2].OUT_BEL[15] ← CELL[1].IMUX_BUFG_O[29]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][54]" title="MAIN[1][27][54]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[3]-CELL[1].IMUX_BUFG_O[28]">SPEC_INT: buffer CELL[2].OUT_BEL[3] ← CELL[1].IMUX_BUFG_O[28]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][54]" title="MAIN[1][28][54]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[7]-CELL[1].IMUX_BUFG_O[31]">SPEC_INT: buffer CELL[2].OUT_BEL[7] ← CELL[1].IMUX_BUFG_O[31]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][54]" title="MAIN[1][29][54]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[11]-CELL[1].IMUX_BUFG_O[30]">SPEC_INT: buffer CELL[2].OUT_BEL[11] ← CELL[1].IMUX_BUFG_O[30]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][53]" title="MAIN[1][26][53]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[28]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[28] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][53]" title="MAIN[1][27][53]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[29]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[29] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][53]" title="MAIN[1][28][53]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[30]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[30] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][53]" title="MAIN[1][29][53]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[31]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[31] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][52]" title="MAIN[1][27][52]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[14]-CREATE_EDGE">BUFGCTRL[14]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][52]" title="MAIN[1][29][52]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[15]-CREATE_EDGE">BUFGCTRL[15]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][51]" title="MAIN[1][26][51]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[14]-inpinv-S0">BUFGCTRL[14]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][51]" title="MAIN[1][27][51]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[14]-CELL[1].OUT_BUFG[14]">SPEC_INT: buffer CELL[1].OUT_BUFG_GFB[14] ← CELL[1].OUT_BUFG[14]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][51]" title="MAIN[1][28][51]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[15]-inpinv-S0">BUFGCTRL[15]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][51]" title="MAIN[1][29][51]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[15]-CELL[1].OUT_BUFG[15]">SPEC_INT: buffer CELL[1].OUT_BUFG_GFB[15] ← CELL[1].OUT_BUFG[15]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][50]" title="MAIN[1][26][50]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[14]-inpinv-IGNORE0">BUFGCTRL[14]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][50]" title="MAIN[1][27][50]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[14]-inpinv-S1">BUFGCTRL[14]: !invert S1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][50]" title="MAIN[1][28][50]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[15]-inpinv-IGNORE0">BUFGCTRL[15]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][50]" title="MAIN[1][29][50]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[15]-inpinv-S1">BUFGCTRL[15]: !invert S1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][49]" title="MAIN[1][26][49]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[14]-inpinv-IGNORE1">BUFGCTRL[14]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][49]" title="MAIN[1][27][49]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[14]-inpinv-CE1">BUFGCTRL[14]: !invert CE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][49]" title="MAIN[1][28][49]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[15]-inpinv-IGNORE1">BUFGCTRL[15]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][49]" title="MAIN[1][29][49]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[15]-inpinv-CE1">BUFGCTRL[15]: !invert CE1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][48]" title="MAIN[1][26][48]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[14]-inpinv-CE0">BUFGCTRL[14]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][48]" title="MAIN[1][27][48]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[14]-INIT_OUT[0]">BUFGCTRL[14]:  INIT_OUT bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][48]" title="MAIN[1][28][48]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[15]-inpinv-CE0">BUFGCTRL[15]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][48]" title="MAIN[1][29][48]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[15]-INIT_OUT[0]">BUFGCTRL[15]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][47]" title="MAIN[1][26][47]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[24]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[24] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][47]" title="MAIN[1][27][47]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[25]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[25] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][47]" title="MAIN[1][28][47]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[26]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[26] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][47]" title="MAIN[1][29][47]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[27]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[27] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][46]" title="MAIN[1][26][46]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[25]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[25] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][46]" title="MAIN[1][27][46]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[24]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[24] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][46]" title="MAIN[1][28][46]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[27]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[27] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][46]" title="MAIN[1][29][46]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[26]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[26] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][45]" title="MAIN[1][26][45]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[24]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[24] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][45]" title="MAIN[1][27][45]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[25]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[25] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][45]" title="MAIN[1][28][45]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[26]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[26] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][45]" title="MAIN[1][29][45]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[27]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[27] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][44]" title="MAIN[1][26][44]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[25]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[25] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][44]" title="MAIN[1][27][44]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[24]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[24] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][44]" title="MAIN[1][28][44]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[27]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[27] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][44]" title="MAIN[1][29][44]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[26]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[26] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][43]" title="MAIN[1][26][43]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[12]-PRESELECT_I1">BUFGCTRL[12]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][43]" title="MAIN[1][27][43]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[12]-PRESELECT_I0">BUFGCTRL[12]: ! PRESELECT_I0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][43]" title="MAIN[1][28][43]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[13]-PRESELECT_I1">BUFGCTRL[13]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][43]" title="MAIN[1][29][43]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[13]-PRESELECT_I0">BUFGCTRL[13]: ! PRESELECT_I0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][42]" title="MAIN[1][26][42]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[25]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[25] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][42]" title="MAIN[1][27][42]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[24]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[24] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][42]" title="MAIN[1][28][42]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[27]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[27] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][42]" title="MAIN[1][29][42]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[26]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[26] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][41]" title="MAIN[1][26][41]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[24]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[24] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][41]" title="MAIN[1][27][41]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[25]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[25] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][41]" title="MAIN[1][28][41]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[26]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[26] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][41]" title="MAIN[1][29][41]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[27]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[27] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][40]" title="MAIN[1][26][40]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[24]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[24] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][40]" title="MAIN[1][27][40]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[25]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[25] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][40]" title="MAIN[1][28][40]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[26]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[26] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][40]" title="MAIN[1][29][40]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[27]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[27] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][38]" title="MAIN[1][26][38]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[10]-CELL[1].IMUX_BUFG_O[25]">SPEC_INT: buffer CELL[2].OUT_BEL[10] ← CELL[1].IMUX_BUFG_O[25]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][38]" title="MAIN[1][27][38]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[6]-CELL[1].IMUX_BUFG_O[24]">SPEC_INT: buffer CELL[2].OUT_BEL[6] ← CELL[1].IMUX_BUFG_O[24]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][38]" title="MAIN[1][28][38]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[2]-CELL[1].IMUX_BUFG_O[27]">SPEC_INT: buffer CELL[2].OUT_BEL[2] ← CELL[1].IMUX_BUFG_O[27]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][38]" title="MAIN[1][29][38]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[14]-CELL[1].IMUX_BUFG_O[26]">SPEC_INT: buffer CELL[2].OUT_BEL[14] ← CELL[1].IMUX_BUFG_O[26]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][37]" title="MAIN[1][26][37]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[24]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[24] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][37]" title="MAIN[1][27][37]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[25]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[25] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][37]" title="MAIN[1][28][37]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[26]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[26] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][37]" title="MAIN[1][29][37]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[27]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[27] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][36]" title="MAIN[1][27][36]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[12]-CREATE_EDGE">BUFGCTRL[12]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][36]" title="MAIN[1][29][36]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[13]-CREATE_EDGE">BUFGCTRL[13]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][35]" title="MAIN[1][26][35]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[12]-inpinv-S0">BUFGCTRL[12]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][35]" title="MAIN[1][27][35]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[12]-CELL[1].OUT_BUFG[12]">SPEC_INT: buffer CELL[1].OUT_BUFG_GFB[12] ← CELL[1].OUT_BUFG[12]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][35]" title="MAIN[1][28][35]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[13]-inpinv-S0">BUFGCTRL[13]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][35]" title="MAIN[1][29][35]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[13]-CELL[1].OUT_BUFG[13]">SPEC_INT: buffer CELL[1].OUT_BUFG_GFB[13] ← CELL[1].OUT_BUFG[13]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][34]" title="MAIN[1][26][34]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[12]-inpinv-IGNORE0">BUFGCTRL[12]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][34]" title="MAIN[1][27][34]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[12]-inpinv-S1">BUFGCTRL[12]: !invert S1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][34]" title="MAIN[1][28][34]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[13]-inpinv-IGNORE0">BUFGCTRL[13]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][34]" title="MAIN[1][29][34]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[13]-inpinv-S1">BUFGCTRL[13]: !invert S1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][33]" title="MAIN[1][26][33]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[12]-inpinv-IGNORE1">BUFGCTRL[12]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][33]" title="MAIN[1][27][33]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[12]-inpinv-CE1">BUFGCTRL[12]: !invert CE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][33]" title="MAIN[1][28][33]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[13]-inpinv-IGNORE1">BUFGCTRL[13]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][33]" title="MAIN[1][29][33]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[13]-inpinv-CE1">BUFGCTRL[13]: !invert CE1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][32]" title="MAIN[1][26][32]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[12]-inpinv-CE0">BUFGCTRL[12]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][32]" title="MAIN[1][27][32]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[12]-INIT_OUT[0]">BUFGCTRL[12]:  INIT_OUT bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][32]" title="MAIN[1][28][32]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[13]-inpinv-CE0">BUFGCTRL[13]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][32]" title="MAIN[1][29][32]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[13]-INIT_OUT[0]">BUFGCTRL[13]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][31]" title="MAIN[1][26][31]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[20]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[20] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][31]" title="MAIN[1][27][31]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[21]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[21] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][31]" title="MAIN[1][28][31]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[22]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[22] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][31]" title="MAIN[1][29][31]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[23]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[23] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][30]" title="MAIN[1][26][30]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[21]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[21] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][30]" title="MAIN[1][27][30]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[20]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[20] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][30]" title="MAIN[1][28][30]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[23]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[23] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][30]" title="MAIN[1][29][30]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[22]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[22] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][29]" title="MAIN[1][26][29]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[20]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[20] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][29]" title="MAIN[1][27][29]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[21]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[21] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][29]" title="MAIN[1][28][29]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[22]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[22] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][29]" title="MAIN[1][29][29]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[23]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[23] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][28]" title="MAIN[1][26][28]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[21]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[21] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][28]" title="MAIN[1][27][28]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[20]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[20] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][28]" title="MAIN[1][28][28]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[23]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[23] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][28]" title="MAIN[1][29][28]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[22]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[22] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][27]" title="MAIN[1][26][27]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[10]-PRESELECT_I1">BUFGCTRL[10]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][27]" title="MAIN[1][27][27]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[10]-PRESELECT_I0">BUFGCTRL[10]: ! PRESELECT_I0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][27]" title="MAIN[1][28][27]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[11]-PRESELECT_I1">BUFGCTRL[11]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][27]" title="MAIN[1][29][27]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[11]-PRESELECT_I0">BUFGCTRL[11]: ! PRESELECT_I0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][26]" title="MAIN[1][26][26]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[21]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[21] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][26]" title="MAIN[1][27][26]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[20]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[20] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][26]" title="MAIN[1][28][26]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[23]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[23] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][26]" title="MAIN[1][29][26]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[22]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[22] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][25]" title="MAIN[1][26][25]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[20]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[20] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][25]" title="MAIN[1][27][25]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[21]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[21] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][25]" title="MAIN[1][28][25]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[22]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[22] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][25]" title="MAIN[1][29][25]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[23]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[23] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][24]" title="MAIN[1][26][24]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[20]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[20] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][24]" title="MAIN[1][27][24]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[21]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[21] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][24]" title="MAIN[1][28][24]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[22]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[22] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][24]" title="MAIN[1][29][24]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[23]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[23] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][22]" title="MAIN[1][26][22]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[13]-CELL[1].IMUX_BUFG_O[21]">SPEC_INT: buffer CELL[2].OUT_BEL[13] ← CELL[1].IMUX_BUFG_O[21]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][22]" title="MAIN[1][27][22]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[1]-CELL[1].IMUX_BUFG_O[20]">SPEC_INT: buffer CELL[2].OUT_BEL[1] ← CELL[1].IMUX_BUFG_O[20]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][22]" title="MAIN[1][28][22]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[5]-CELL[1].IMUX_BUFG_O[23]">SPEC_INT: buffer CELL[2].OUT_BEL[5] ← CELL[1].IMUX_BUFG_O[23]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][22]" title="MAIN[1][29][22]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[9]-CELL[1].IMUX_BUFG_O[22]">SPEC_INT: buffer CELL[2].OUT_BEL[9] ← CELL[1].IMUX_BUFG_O[22]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][21]" title="MAIN[1][26][21]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[20]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[20] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][21]" title="MAIN[1][27][21]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[21]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[21] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][21]" title="MAIN[1][28][21]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[22]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[22] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][21]" title="MAIN[1][29][21]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[23]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[23] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][20]" title="MAIN[1][27][20]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[10]-CREATE_EDGE">BUFGCTRL[10]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][20]" title="MAIN[1][29][20]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[11]-CREATE_EDGE">BUFGCTRL[11]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][19]" title="MAIN[1][26][19]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[10]-inpinv-S0">BUFGCTRL[10]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][19]" title="MAIN[1][27][19]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[10]-CELL[1].OUT_BUFG[10]">SPEC_INT: buffer CELL[1].OUT_BUFG_GFB[10] ← CELL[1].OUT_BUFG[10]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][19]" title="MAIN[1][28][19]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[11]-inpinv-S0">BUFGCTRL[11]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][19]" title="MAIN[1][29][19]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[11]-CELL[1].OUT_BUFG[11]">SPEC_INT: buffer CELL[1].OUT_BUFG_GFB[11] ← CELL[1].OUT_BUFG[11]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][18]" title="MAIN[1][26][18]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[10]-inpinv-IGNORE0">BUFGCTRL[10]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][18]" title="MAIN[1][27][18]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[10]-inpinv-S1">BUFGCTRL[10]: !invert S1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][18]" title="MAIN[1][28][18]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[11]-inpinv-IGNORE0">BUFGCTRL[11]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][18]" title="MAIN[1][29][18]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[11]-inpinv-S1">BUFGCTRL[11]: !invert S1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][17]" title="MAIN[1][26][17]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[10]-inpinv-IGNORE1">BUFGCTRL[10]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][17]" title="MAIN[1][27][17]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[10]-inpinv-CE1">BUFGCTRL[10]: !invert CE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][17]" title="MAIN[1][28][17]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[11]-inpinv-IGNORE1">BUFGCTRL[11]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][17]" title="MAIN[1][29][17]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[11]-inpinv-CE1">BUFGCTRL[11]: !invert CE1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][16]" title="MAIN[1][26][16]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[10]-inpinv-CE0">BUFGCTRL[10]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][16]" title="MAIN[1][27][16]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[10]-INIT_OUT[0]">BUFGCTRL[10]:  INIT_OUT bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][16]" title="MAIN[1][28][16]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[11]-inpinv-CE0">BUFGCTRL[11]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][16]" title="MAIN[1][29][16]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[11]-INIT_OUT[0]">BUFGCTRL[11]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][15]" title="MAIN[1][26][15]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[16]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[16] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][15]" title="MAIN[1][27][15]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[17]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[17] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][15]" title="MAIN[1][28][15]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[18]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[18] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][15]" title="MAIN[1][29][15]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[19]-4">SPEC_INT: mux CELL[1].IMUX_BUFG_O[19] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][14]" title="MAIN[1][26][14]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[17]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[17] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][14]" title="MAIN[1][27][14]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[16]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[16] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][14]" title="MAIN[1][28][14]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[19]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[19] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][14]" title="MAIN[1][29][14]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[18]-5">SPEC_INT: mux CELL[1].IMUX_BUFG_O[18] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][13]" title="MAIN[1][26][13]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[16]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[16] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][13]" title="MAIN[1][27][13]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[17]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[17] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][13]" title="MAIN[1][28][13]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[18]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[18] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][13]" title="MAIN[1][29][13]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[19]-6">SPEC_INT: mux CELL[1].IMUX_BUFG_O[19] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][12]" title="MAIN[1][26][12]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[17]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[17] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][12]" title="MAIN[1][27][12]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[16]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[16] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][12]" title="MAIN[1][28][12]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[19]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[19] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][12]" title="MAIN[1][29][12]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[18]-7">SPEC_INT: mux CELL[1].IMUX_BUFG_O[18] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][11]" title="MAIN[1][26][11]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[8]-PRESELECT_I1">BUFGCTRL[8]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][11]" title="MAIN[1][27][11]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[8]-PRESELECT_I0">BUFGCTRL[8]: ! PRESELECT_I0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][11]" title="MAIN[1][28][11]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[9]-PRESELECT_I1">BUFGCTRL[9]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][11]" title="MAIN[1][29][11]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[9]-PRESELECT_I0">BUFGCTRL[9]: ! PRESELECT_I0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][10]" title="MAIN[1][26][10]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[17]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[17] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][10]" title="MAIN[1][27][10]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[16]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[16] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][10]" title="MAIN[1][28][10]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[19]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[19] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][10]" title="MAIN[1][29][10]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[18]-0">SPEC_INT: mux CELL[1].IMUX_BUFG_O[18] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][9]" title="MAIN[1][26][9]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[16]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[16] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][9]" title="MAIN[1][27][9]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[17]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[17] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][9]" title="MAIN[1][28][9]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[18]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[18] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][9]" title="MAIN[1][29][9]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[19]-2">SPEC_INT: mux CELL[1].IMUX_BUFG_O[19] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][8]" title="MAIN[1][26][8]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[16]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[16] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][8]" title="MAIN[1][27][8]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[17]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[17] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][8]" title="MAIN[1][28][8]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[18]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[18] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][8]" title="MAIN[1][29][8]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[19]-1">SPEC_INT: mux CELL[1].IMUX_BUFG_O[19] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][6]" title="MAIN[1][26][6]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[8]-CELL[1].IMUX_BUFG_O[17]">SPEC_INT: buffer CELL[2].OUT_BEL[8] ← CELL[1].IMUX_BUFG_O[17]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][6]" title="MAIN[1][27][6]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[4]-CELL[1].IMUX_BUFG_O[16]">SPEC_INT: buffer CELL[2].OUT_BEL[4] ← CELL[1].IMUX_BUFG_O[16]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][6]" title="MAIN[1][28][6]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[0]-CELL[1].IMUX_BUFG_O[19]">SPEC_INT: buffer CELL[2].OUT_BEL[0] ← CELL[1].IMUX_BUFG_O[19]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][6]" title="MAIN[1][29][6]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[2].OUT_BEL[12]-CELL[1].IMUX_BUFG_O[18]">SPEC_INT: buffer CELL[2].OUT_BEL[12] ← CELL[1].IMUX_BUFG_O[18]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][5]" title="MAIN[1][26][5]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[16]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[16] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][5]" title="MAIN[1][27][5]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[17]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[17] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][5]" title="MAIN[1][28][5]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[18]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[18] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][5]" title="MAIN[1][29][5]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-mux-CELL[1].IMUX_BUFG_O[19]-3">SPEC_INT: mux CELL[1].IMUX_BUFG_O[19] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][4]" title="MAIN[1][27][4]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[8]-CREATE_EDGE">BUFGCTRL[8]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][4]" title="MAIN[1][29][4]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[9]-CREATE_EDGE">BUFGCTRL[9]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][3]" title="MAIN[1][26][3]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[8]-inpinv-S0">BUFGCTRL[8]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][3]" title="MAIN[1][27][3]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[8]-CELL[1].OUT_BUFG[8]">SPEC_INT: buffer CELL[1].OUT_BUFG_GFB[8] ← CELL[1].OUT_BUFG[8]</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][3]" title="MAIN[1][28][3]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[9]-inpinv-S0">BUFGCTRL[9]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][3]" title="MAIN[1][29][3]">
<a href="#virtex6-CLK_BUFG_S-SPEC_INT-progbuf-CELL[1].OUT_BUFG_GFB[9]-CELL[1].OUT_BUFG[9]">SPEC_INT: buffer CELL[1].OUT_BUFG_GFB[9] ← CELL[1].OUT_BUFG[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][2]" title="MAIN[1][26][2]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[8]-inpinv-IGNORE0">BUFGCTRL[8]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][2]" title="MAIN[1][27][2]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[8]-inpinv-S1">BUFGCTRL[8]: !invert S1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][2]" title="MAIN[1][28][2]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[9]-inpinv-IGNORE0">BUFGCTRL[9]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][2]" title="MAIN[1][29][2]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[9]-inpinv-S1">BUFGCTRL[9]: !invert S1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][1]" title="MAIN[1][26][1]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[8]-inpinv-IGNORE1">BUFGCTRL[8]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][1]" title="MAIN[1][27][1]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[8]-inpinv-CE1">BUFGCTRL[8]: !invert CE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][1]" title="MAIN[1][28][1]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[9]-inpinv-IGNORE1">BUFGCTRL[9]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][1]" title="MAIN[1][29][1]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[9]-inpinv-CE1">BUFGCTRL[9]: !invert CE1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][26][0]" title="MAIN[1][26][0]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[8]-inpinv-CE0">BUFGCTRL[8]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][27][0]" title="MAIN[1][27][0]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[8]-INIT_OUT[0]">BUFGCTRL[8]:  INIT_OUT bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][28][0]" title="MAIN[1][28][0]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[9]-inpinv-CE0">BUFGCTRL[9]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_S-bit-MAIN[1][29][0]" title="MAIN[1][29][0]">
<a href="#virtex6-CLK_BUFG_S-BUFGCTRL[9]-INIT_OUT[0]">BUFGCTRL[9]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_bufg_n"><a class="header" href="#tile-clk_bufg_n">Tile CLK_BUFG_N</a></h2>
<p>Cells: 7</p>
<h3 id="switchbox-spec_int-1"><a class="header" href="#switchbox-spec_int-1">Switchbox SPEC_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].GCLK[16]</td><td>CELL[0].OUT_BUFG[0]</td></tr>

<tr><td>CELL[0].GCLK[17]</td><td>CELL[0].OUT_BUFG[1]</td></tr>

<tr><td>CELL[0].GCLK[18]</td><td>CELL[0].OUT_BUFG[2]</td></tr>

<tr><td>CELL[0].GCLK[19]</td><td>CELL[0].OUT_BUFG[3]</td></tr>

<tr><td>CELL[0].GCLK[20]</td><td>CELL[0].OUT_BUFG[4]</td></tr>

<tr><td>CELL[0].GCLK[21]</td><td>CELL[0].OUT_BUFG[5]</td></tr>

<tr><td>CELL[0].GCLK[22]</td><td>CELL[0].OUT_BUFG[6]</td></tr>

<tr><td>CELL[0].GCLK[23]</td><td>CELL[0].OUT_BUFG[7]</td></tr>

<tr><td>CELL[0].GCLK[24]</td><td>CELL[0].OUT_BUFG[8]</td></tr>

<tr><td>CELL[0].GCLK[25]</td><td>CELL[0].OUT_BUFG[9]</td></tr>

<tr><td>CELL[0].GCLK[26]</td><td>CELL[0].OUT_BUFG[10]</td></tr>

<tr><td>CELL[0].GCLK[27]</td><td>CELL[0].OUT_BUFG[11]</td></tr>

<tr><td>CELL[0].GCLK[28]</td><td>CELL[0].OUT_BUFG[12]</td></tr>

<tr><td>CELL[0].GCLK[29]</td><td>CELL[0].OUT_BUFG[13]</td></tr>

<tr><td>CELL[0].GCLK[30]</td><td>CELL[0].OUT_BUFG[14]</td></tr>

<tr><td>CELL[0].GCLK[31]</td><td>CELL[0].OUT_BUFG[15]</td></tr>

<tr><td>CELL[0].GIOB[4]</td><td>IO_W[0].OUT_CLKPAD</td></tr>

<tr><td>CELL[0].GIOB[5]</td><td>IO_E[0].OUT_CLKPAD</td></tr>

<tr><td>CELL[0].GIOB[6]</td><td>IO_W[1].OUT_CLKPAD</td></tr>

<tr><td>CELL[0].GIOB[7]</td><td>IO_E[1].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[0]-CELL[0].IMUX_BUFG_O[3]"><td>CELL[0].OUT_BEL[0]</td><td>CELL[0].IMUX_BUFG_O[3]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][6]">MAIN[0][28][6]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[1]-CELL[0].IMUX_BUFG_O[4]"><td>CELL[0].OUT_BEL[1]</td><td>CELL[0].IMUX_BUFG_O[4]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][22]">MAIN[0][27][22]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[2]-CELL[0].IMUX_BUFG_O[11]"><td>CELL[0].OUT_BEL[2]</td><td>CELL[0].IMUX_BUFG_O[11]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][38]">MAIN[0][28][38]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[3]-CELL[0].IMUX_BUFG_O[12]"><td>CELL[0].OUT_BEL[3]</td><td>CELL[0].IMUX_BUFG_O[12]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][54]">MAIN[0][27][54]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[4]-CELL[0].IMUX_BUFG_O[0]"><td>CELL[0].OUT_BEL[4]</td><td>CELL[0].IMUX_BUFG_O[0]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][6]">MAIN[0][27][6]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[5]-CELL[0].IMUX_BUFG_O[7]"><td>CELL[0].OUT_BEL[5]</td><td>CELL[0].IMUX_BUFG_O[7]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][22]">MAIN[0][28][22]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[6]-CELL[0].IMUX_BUFG_O[8]"><td>CELL[0].OUT_BEL[6]</td><td>CELL[0].IMUX_BUFG_O[8]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][38]">MAIN[0][27][38]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[7]-CELL[0].IMUX_BUFG_O[15]"><td>CELL[0].OUT_BEL[7]</td><td>CELL[0].IMUX_BUFG_O[15]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][54]">MAIN[0][28][54]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[8]-CELL[0].IMUX_BUFG_O[1]"><td>CELL[0].OUT_BEL[8]</td><td>CELL[0].IMUX_BUFG_O[1]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][6]">MAIN[0][26][6]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[9]-CELL[0].IMUX_BUFG_O[6]"><td>CELL[0].OUT_BEL[9]</td><td>CELL[0].IMUX_BUFG_O[6]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][22]">MAIN[0][29][22]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[10]-CELL[0].IMUX_BUFG_O[9]"><td>CELL[0].OUT_BEL[10]</td><td>CELL[0].IMUX_BUFG_O[9]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][38]">MAIN[0][26][38]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[11]-CELL[0].IMUX_BUFG_O[14]"><td>CELL[0].OUT_BEL[11]</td><td>CELL[0].IMUX_BUFG_O[14]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][54]">MAIN[0][29][54]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[12]-CELL[0].IMUX_BUFG_O[2]"><td>CELL[0].OUT_BEL[12]</td><td>CELL[0].IMUX_BUFG_O[2]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][6]">MAIN[0][29][6]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[13]-CELL[0].IMUX_BUFG_O[5]"><td>CELL[0].OUT_BEL[13]</td><td>CELL[0].IMUX_BUFG_O[5]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][22]">MAIN[0][26][22]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[14]-CELL[0].IMUX_BUFG_O[10]"><td>CELL[0].OUT_BEL[14]</td><td>CELL[0].IMUX_BUFG_O[10]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][38]">MAIN[0][29][38]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[15]-CELL[0].IMUX_BUFG_O[13]"><td>CELL[0].OUT_BEL[15]</td><td>CELL[0].IMUX_BUFG_O[13]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][54]">MAIN[0][26][54]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[0]-CELL[0].OUT_BUFG[0]"><td>CELL[0].OUT_BUFG_GFB[0]</td><td>CELL[0].OUT_BUFG[0]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][3]">MAIN[0][27][3]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[1]-CELL[0].OUT_BUFG[1]"><td>CELL[0].OUT_BUFG_GFB[1]</td><td>CELL[0].OUT_BUFG[1]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][3]">MAIN[0][29][3]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[2]-CELL[0].OUT_BUFG[2]"><td>CELL[0].OUT_BUFG_GFB[2]</td><td>CELL[0].OUT_BUFG[2]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][19]">MAIN[0][27][19]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[3]-CELL[0].OUT_BUFG[3]"><td>CELL[0].OUT_BUFG_GFB[3]</td><td>CELL[0].OUT_BUFG[3]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][19]">MAIN[0][29][19]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[4]-CELL[0].OUT_BUFG[4]"><td>CELL[0].OUT_BUFG_GFB[4]</td><td>CELL[0].OUT_BUFG[4]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][35]">MAIN[0][27][35]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[5]-CELL[0].OUT_BUFG[5]"><td>CELL[0].OUT_BUFG_GFB[5]</td><td>CELL[0].OUT_BUFG[5]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][35]">MAIN[0][29][35]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[6]-CELL[0].OUT_BUFG[6]"><td>CELL[0].OUT_BUFG_GFB[6]</td><td>CELL[0].OUT_BUFG[6]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][51]">MAIN[0][27][51]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[7]-CELL[0].OUT_BUFG[7]"><td>CELL[0].OUT_BUFG_GFB[7]</td><td>CELL[0].OUT_BUFG[7]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][51]">MAIN[0][29][51]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[8]-CELL[0].OUT_BUFG[8]"><td>CELL[0].OUT_BUFG_GFB[8]</td><td>CELL[0].OUT_BUFG[8]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][3]">MAIN[1][27][3]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[9]-CELL[0].OUT_BUFG[9]"><td>CELL[0].OUT_BUFG_GFB[9]</td><td>CELL[0].OUT_BUFG[9]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][3]">MAIN[1][29][3]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[10]-CELL[0].OUT_BUFG[10]"><td>CELL[0].OUT_BUFG_GFB[10]</td><td>CELL[0].OUT_BUFG[10]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][19]">MAIN[1][27][19]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[11]-CELL[0].OUT_BUFG[11]"><td>CELL[0].OUT_BUFG_GFB[11]</td><td>CELL[0].OUT_BUFG[11]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][19]">MAIN[1][29][19]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[12]-CELL[0].OUT_BUFG[12]"><td>CELL[0].OUT_BUFG_GFB[12]</td><td>CELL[0].OUT_BUFG[12]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][35]">MAIN[1][27][35]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[13]-CELL[0].OUT_BUFG[13]"><td>CELL[0].OUT_BUFG_GFB[13]</td><td>CELL[0].OUT_BUFG[13]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][35]">MAIN[1][29][35]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[14]-CELL[0].OUT_BUFG[14]"><td>CELL[0].OUT_BUFG_GFB[14]</td><td>CELL[0].OUT_BUFG[14]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][51]">MAIN[1][27][51]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[15]-CELL[0].OUT_BUFG[15]"><td>CELL[0].OUT_BUFG_GFB[15]</td><td>CELL[0].OUT_BUFG[15]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][51]">MAIN[1][29][51]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[0]-CELL[0].IMUX_BUFG_O[19]"><td>CELL[1].OUT_BEL[0]</td><td>CELL[0].IMUX_BUFG_O[19]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][6]">MAIN[1][28][6]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[1]-CELL[0].IMUX_BUFG_O[20]"><td>CELL[1].OUT_BEL[1]</td><td>CELL[0].IMUX_BUFG_O[20]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][22]">MAIN[1][27][22]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[2]-CELL[0].IMUX_BUFG_O[27]"><td>CELL[1].OUT_BEL[2]</td><td>CELL[0].IMUX_BUFG_O[27]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][38]">MAIN[1][28][38]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[3]-CELL[0].IMUX_BUFG_O[28]"><td>CELL[1].OUT_BEL[3]</td><td>CELL[0].IMUX_BUFG_O[28]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][54]">MAIN[1][27][54]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[4]-CELL[0].IMUX_BUFG_O[16]"><td>CELL[1].OUT_BEL[4]</td><td>CELL[0].IMUX_BUFG_O[16]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][6]">MAIN[1][27][6]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[5]-CELL[0].IMUX_BUFG_O[23]"><td>CELL[1].OUT_BEL[5]</td><td>CELL[0].IMUX_BUFG_O[23]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][22]">MAIN[1][28][22]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[6]-CELL[0].IMUX_BUFG_O[24]"><td>CELL[1].OUT_BEL[6]</td><td>CELL[0].IMUX_BUFG_O[24]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][38]">MAIN[1][27][38]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[7]-CELL[0].IMUX_BUFG_O[31]"><td>CELL[1].OUT_BEL[7]</td><td>CELL[0].IMUX_BUFG_O[31]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][54]">MAIN[1][28][54]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[8]-CELL[0].IMUX_BUFG_O[17]"><td>CELL[1].OUT_BEL[8]</td><td>CELL[0].IMUX_BUFG_O[17]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][6]">MAIN[1][26][6]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[9]-CELL[0].IMUX_BUFG_O[22]"><td>CELL[1].OUT_BEL[9]</td><td>CELL[0].IMUX_BUFG_O[22]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][22]">MAIN[1][29][22]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[10]-CELL[0].IMUX_BUFG_O[25]"><td>CELL[1].OUT_BEL[10]</td><td>CELL[0].IMUX_BUFG_O[25]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][38]">MAIN[1][26][38]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[11]-CELL[0].IMUX_BUFG_O[30]"><td>CELL[1].OUT_BEL[11]</td><td>CELL[0].IMUX_BUFG_O[30]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][54]">MAIN[1][29][54]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[12]-CELL[0].IMUX_BUFG_O[18]"><td>CELL[1].OUT_BEL[12]</td><td>CELL[0].IMUX_BUFG_O[18]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][6]">MAIN[1][29][6]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[13]-CELL[0].IMUX_BUFG_O[21]"><td>CELL[1].OUT_BEL[13]</td><td>CELL[0].IMUX_BUFG_O[21]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][22]">MAIN[1][26][22]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[14]-CELL[0].IMUX_BUFG_O[26]"><td>CELL[1].OUT_BEL[14]</td><td>CELL[0].IMUX_BUFG_O[26]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][38]">MAIN[1][29][38]</a></td></tr>

<tr id="virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[15]-CELL[0].IMUX_BUFG_O[29]"><td>CELL[1].OUT_BEL[15]</td><td>CELL[0].IMUX_BUFG_O[29]</td><td><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][54]">MAIN[1][26][54]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[0]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][8]">MAIN[0][26][8]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[0]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][10]">MAIN[0][27][10]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[0]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][9]">MAIN[0][26][9]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[0]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][5]">MAIN[0][26][5]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[0]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][12]">MAIN[0][27][12]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[0]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][14]">MAIN[0][27][14]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[0]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][15]">MAIN[0][26][15]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[0]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][13]">MAIN[0][26][13]</a></td><td>CELL[0].IMUX_BUFG_O[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[15]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[1]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][8]">MAIN[0][27][8]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[1]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][10]">MAIN[0][26][10]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[1]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][9]">MAIN[0][27][9]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[1]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][5]">MAIN[0][27][5]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[1]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][13]">MAIN[0][27][13]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[1]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][14]">MAIN[0][26][14]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[1]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][15]">MAIN[0][27][15]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[1]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][12]">MAIN[0][26][12]</a></td><td>CELL[0].IMUX_BUFG_O[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[15]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[2]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[2]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][8]">MAIN[0][28][8]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[2]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][10]">MAIN[0][29][10]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[2]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][9]">MAIN[0][28][9]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[2]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][5]">MAIN[0][28][5]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[2]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][12]">MAIN[0][29][12]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[2]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][14]">MAIN[0][29][14]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[2]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][15]">MAIN[0][28][15]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[2]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][13]">MAIN[0][28][13]</a></td><td>CELL[0].IMUX_BUFG_O[2]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[18]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[3]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[3]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][8]">MAIN[0][29][8]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[3]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][10]">MAIN[0][28][10]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[3]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][9]">MAIN[0][29][9]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[3]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][5]">MAIN[0][29][5]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[3]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][13]">MAIN[0][29][13]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[3]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][14]">MAIN[0][28][14]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[3]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][15]">MAIN[0][29][15]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[3]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][12]">MAIN[0][28][12]</a></td><td>CELL[0].IMUX_BUFG_O[3]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[26]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[4]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[4]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][24]">MAIN[0][26][24]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[4]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][26]">MAIN[0][27][26]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[4]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][25]">MAIN[0][26][25]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[4]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][21]">MAIN[0][26][21]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[4]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][28]">MAIN[0][27][28]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[4]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][30]">MAIN[0][27][30]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[4]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][31]">MAIN[0][26][31]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[4]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][29]">MAIN[0][26][29]</a></td><td>CELL[0].IMUX_BUFG_O[4]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[42]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[5]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[5]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][24]">MAIN[0][27][24]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[5]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][26]">MAIN[0][26][26]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[5]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][25]">MAIN[0][27][25]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[5]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][21]">MAIN[0][27][21]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[5]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][29]">MAIN[0][27][29]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[5]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][30]">MAIN[0][26][30]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[5]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][31]">MAIN[0][27][31]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[5]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][28]">MAIN[0][26][28]</a></td><td>CELL[0].IMUX_BUFG_O[5]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[34]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[6]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[6]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][24]">MAIN[0][28][24]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[6]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][26]">MAIN[0][29][26]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[6]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][25]">MAIN[0][28][25]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[6]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][21]">MAIN[0][28][21]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[6]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][28]">MAIN[0][29][28]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[6]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][30]">MAIN[0][29][30]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[6]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][31]">MAIN[0][28][31]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[6]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][29]">MAIN[0][28][29]</a></td><td>CELL[0].IMUX_BUFG_O[6]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[13]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[7]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[7]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][24]">MAIN[0][29][24]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[7]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][26]">MAIN[0][28][26]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[7]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][25]">MAIN[0][29][25]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[7]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][21]">MAIN[0][29][21]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[7]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][29]">MAIN[0][29][29]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[7]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][30]">MAIN[0][28][30]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[7]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][31]">MAIN[0][29][31]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[7]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][28]">MAIN[0][28][28]</a></td><td>CELL[0].IMUX_BUFG_O[7]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[21]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[8]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[8]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][40]">MAIN[0][26][40]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[8]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][42]">MAIN[0][27][42]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[8]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][41]">MAIN[0][26][41]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[8]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][37]">MAIN[0][26][37]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[8]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][44]">MAIN[0][27][44]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[8]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][46]">MAIN[0][27][46]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[8]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][47]">MAIN[0][26][47]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[8]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][45]">MAIN[0][26][45]</a></td><td>CELL[0].IMUX_BUFG_O[8]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[37]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[9]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[9]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][40]">MAIN[0][27][40]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[9]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][42]">MAIN[0][26][42]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[9]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][41]">MAIN[0][27][41]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[9]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][37]">MAIN[0][27][37]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[9]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][45]">MAIN[0][27][45]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[9]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][46]">MAIN[0][26][46]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[9]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][47]">MAIN[0][27][47]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[9]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][44]">MAIN[0][26][44]</a></td><td>CELL[0].IMUX_BUFG_O[9]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[29]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[10]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[10]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][44]">MAIN[0][29][44]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[10]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][45]">MAIN[0][28][45]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[10]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][46]">MAIN[0][29][46]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[10]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][47]">MAIN[0][28][47]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[10]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][37]">MAIN[0][28][37]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[10]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][41]">MAIN[0][28][41]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[10]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][40]">MAIN[0][28][40]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[10]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][42]">MAIN[0][29][42]</a></td><td>CELL[0].IMUX_BUFG_O[10]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[10]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[16]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[11]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[11]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][44]">MAIN[0][28][44]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[11]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][45]">MAIN[0][29][45]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[11]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][46]">MAIN[0][28][46]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[11]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][47]">MAIN[0][29][47]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[11]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][37]">MAIN[0][29][37]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[11]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][41]">MAIN[0][29][41]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[11]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][40]">MAIN[0][29][40]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[11]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][42]">MAIN[0][28][42]</a></td><td>CELL[0].IMUX_BUFG_O[11]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[11]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[24]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[12]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[12]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][60]">MAIN[0][27][60]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[12]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][61]">MAIN[0][26][61]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[12]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][62]">MAIN[0][27][62]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[12]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][63]">MAIN[0][26][63]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[12]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][53]">MAIN[0][26][53]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[12]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][57]">MAIN[0][26][57]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[12]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][56]">MAIN[0][26][56]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[12]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][58]">MAIN[0][27][58]</a></td><td>CELL[0].IMUX_BUFG_O[12]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[12]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[40]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[13]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[13]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][60]">MAIN[0][26][60]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[13]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][61]">MAIN[0][27][61]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[13]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][62]">MAIN[0][26][62]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[13]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][63]">MAIN[0][27][63]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[13]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][53]">MAIN[0][27][53]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[13]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][57]">MAIN[0][27][57]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[13]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][56]">MAIN[0][27][56]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[13]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][58]">MAIN[0][26][58]</a></td><td>CELL[0].IMUX_BUFG_O[13]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[13]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[32]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[14]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[14]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][60]">MAIN[0][29][60]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[14]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][61]">MAIN[0][28][61]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[14]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][62]">MAIN[0][29][62]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[14]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][63]">MAIN[0][28][63]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[14]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][53]">MAIN[0][28][53]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[14]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][57]">MAIN[0][28][57]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[14]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][56]">MAIN[0][28][56]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[14]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][58]">MAIN[0][29][58]</a></td><td>CELL[0].IMUX_BUFG_O[14]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[14]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[8]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[15]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[15]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][60]">MAIN[0][28][60]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[15]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][61]">MAIN[0][29][61]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[15]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][62]">MAIN[0][28][62]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[15]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][63]">MAIN[0][29][63]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[15]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][53]">MAIN[0][29][53]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[15]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][57]">MAIN[0][29][57]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[15]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][56]">MAIN[0][29][56]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[15]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][58]">MAIN[0][28][58]</a></td><td>CELL[0].IMUX_BUFG_O[15]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[15]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[8]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[16]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[16]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][12]">MAIN[1][27][12]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[16]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][13]">MAIN[1][26][13]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[16]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][14]">MAIN[1][27][14]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[16]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][15]">MAIN[1][26][15]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[16]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][5]">MAIN[1][26][5]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[16]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][9]">MAIN[1][26][9]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[16]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][8]">MAIN[1][26][8]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[16]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][10]">MAIN[1][27][10]</a></td><td>CELL[0].IMUX_BUFG_O[16]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[16]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[9]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[27]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[17]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[17]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][12]">MAIN[1][26][12]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[17]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][13]">MAIN[1][27][13]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[17]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][14]">MAIN[1][26][14]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[17]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][15]">MAIN[1][27][15]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[17]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][5]">MAIN[1][27][5]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[17]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][9]">MAIN[1][27][9]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[17]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][8]">MAIN[1][27][8]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[17]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][10]">MAIN[1][26][10]</a></td><td>CELL[0].IMUX_BUFG_O[17]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[17]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[9]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[19]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[18]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[18]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][12]">MAIN[1][29][12]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[18]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][13]">MAIN[1][28][13]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[18]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][14]">MAIN[1][29][14]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[18]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][15]">MAIN[1][28][15]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[18]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][5]">MAIN[1][28][5]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[18]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][9]">MAIN[1][28][9]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[18]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][8]">MAIN[1][28][8]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[18]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][10]">MAIN[1][29][10]</a></td><td>CELL[0].IMUX_BUFG_O[18]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[18]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[19]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[19]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][12]">MAIN[1][28][12]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[19]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][13]">MAIN[1][29][13]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[19]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][14]">MAIN[1][28][14]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[19]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][15]">MAIN[1][29][15]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[19]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][5]">MAIN[1][29][5]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[19]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][9]">MAIN[1][29][9]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[19]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][8]">MAIN[1][29][8]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[19]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][10]">MAIN[1][28][10]</a></td><td>CELL[0].IMUX_BUFG_O[19]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[19]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[14]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[20]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[20]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][28]">MAIN[1][27][28]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[20]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][29]">MAIN[1][26][29]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[20]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][30]">MAIN[1][27][30]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[20]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][31]">MAIN[1][26][31]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[20]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][21]">MAIN[1][26][21]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[20]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][25]">MAIN[1][26][25]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[20]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][24]">MAIN[1][26][24]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[20]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][26]">MAIN[1][27][26]</a></td><td>CELL[0].IMUX_BUFG_O[20]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[30]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[21]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[21]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][28]">MAIN[1][26][28]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[21]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][29]">MAIN[1][27][29]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[21]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][30]">MAIN[1][26][30]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[21]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][31]">MAIN[1][27][31]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[21]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][21]">MAIN[1][27][21]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[21]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][25]">MAIN[1][27][25]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[21]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][24]">MAIN[1][27][24]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[21]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][26]">MAIN[1][26][26]</a></td><td>CELL[0].IMUX_BUFG_O[21]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[21]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[22]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[22]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[22]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][28]">MAIN[1][29][28]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[22]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][29]">MAIN[1][28][29]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[22]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][30]">MAIN[1][29][30]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[22]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][31]">MAIN[1][28][31]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[22]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][21]">MAIN[1][28][21]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[22]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][25]">MAIN[1][28][25]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[22]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][24]">MAIN[1][28][24]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[22]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][26]">MAIN[1][29][26]</a></td><td>CELL[0].IMUX_BUFG_O[22]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[22]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[12]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[23]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[23]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][28]">MAIN[1][28][28]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[23]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][29]">MAIN[1][29][29]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[23]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][30]">MAIN[1][28][30]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[23]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][31]">MAIN[1][29][31]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[23]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][21]">MAIN[1][29][21]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[23]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][25]">MAIN[1][29][25]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[23]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][24]">MAIN[1][29][24]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[23]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][26]">MAIN[1][28][26]</a></td><td>CELL[0].IMUX_BUFG_O[23]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[23]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[12]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[24]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[24]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][44]">MAIN[1][27][44]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[24]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][45]">MAIN[1][26][45]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[24]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][46]">MAIN[1][27][46]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[24]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][47]">MAIN[1][26][47]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[24]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][37]">MAIN[1][26][37]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[24]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][41]">MAIN[1][26][41]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[24]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][40]">MAIN[1][26][40]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[24]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][42]">MAIN[1][27][42]</a></td><td>CELL[0].IMUX_BUFG_O[24]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[24]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[13]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[25]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[25]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][44]">MAIN[1][26][44]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[25]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][45]">MAIN[1][27][45]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[25]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][46]">MAIN[1][26][46]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[25]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][47]">MAIN[1][27][47]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[25]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][37]">MAIN[1][27][37]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[25]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][41]">MAIN[1][27][41]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[25]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][40]">MAIN[1][27][40]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[25]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][42]">MAIN[1][26][42]</a></td><td>CELL[0].IMUX_BUFG_O[25]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[25]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[13]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[26]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[26]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][44]">MAIN[1][29][44]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[26]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][45]">MAIN[1][28][45]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[26]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][46]">MAIN[1][29][46]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[26]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][47]">MAIN[1][28][47]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[26]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][37]">MAIN[1][28][37]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[26]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][41]">MAIN[1][28][41]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[26]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][40]">MAIN[1][28][40]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[26]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][42]">MAIN[1][29][42]</a></td><td>CELL[0].IMUX_BUFG_O[26]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[26]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[12]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[14]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[22]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[27]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[27]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][44]">MAIN[1][28][44]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[27]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][45]">MAIN[1][29][45]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[27]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][46]">MAIN[1][28][46]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[27]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][47]">MAIN[1][29][47]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[27]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][37]">MAIN[1][29][37]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[27]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][41]">MAIN[1][29][41]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[27]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][40]">MAIN[1][29][40]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[27]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][42]">MAIN[1][28][42]</a></td><td>CELL[0].IMUX_BUFG_O[27]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[27]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[12]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[14]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[23]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[28]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[28]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][60]">MAIN[1][27][60]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[28]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][61]">MAIN[1][26][61]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[28]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][62]">MAIN[1][27][62]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[28]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][63]">MAIN[1][26][63]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[28]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][53]">MAIN[1][26][53]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[28]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][57]">MAIN[1][26][57]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[28]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][56]">MAIN[1][26][56]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[28]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][58]">MAIN[1][27][58]</a></td><td>CELL[0].IMUX_BUFG_O[28]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[28]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[13]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[15]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[25]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[29]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[29]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][60]">MAIN[1][26][60]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[29]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][61]">MAIN[1][27][61]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[29]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][62]">MAIN[1][26][62]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[29]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][63]">MAIN[1][27][63]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[29]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][53]">MAIN[1][27][53]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[29]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][57]">MAIN[1][27][57]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[29]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][56]">MAIN[1][27][56]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[29]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][58]">MAIN[1][26][58]</a></td><td>CELL[0].IMUX_BUFG_O[29]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[29]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[13]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[15]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[24]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[30]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[30]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][60]">MAIN[1][29][60]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[30]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][61]">MAIN[1][28][61]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[30]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][62]">MAIN[1][29][62]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[30]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][63]">MAIN[1][28][63]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[30]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][53]">MAIN[1][28][53]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[30]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][57]">MAIN[1][28][57]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[30]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][56]">MAIN[1][28][56]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[30]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][58]">MAIN[1][29][58]</a></td><td>CELL[0].IMUX_BUFG_O[30]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[30]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[14]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[38]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N switchbox SPEC_INT muxes IMUX_BUFG_O[31]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[31]-7"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][60]">MAIN[1][28][60]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[31]-6"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][61]">MAIN[1][29][61]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[31]-5"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][62]">MAIN[1][28][62]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[31]-4"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][63]">MAIN[1][29][63]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[31]-3"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][53]">MAIN[1][29][53]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[31]-2"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][57]">MAIN[1][29][57]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[31]-1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][56]">MAIN[1][29][56]</a></td><td id="virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[31]-0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][58]">MAIN[1][28][58]</a></td><td>CELL[0].IMUX_BUFG_O[31]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_I[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[14]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_BUFG_GFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[39]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufgctrl-1"><a class="header" href="#bels-bufgctrl-1">Bels BUFGCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N bel BUFGCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFGCTRL[16]</th><th>BUFGCTRL[17]</th><th>BUFGCTRL[18]</th><th>BUFGCTRL[19]</th><th>BUFGCTRL[20]</th><th>BUFGCTRL[21]</th><th>BUFGCTRL[22]</th><th>BUFGCTRL[23]</th><th>BUFGCTRL[24]</th><th>BUFGCTRL[25]</th><th>BUFGCTRL[26]</th><th>BUFGCTRL[27]</th><th>BUFGCTRL[28]</th><th>BUFGCTRL[29]</th><th>BUFGCTRL[30]</th><th>BUFGCTRL[31]</th></tr>

</thead>

<tbody>
<tr><td>I0</td><td>in</td><td>CELL[0].IMUX_BUFG_O[0]</td><td>CELL[0].IMUX_BUFG_O[2]</td><td>CELL[0].IMUX_BUFG_O[4]</td><td>CELL[0].IMUX_BUFG_O[6]</td><td>CELL[0].IMUX_BUFG_O[8]</td><td>CELL[0].IMUX_BUFG_O[10]</td><td>CELL[0].IMUX_BUFG_O[12]</td><td>CELL[0].IMUX_BUFG_O[14]</td><td>CELL[0].IMUX_BUFG_O[16]</td><td>CELL[0].IMUX_BUFG_O[18]</td><td>CELL[0].IMUX_BUFG_O[20]</td><td>CELL[0].IMUX_BUFG_O[22]</td><td>CELL[0].IMUX_BUFG_O[24]</td><td>CELL[0].IMUX_BUFG_O[26]</td><td>CELL[0].IMUX_BUFG_O[28]</td><td>CELL[0].IMUX_BUFG_O[30]</td></tr>

<tr><td>I1</td><td>in</td><td>CELL[0].IMUX_BUFG_O[1]</td><td>CELL[0].IMUX_BUFG_O[3]</td><td>CELL[0].IMUX_BUFG_O[5]</td><td>CELL[0].IMUX_BUFG_O[7]</td><td>CELL[0].IMUX_BUFG_O[9]</td><td>CELL[0].IMUX_BUFG_O[11]</td><td>CELL[0].IMUX_BUFG_O[13]</td><td>CELL[0].IMUX_BUFG_O[15]</td><td>CELL[0].IMUX_BUFG_O[17]</td><td>CELL[0].IMUX_BUFG_O[19]</td><td>CELL[0].IMUX_BUFG_O[21]</td><td>CELL[0].IMUX_BUFG_O[23]</td><td>CELL[0].IMUX_BUFG_O[25]</td><td>CELL[0].IMUX_BUFG_O[27]</td><td>CELL[0].IMUX_BUFG_O[29]</td><td>CELL[0].IMUX_BUFG_O[31]</td></tr>

<tr><td>S0</td><td>in</td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[16]-inpinv-S0">CELL[0].IMUX_IMUX[40] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][3]">!MAIN[0][26][3]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[17]-inpinv-S0">CELL[0].IMUX_IMUX[33] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][3]">!MAIN[0][28][3]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[18]-inpinv-S0">CELL[0].IMUX_IMUX[27] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][19]">!MAIN[0][26][19]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[19]-inpinv-S0">CELL[0].IMUX_IMUX[20] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][19]">!MAIN[0][28][19]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[20]-inpinv-S0">CELL[0].IMUX_IMUX[30] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][35]">!MAIN[0][26][35]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[21]-inpinv-S0">CELL[0].IMUX_IMUX[31] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][35]">!MAIN[0][28][35]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[22]-inpinv-S0">CELL[1].IMUX_IMUX[25] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][51]">!MAIN[0][26][51]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[23]-inpinv-S0">CELL[1].IMUX_IMUX[18] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][51]">!MAIN[0][28][51]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[24]-inpinv-S0">CELL[1].IMUX_IMUX[12] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][3]">!MAIN[1][26][3]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[25]-inpinv-S0">CELL[1].IMUX_IMUX[13] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][3]">!MAIN[1][28][3]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[26]-inpinv-S0">CELL[1].IMUX_IMUX[23] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][19]">!MAIN[1][26][19]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[27]-inpinv-S0">CELL[2].IMUX_IMUX[2] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][19]">!MAIN[1][28][19]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[28]-inpinv-S0">CELL[2].IMUX_IMUX[13] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][35]">!MAIN[1][26][35]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[29]-inpinv-S0">CELL[2].IMUX_IMUX[18] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][35]">!MAIN[1][28][35]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[30]-inpinv-S0">CELL[2].IMUX_IMUX[29] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][51]">!MAIN[1][26][51]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[31]-inpinv-S0">CELL[2].IMUX_IMUX[34] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][51]">!MAIN[1][28][51]</a></td></tr>

<tr><td>S1</td><td>in</td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[16]-inpinv-S1">CELL[0].IMUX_IMUX[32] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][2]">!MAIN[0][27][2]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[17]-inpinv-S1">CELL[0].IMUX_IMUX[41] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][2]">!MAIN[0][29][2]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[18]-inpinv-S1">CELL[0].IMUX_IMUX[19] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][18]">!MAIN[0][27][18]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[19]-inpinv-S1">CELL[0].IMUX_IMUX[28] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][18]">!MAIN[0][29][18]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[20]-inpinv-S1">CELL[0].IMUX_IMUX[22] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][34]">!MAIN[0][27][34]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[21]-inpinv-S1">CELL[0].IMUX_IMUX[39] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][34]">!MAIN[0][29][34]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[22]-inpinv-S1">CELL[1].IMUX_IMUX[17] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][50]">!MAIN[0][27][50]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[23]-inpinv-S1">CELL[1].IMUX_IMUX[26] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][50]">!MAIN[0][29][50]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[24]-inpinv-S1">CELL[1].IMUX_IMUX[4] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][2]">!MAIN[1][27][2]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[25]-inpinv-S1">CELL[1].IMUX_IMUX[21] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][2]">!MAIN[1][29][2]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[26]-inpinv-S1">CELL[1].IMUX_IMUX[15] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][18]">!MAIN[1][27][18]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[27]-inpinv-S1">CELL[2].IMUX_IMUX[3] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][18]">!MAIN[1][29][18]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[28]-inpinv-S1">CELL[2].IMUX_IMUX[12] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][34]">!MAIN[1][27][34]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[29]-inpinv-S1">CELL[2].IMUX_IMUX[19] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][34]">!MAIN[1][29][34]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[30]-inpinv-S1">CELL[2].IMUX_IMUX[28] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][50]">!MAIN[1][27][50]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[31]-inpinv-S1">CELL[2].IMUX_IMUX[35] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][50]">!MAIN[1][29][50]</a></td></tr>

<tr><td>CE0</td><td>in</td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[16]-inpinv-CE0">CELL[0].IMUX_IMUX[24] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][0]">!MAIN[0][26][0]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[17]-inpinv-CE0">CELL[0].IMUX_IMUX[2] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][0]">!MAIN[0][28][0]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[18]-inpinv-CE0">CELL[0].IMUX_IMUX[11] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][16]">!MAIN[0][26][16]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[19]-inpinv-CE0">CELL[0].IMUX_IMUX[36] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][16]">!MAIN[0][28][16]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[20]-inpinv-CE0">CELL[0].IMUX_IMUX[14] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][32]">!MAIN[0][26][32]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[21]-inpinv-CE0">CELL[1].IMUX_IMUX[0] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][32]">!MAIN[0][28][32]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[22]-inpinv-CE0">CELL[1].IMUX_IMUX[9] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][48]">!MAIN[0][26][48]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[23]-inpinv-CE0">CELL[1].IMUX_IMUX[34] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][48]">!MAIN[0][28][48]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[24]-inpinv-CE0">CELL[1].IMUX_IMUX[43] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][0]">!MAIN[1][26][0]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[25]-inpinv-CE0">CELL[1].IMUX_IMUX[29] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][0]">!MAIN[1][28][0]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[26]-inpinv-CE0">CELL[1].IMUX_IMUX[7] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][16]">!MAIN[1][26][16]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[27]-inpinv-CE0">CELL[2].IMUX_IMUX[4] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][16]">!MAIN[1][28][16]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[28]-inpinv-CE0">CELL[2].IMUX_IMUX[11] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][32]">!MAIN[1][26][32]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[29]-inpinv-CE0">CELL[2].IMUX_IMUX[20] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][32]">!MAIN[1][28][32]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[30]-inpinv-CE0">CELL[2].IMUX_IMUX[27] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][48]">!MAIN[1][26][48]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[31]-inpinv-CE0">CELL[2].IMUX_IMUX[36] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][48]">!MAIN[1][28][48]</a></td></tr>

<tr><td>CE1</td><td>in</td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[16]-inpinv-CE1">CELL[0].IMUX_IMUX[16] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][1]">!MAIN[0][27][1]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[17]-inpinv-CE1">CELL[0].IMUX_IMUX[10] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][1]">!MAIN[0][29][1]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[18]-inpinv-CE1">CELL[0].IMUX_IMUX[3] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][17]">!MAIN[0][27][17]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[19]-inpinv-CE1">CELL[0].IMUX_IMUX[5] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][17]">!MAIN[0][29][17]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[20]-inpinv-CE1">CELL[0].IMUX_IMUX[6] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][33]">!MAIN[0][27][33]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[21]-inpinv-CE1">CELL[1].IMUX_IMUX[8] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][33]">!MAIN[0][29][33]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[22]-inpinv-CE1">CELL[1].IMUX_IMUX[1] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][49]">!MAIN[0][27][49]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[23]-inpinv-CE1">CELL[1].IMUX_IMUX[42] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][49]">!MAIN[0][29][49]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[24]-inpinv-CE1">CELL[1].IMUX_IMUX[35] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][1]">!MAIN[1][27][1]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[25]-inpinv-CE1">CELL[1].IMUX_IMUX[37] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][1]">!MAIN[1][29][1]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[26]-inpinv-CE1">CELL[1].IMUX_IMUX[38] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][17]">!MAIN[1][27][17]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[27]-inpinv-CE1">CELL[2].IMUX_IMUX[5] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][17]">!MAIN[1][29][17]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[28]-inpinv-CE1">CELL[2].IMUX_IMUX[10] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][33]">!MAIN[1][27][33]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[29]-inpinv-CE1">CELL[2].IMUX_IMUX[21] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][33]">!MAIN[1][29][33]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[30]-inpinv-CE1">CELL[2].IMUX_IMUX[26] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][49]">!MAIN[1][27][49]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[31]-inpinv-CE1">CELL[2].IMUX_IMUX[37] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][49]">!MAIN[1][29][49]</a></td></tr>

<tr><td>IGNORE0</td><td>in</td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[16]-inpinv-IGNORE0">CELL[0].IMUX_IMUX[9] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][2]">!MAIN[0][26][2]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[17]-inpinv-IGNORE0">CELL[0].IMUX_IMUX[17] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][2]">!MAIN[0][28][2]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[18]-inpinv-IGNORE0">CELL[0].IMUX_IMUX[43] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][18]">!MAIN[0][26][18]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[19]-inpinv-IGNORE0">CELL[0].IMUX_IMUX[4] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][18]">!MAIN[0][28][18]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[20]-inpinv-IGNORE0">CELL[0].IMUX_IMUX[7] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][34]">!MAIN[0][26][34]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[21]-inpinv-IGNORE0">CELL[0].IMUX_IMUX[15] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][34]">!MAIN[0][28][34]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[22]-inpinv-IGNORE0">CELL[1].IMUX_IMUX[41] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][50]">!MAIN[0][26][50]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[23]-inpinv-IGNORE0">CELL[1].IMUX_IMUX[2] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][50]">!MAIN[0][28][50]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[24]-inpinv-IGNORE0">CELL[1].IMUX_IMUX[28] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][2]">!MAIN[1][26][2]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[25]-inpinv-IGNORE0">CELL[1].IMUX_IMUX[36] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][2]">!MAIN[1][28][2]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[26]-inpinv-IGNORE0">CELL[1].IMUX_IMUX[39] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][18]">!MAIN[1][26][18]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[27]-inpinv-IGNORE0">CELL[2].IMUX_IMUX[0] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][18]">!MAIN[1][28][18]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[28]-inpinv-IGNORE0">CELL[2].IMUX_IMUX[15] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][34]">!MAIN[1][26][34]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[29]-inpinv-IGNORE0">CELL[2].IMUX_IMUX[16] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][34]">!MAIN[1][28][34]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[30]-inpinv-IGNORE0">CELL[2].IMUX_IMUX[31] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][50]">!MAIN[1][26][50]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[31]-inpinv-IGNORE0">CELL[2].IMUX_IMUX[32] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][50]">!MAIN[1][28][50]</a></td></tr>

<tr><td>IGNORE1</td><td>in</td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[16]-inpinv-IGNORE1">CELL[0].IMUX_IMUX[1] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][1]">!MAIN[0][26][1]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[17]-inpinv-IGNORE1">CELL[0].IMUX_IMUX[25] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][1]">!MAIN[0][28][1]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[18]-inpinv-IGNORE1">CELL[0].IMUX_IMUX[35] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][17]">!MAIN[0][26][17]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[19]-inpinv-IGNORE1">CELL[0].IMUX_IMUX[12] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][17]">!MAIN[0][28][17]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[20]-inpinv-IGNORE1">CELL[0].IMUX_IMUX[38] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][33]">!MAIN[0][26][33]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[21]-inpinv-IGNORE1">CELL[0].IMUX_IMUX[23] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][33]">!MAIN[0][28][33]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[22]-inpinv-IGNORE1">CELL[1].IMUX_IMUX[33] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][49]">!MAIN[0][26][49]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[23]-inpinv-IGNORE1">CELL[1].IMUX_IMUX[10] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][49]">!MAIN[0][28][49]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[24]-inpinv-IGNORE1">CELL[1].IMUX_IMUX[20] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][1]">!MAIN[1][26][1]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[25]-inpinv-IGNORE1">CELL[1].IMUX_IMUX[5] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][1]">!MAIN[1][28][1]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[26]-inpinv-IGNORE1">CELL[1].IMUX_IMUX[31] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][17]">!MAIN[1][26][17]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[27]-inpinv-IGNORE1">CELL[2].IMUX_IMUX[1] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][17]">!MAIN[1][28][17]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[28]-inpinv-IGNORE1">CELL[2].IMUX_IMUX[14] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][33]">!MAIN[1][26][33]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[29]-inpinv-IGNORE1">CELL[2].IMUX_IMUX[17] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][33]">!MAIN[1][28][33]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[30]-inpinv-IGNORE1">CELL[2].IMUX_IMUX[30] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][49]">!MAIN[1][26][49]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[31]-inpinv-IGNORE1">CELL[2].IMUX_IMUX[33] invert by <a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][49]">!MAIN[1][28][49]</a></td></tr>

<tr><td>O</td><td>out</td><td>CELL[0].OUT_BUFG[0]</td><td>CELL[0].OUT_BUFG[1]</td><td>CELL[0].OUT_BUFG[2]</td><td>CELL[0].OUT_BUFG[3]</td><td>CELL[0].OUT_BUFG[4]</td><td>CELL[0].OUT_BUFG[5]</td><td>CELL[0].OUT_BUFG[6]</td><td>CELL[0].OUT_BUFG[7]</td><td>CELL[0].OUT_BUFG[8]</td><td>CELL[0].OUT_BUFG[9]</td><td>CELL[0].OUT_BUFG[10]</td><td>CELL[0].OUT_BUFG[11]</td><td>CELL[0].OUT_BUFG[12]</td><td>CELL[0].OUT_BUFG[13]</td><td>CELL[0].OUT_BUFG[14]</td><td>CELL[0].OUT_BUFG[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N bel BUFGCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFGCTRL[16]</th><th>BUFGCTRL[17]</th><th>BUFGCTRL[18]</th><th>BUFGCTRL[19]</th><th>BUFGCTRL[20]</th><th>BUFGCTRL[21]</th><th>BUFGCTRL[22]</th><th>BUFGCTRL[23]</th><th>BUFGCTRL[24]</th><th>BUFGCTRL[25]</th><th>BUFGCTRL[26]</th><th>BUFGCTRL[27]</th><th>BUFGCTRL[28]</th><th>BUFGCTRL[29]</th><th>BUFGCTRL[30]</th><th>BUFGCTRL[31]</th></tr>

</thead>

<tbody>
<tr><td>CREATE_EDGE</td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[16]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][4]">MAIN[0][27][4]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[17]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][4]">MAIN[0][29][4]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[18]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][20]">MAIN[0][27][20]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[19]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][20]">MAIN[0][29][20]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[20]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][36]">MAIN[0][27][36]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[21]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][36]">MAIN[0][29][36]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[22]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][52]">MAIN[0][27][52]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[23]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][52]">MAIN[0][29][52]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[24]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][4]">MAIN[1][27][4]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[25]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][4]">MAIN[1][29][4]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[26]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][20]">MAIN[1][27][20]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[27]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][20]">MAIN[1][29][20]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[28]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][36]">MAIN[1][27][36]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[29]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][36]">MAIN[1][29][36]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[30]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][52]">MAIN[1][27][52]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[31]-CREATE_EDGE"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][52]">MAIN[1][29][52]</a></td></tr>

<tr><td>INIT_OUT bit 0</td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[16]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][0]">MAIN[0][27][0]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[17]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][0]">MAIN[0][29][0]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[18]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][16]">MAIN[0][27][16]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[19]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][16]">MAIN[0][29][16]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[20]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][32]">MAIN[0][27][32]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[21]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][32]">MAIN[0][29][32]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[22]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][48]">MAIN[0][27][48]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[23]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][48]">MAIN[0][29][48]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[24]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][0]">MAIN[1][27][0]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[25]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][0]">MAIN[1][29][0]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[26]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][16]">MAIN[1][27][16]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[27]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][16]">MAIN[1][29][16]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[28]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][32]">MAIN[1][27][32]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[29]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][32]">MAIN[1][29][32]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[30]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][48]">MAIN[1][27][48]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[31]-INIT_OUT[0]"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][48]">MAIN[1][29][48]</a></td></tr>

<tr><td>PRESELECT_I0</td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[16]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][11]">!MAIN[0][27][11]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[17]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][11]">!MAIN[0][29][11]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[18]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][27]">!MAIN[0][27][27]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[19]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][27]">!MAIN[0][29][27]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[20]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][43]">!MAIN[0][27][43]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[21]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][43]">!MAIN[0][29][43]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[22]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][27][59]">!MAIN[0][27][59]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[23]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][29][59]">!MAIN[0][29][59]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[24]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][11]">!MAIN[1][27][11]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[25]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][11]">!MAIN[1][29][11]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[26]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][27]">!MAIN[1][27][27]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[27]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][27]">!MAIN[1][29][27]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[28]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][43]">!MAIN[1][27][43]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[29]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][43]">!MAIN[1][29][43]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[30]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][27][59]">!MAIN[1][27][59]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[31]-PRESELECT_I0"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][29][59]">!MAIN[1][29][59]</a></td></tr>

<tr><td>PRESELECT_I1</td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[16]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][11]">MAIN[0][26][11]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[17]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][11]">MAIN[0][28][11]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[18]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][27]">MAIN[0][26][27]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[19]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][27]">MAIN[0][28][27]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[20]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][43]">MAIN[0][26][43]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[21]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][43]">MAIN[0][28][43]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[22]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][26][59]">MAIN[0][26][59]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[23]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[0][28][59]">MAIN[0][28][59]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[24]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][11]">MAIN[1][26][11]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[25]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][11]">MAIN[1][28][11]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[26]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][27]">MAIN[1][26][27]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[27]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][27]">MAIN[1][28][27]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[28]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][43]">MAIN[1][26][43]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[29]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][43]">MAIN[1][28][43]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[30]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][26][59]">MAIN[1][26][59]</a></td><td id="virtex6-CLK_BUFG_N-BUFGCTRL[31]-PRESELECT_I1"><a href="#virtex6-CLK_BUFG_N-bit-MAIN[1][28][59]">MAIN[1][28][59]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_IMUX[1]</td><td>BUFGCTRL[16].IGNORE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[2]</td><td>BUFGCTRL[17].CE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[3]</td><td>BUFGCTRL[18].CE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[4]</td><td>BUFGCTRL[19].IGNORE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[5]</td><td>BUFGCTRL[19].CE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[6]</td><td>BUFGCTRL[20].CE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[7]</td><td>BUFGCTRL[20].IGNORE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[9]</td><td>BUFGCTRL[16].IGNORE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[10]</td><td>BUFGCTRL[17].CE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[11]</td><td>BUFGCTRL[18].CE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[12]</td><td>BUFGCTRL[19].IGNORE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[14]</td><td>BUFGCTRL[20].CE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[15]</td><td>BUFGCTRL[21].IGNORE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[16]</td><td>BUFGCTRL[16].CE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[17]</td><td>BUFGCTRL[17].IGNORE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[19]</td><td>BUFGCTRL[18].S1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[20]</td><td>BUFGCTRL[19].S0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[22]</td><td>BUFGCTRL[20].S1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[23]</td><td>BUFGCTRL[21].IGNORE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[24]</td><td>BUFGCTRL[16].CE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[25]</td><td>BUFGCTRL[17].IGNORE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[27]</td><td>BUFGCTRL[18].S0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[28]</td><td>BUFGCTRL[19].S1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[30]</td><td>BUFGCTRL[20].S0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[31]</td><td>BUFGCTRL[21].S0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[32]</td><td>BUFGCTRL[16].S1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[33]</td><td>BUFGCTRL[17].S0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[35]</td><td>BUFGCTRL[18].IGNORE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[36]</td><td>BUFGCTRL[19].CE0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[38]</td><td>BUFGCTRL[20].IGNORE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[39]</td><td>BUFGCTRL[21].S1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[40]</td><td>BUFGCTRL[16].S0</td></tr>

<tr><td>CELL[0].IMUX_IMUX[41]</td><td>BUFGCTRL[17].S1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[43]</td><td>BUFGCTRL[18].IGNORE0</td></tr>

<tr><td>CELL[0].OUT_BUFG[0]</td><td>BUFGCTRL[16].O</td></tr>

<tr><td>CELL[0].OUT_BUFG[1]</td><td>BUFGCTRL[17].O</td></tr>

<tr><td>CELL[0].OUT_BUFG[2]</td><td>BUFGCTRL[18].O</td></tr>

<tr><td>CELL[0].OUT_BUFG[3]</td><td>BUFGCTRL[19].O</td></tr>

<tr><td>CELL[0].OUT_BUFG[4]</td><td>BUFGCTRL[20].O</td></tr>

<tr><td>CELL[0].OUT_BUFG[5]</td><td>BUFGCTRL[21].O</td></tr>

<tr><td>CELL[0].OUT_BUFG[6]</td><td>BUFGCTRL[22].O</td></tr>

<tr><td>CELL[0].OUT_BUFG[7]</td><td>BUFGCTRL[23].O</td></tr>

<tr><td>CELL[0].OUT_BUFG[8]</td><td>BUFGCTRL[24].O</td></tr>

<tr><td>CELL[0].OUT_BUFG[9]</td><td>BUFGCTRL[25].O</td></tr>

<tr><td>CELL[0].OUT_BUFG[10]</td><td>BUFGCTRL[26].O</td></tr>

<tr><td>CELL[0].OUT_BUFG[11]</td><td>BUFGCTRL[27].O</td></tr>

<tr><td>CELL[0].OUT_BUFG[12]</td><td>BUFGCTRL[28].O</td></tr>

<tr><td>CELL[0].OUT_BUFG[13]</td><td>BUFGCTRL[29].O</td></tr>

<tr><td>CELL[0].OUT_BUFG[14]</td><td>BUFGCTRL[30].O</td></tr>

<tr><td>CELL[0].OUT_BUFG[15]</td><td>BUFGCTRL[31].O</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[0]</td><td>BUFGCTRL[16].I0</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[1]</td><td>BUFGCTRL[16].I1</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[2]</td><td>BUFGCTRL[17].I0</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[3]</td><td>BUFGCTRL[17].I1</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[4]</td><td>BUFGCTRL[18].I0</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[5]</td><td>BUFGCTRL[18].I1</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[6]</td><td>BUFGCTRL[19].I0</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[7]</td><td>BUFGCTRL[19].I1</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[8]</td><td>BUFGCTRL[20].I0</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[9]</td><td>BUFGCTRL[20].I1</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[10]</td><td>BUFGCTRL[21].I0</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[11]</td><td>BUFGCTRL[21].I1</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[12]</td><td>BUFGCTRL[22].I0</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[13]</td><td>BUFGCTRL[22].I1</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[14]</td><td>BUFGCTRL[23].I0</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[15]</td><td>BUFGCTRL[23].I1</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[16]</td><td>BUFGCTRL[24].I0</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[17]</td><td>BUFGCTRL[24].I1</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[18]</td><td>BUFGCTRL[25].I0</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[19]</td><td>BUFGCTRL[25].I1</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[20]</td><td>BUFGCTRL[26].I0</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[21]</td><td>BUFGCTRL[26].I1</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[22]</td><td>BUFGCTRL[27].I0</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[23]</td><td>BUFGCTRL[27].I1</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[24]</td><td>BUFGCTRL[28].I0</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[25]</td><td>BUFGCTRL[28].I1</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[26]</td><td>BUFGCTRL[29].I0</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[27]</td><td>BUFGCTRL[29].I1</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[28]</td><td>BUFGCTRL[30].I0</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[29]</td><td>BUFGCTRL[30].I1</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[30]</td><td>BUFGCTRL[31].I0</td></tr>

<tr><td>CELL[0].IMUX_BUFG_O[31]</td><td>BUFGCTRL[31].I1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[0]</td><td>BUFGCTRL[21].CE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[1]</td><td>BUFGCTRL[22].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[2]</td><td>BUFGCTRL[23].IGNORE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[4]</td><td>BUFGCTRL[24].S1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[5]</td><td>BUFGCTRL[25].IGNORE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[7]</td><td>BUFGCTRL[26].CE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[8]</td><td>BUFGCTRL[21].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[9]</td><td>BUFGCTRL[22].CE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[10]</td><td>BUFGCTRL[23].IGNORE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[12]</td><td>BUFGCTRL[24].S0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[13]</td><td>BUFGCTRL[25].S0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[15]</td><td>BUFGCTRL[26].S1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[17]</td><td>BUFGCTRL[22].S1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[18]</td><td>BUFGCTRL[23].S0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[20]</td><td>BUFGCTRL[24].IGNORE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[21]</td><td>BUFGCTRL[25].S1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[23]</td><td>BUFGCTRL[26].S0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[25]</td><td>BUFGCTRL[22].S0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[26]</td><td>BUFGCTRL[23].S1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[28]</td><td>BUFGCTRL[24].IGNORE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[29]</td><td>BUFGCTRL[25].CE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[31]</td><td>BUFGCTRL[26].IGNORE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[33]</td><td>BUFGCTRL[22].IGNORE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[34]</td><td>BUFGCTRL[23].CE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[35]</td><td>BUFGCTRL[24].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[36]</td><td>BUFGCTRL[25].IGNORE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[37]</td><td>BUFGCTRL[25].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[38]</td><td>BUFGCTRL[26].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[39]</td><td>BUFGCTRL[26].IGNORE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[41]</td><td>BUFGCTRL[22].IGNORE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[42]</td><td>BUFGCTRL[23].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[43]</td><td>BUFGCTRL[24].CE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[0]</td><td>BUFGCTRL[27].IGNORE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[1]</td><td>BUFGCTRL[27].IGNORE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[2]</td><td>BUFGCTRL[27].S0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[3]</td><td>BUFGCTRL[27].S1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[4]</td><td>BUFGCTRL[27].CE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[5]</td><td>BUFGCTRL[27].CE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[10]</td><td>BUFGCTRL[28].CE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[11]</td><td>BUFGCTRL[28].CE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[12]</td><td>BUFGCTRL[28].S1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[13]</td><td>BUFGCTRL[28].S0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[14]</td><td>BUFGCTRL[28].IGNORE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[15]</td><td>BUFGCTRL[28].IGNORE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[16]</td><td>BUFGCTRL[29].IGNORE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[17]</td><td>BUFGCTRL[29].IGNORE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[18]</td><td>BUFGCTRL[29].S0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[19]</td><td>BUFGCTRL[29].S1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[20]</td><td>BUFGCTRL[29].CE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[21]</td><td>BUFGCTRL[29].CE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[26]</td><td>BUFGCTRL[30].CE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[27]</td><td>BUFGCTRL[30].CE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[28]</td><td>BUFGCTRL[30].S1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[29]</td><td>BUFGCTRL[30].S0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[30]</td><td>BUFGCTRL[30].IGNORE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[31]</td><td>BUFGCTRL[30].IGNORE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[32]</td><td>BUFGCTRL[31].IGNORE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[33]</td><td>BUFGCTRL[31].IGNORE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[34]</td><td>BUFGCTRL[31].S0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[35]</td><td>BUFGCTRL[31].S1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[36]</td><td>BUFGCTRL[31].CE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[37]</td><td>BUFGCTRL[31].CE1</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="38">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][63]" title="MAIN[0][26][63]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[12]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[12] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][63]" title="MAIN[0][27][63]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[13]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[13] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][63]" title="MAIN[0][28][63]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[14]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[14] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][63]" title="MAIN[0][29][63]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[15]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[15] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][62]" title="MAIN[0][26][62]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[13]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[13] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][62]" title="MAIN[0][27][62]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[12]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[12] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][62]" title="MAIN[0][28][62]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[15]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[15] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][62]" title="MAIN[0][29][62]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[14]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[14] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][61]" title="MAIN[0][26][61]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[12]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[12] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][61]" title="MAIN[0][27][61]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[13]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[13] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][61]" title="MAIN[0][28][61]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[14]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[14] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][61]" title="MAIN[0][29][61]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[15]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[15] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][60]" title="MAIN[0][26][60]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[13]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[13] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][60]" title="MAIN[0][27][60]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[12]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[12] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][60]" title="MAIN[0][28][60]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[15]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[15] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][60]" title="MAIN[0][29][60]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[14]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[14] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][59]" title="MAIN[0][26][59]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[22]-PRESELECT_I1">BUFGCTRL[22]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][59]" title="MAIN[0][27][59]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[22]-PRESELECT_I0">BUFGCTRL[22]: ! PRESELECT_I0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][59]" title="MAIN[0][28][59]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[23]-PRESELECT_I1">BUFGCTRL[23]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][59]" title="MAIN[0][29][59]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[23]-PRESELECT_I0">BUFGCTRL[23]: ! PRESELECT_I0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][58]" title="MAIN[0][26][58]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[13]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[13] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][58]" title="MAIN[0][27][58]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[12]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[12] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][58]" title="MAIN[0][28][58]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[15]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[15] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][58]" title="MAIN[0][29][58]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[14]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[14] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][57]" title="MAIN[0][26][57]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[12]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[12] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][57]" title="MAIN[0][27][57]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[13]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[13] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][57]" title="MAIN[0][28][57]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[14]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[14] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][57]" title="MAIN[0][29][57]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[15]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[15] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][56]" title="MAIN[0][26][56]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[12]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[12] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][56]" title="MAIN[0][27][56]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[13]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[13] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][56]" title="MAIN[0][28][56]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[14]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[14] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][56]" title="MAIN[0][29][56]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[15]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[15] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][54]" title="MAIN[0][26][54]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[15]-CELL[0].IMUX_BUFG_O[13]">SPEC_INT: buffer CELL[0].OUT_BEL[15] ← CELL[0].IMUX_BUFG_O[13]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][54]" title="MAIN[0][27][54]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[3]-CELL[0].IMUX_BUFG_O[12]">SPEC_INT: buffer CELL[0].OUT_BEL[3] ← CELL[0].IMUX_BUFG_O[12]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][54]" title="MAIN[0][28][54]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[7]-CELL[0].IMUX_BUFG_O[15]">SPEC_INT: buffer CELL[0].OUT_BEL[7] ← CELL[0].IMUX_BUFG_O[15]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][54]" title="MAIN[0][29][54]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[11]-CELL[0].IMUX_BUFG_O[14]">SPEC_INT: buffer CELL[0].OUT_BEL[11] ← CELL[0].IMUX_BUFG_O[14]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][53]" title="MAIN[0][26][53]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[12]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[12] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][53]" title="MAIN[0][27][53]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[13]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[13] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][53]" title="MAIN[0][28][53]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[14]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[14] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][53]" title="MAIN[0][29][53]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[15]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[15] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][52]" title="MAIN[0][27][52]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[22]-CREATE_EDGE">BUFGCTRL[22]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][52]" title="MAIN[0][29][52]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[23]-CREATE_EDGE">BUFGCTRL[23]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][51]" title="MAIN[0][26][51]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[22]-inpinv-S0">BUFGCTRL[22]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][51]" title="MAIN[0][27][51]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[6]-CELL[0].OUT_BUFG[6]">SPEC_INT: buffer CELL[0].OUT_BUFG_GFB[6] ← CELL[0].OUT_BUFG[6]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][51]" title="MAIN[0][28][51]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[23]-inpinv-S0">BUFGCTRL[23]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][51]" title="MAIN[0][29][51]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[7]-CELL[0].OUT_BUFG[7]">SPEC_INT: buffer CELL[0].OUT_BUFG_GFB[7] ← CELL[0].OUT_BUFG[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][50]" title="MAIN[0][26][50]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[22]-inpinv-IGNORE0">BUFGCTRL[22]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][50]" title="MAIN[0][27][50]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[22]-inpinv-S1">BUFGCTRL[22]: !invert S1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][50]" title="MAIN[0][28][50]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[23]-inpinv-IGNORE0">BUFGCTRL[23]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][50]" title="MAIN[0][29][50]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[23]-inpinv-S1">BUFGCTRL[23]: !invert S1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][49]" title="MAIN[0][26][49]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[22]-inpinv-IGNORE1">BUFGCTRL[22]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][49]" title="MAIN[0][27][49]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[22]-inpinv-CE1">BUFGCTRL[22]: !invert CE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][49]" title="MAIN[0][28][49]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[23]-inpinv-IGNORE1">BUFGCTRL[23]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][49]" title="MAIN[0][29][49]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[23]-inpinv-CE1">BUFGCTRL[23]: !invert CE1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][48]" title="MAIN[0][26][48]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[22]-inpinv-CE0">BUFGCTRL[22]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][48]" title="MAIN[0][27][48]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[22]-INIT_OUT[0]">BUFGCTRL[22]:  INIT_OUT bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][48]" title="MAIN[0][28][48]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[23]-inpinv-CE0">BUFGCTRL[23]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][48]" title="MAIN[0][29][48]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[23]-INIT_OUT[0]">BUFGCTRL[23]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][47]" title="MAIN[0][26][47]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[8]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[8] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][47]" title="MAIN[0][27][47]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[9]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[9] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][47]" title="MAIN[0][28][47]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[10]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[10] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][47]" title="MAIN[0][29][47]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[11]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[11] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][46]" title="MAIN[0][26][46]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[9]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[9] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][46]" title="MAIN[0][27][46]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[8]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[8] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][46]" title="MAIN[0][28][46]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[11]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[11] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][46]" title="MAIN[0][29][46]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[10]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[10] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][45]" title="MAIN[0][26][45]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[8]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[8] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][45]" title="MAIN[0][27][45]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[9]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[9] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][45]" title="MAIN[0][28][45]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[10]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[10] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][45]" title="MAIN[0][29][45]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[11]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[11] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][44]" title="MAIN[0][26][44]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[9]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[9] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][44]" title="MAIN[0][27][44]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[8]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[8] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][44]" title="MAIN[0][28][44]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[11]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[11] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][44]" title="MAIN[0][29][44]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[10]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[10] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][43]" title="MAIN[0][26][43]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[20]-PRESELECT_I1">BUFGCTRL[20]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][43]" title="MAIN[0][27][43]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[20]-PRESELECT_I0">BUFGCTRL[20]: ! PRESELECT_I0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][43]" title="MAIN[0][28][43]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[21]-PRESELECT_I1">BUFGCTRL[21]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][43]" title="MAIN[0][29][43]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[21]-PRESELECT_I0">BUFGCTRL[21]: ! PRESELECT_I0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][42]" title="MAIN[0][26][42]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[9]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[9] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][42]" title="MAIN[0][27][42]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[8]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[8] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][42]" title="MAIN[0][28][42]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[11]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[11] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][42]" title="MAIN[0][29][42]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[10]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[10] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][41]" title="MAIN[0][26][41]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[8]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[8] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][41]" title="MAIN[0][27][41]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[9]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[9] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][41]" title="MAIN[0][28][41]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[10]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[10] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][41]" title="MAIN[0][29][41]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[11]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[11] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][40]" title="MAIN[0][26][40]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[8]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[8] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][40]" title="MAIN[0][27][40]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[9]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[9] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][40]" title="MAIN[0][28][40]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[10]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[10] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][40]" title="MAIN[0][29][40]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[11]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[11] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][38]" title="MAIN[0][26][38]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[10]-CELL[0].IMUX_BUFG_O[9]">SPEC_INT: buffer CELL[0].OUT_BEL[10] ← CELL[0].IMUX_BUFG_O[9]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][38]" title="MAIN[0][27][38]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[6]-CELL[0].IMUX_BUFG_O[8]">SPEC_INT: buffer CELL[0].OUT_BEL[6] ← CELL[0].IMUX_BUFG_O[8]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][38]" title="MAIN[0][28][38]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[2]-CELL[0].IMUX_BUFG_O[11]">SPEC_INT: buffer CELL[0].OUT_BEL[2] ← CELL[0].IMUX_BUFG_O[11]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][38]" title="MAIN[0][29][38]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[14]-CELL[0].IMUX_BUFG_O[10]">SPEC_INT: buffer CELL[0].OUT_BEL[14] ← CELL[0].IMUX_BUFG_O[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][37]" title="MAIN[0][26][37]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[8]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[8] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][37]" title="MAIN[0][27][37]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[9]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[9] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][37]" title="MAIN[0][28][37]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[10]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[10] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][37]" title="MAIN[0][29][37]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[11]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[11] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][36]" title="MAIN[0][27][36]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[20]-CREATE_EDGE">BUFGCTRL[20]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][36]" title="MAIN[0][29][36]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[21]-CREATE_EDGE">BUFGCTRL[21]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][35]" title="MAIN[0][26][35]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[20]-inpinv-S0">BUFGCTRL[20]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][35]" title="MAIN[0][27][35]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[4]-CELL[0].OUT_BUFG[4]">SPEC_INT: buffer CELL[0].OUT_BUFG_GFB[4] ← CELL[0].OUT_BUFG[4]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][35]" title="MAIN[0][28][35]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[21]-inpinv-S0">BUFGCTRL[21]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][35]" title="MAIN[0][29][35]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[5]-CELL[0].OUT_BUFG[5]">SPEC_INT: buffer CELL[0].OUT_BUFG_GFB[5] ← CELL[0].OUT_BUFG[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][34]" title="MAIN[0][26][34]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[20]-inpinv-IGNORE0">BUFGCTRL[20]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][34]" title="MAIN[0][27][34]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[20]-inpinv-S1">BUFGCTRL[20]: !invert S1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][34]" title="MAIN[0][28][34]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[21]-inpinv-IGNORE0">BUFGCTRL[21]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][34]" title="MAIN[0][29][34]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[21]-inpinv-S1">BUFGCTRL[21]: !invert S1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][33]" title="MAIN[0][26][33]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[20]-inpinv-IGNORE1">BUFGCTRL[20]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][33]" title="MAIN[0][27][33]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[20]-inpinv-CE1">BUFGCTRL[20]: !invert CE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][33]" title="MAIN[0][28][33]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[21]-inpinv-IGNORE1">BUFGCTRL[21]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][33]" title="MAIN[0][29][33]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[21]-inpinv-CE1">BUFGCTRL[21]: !invert CE1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][32]" title="MAIN[0][26][32]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[20]-inpinv-CE0">BUFGCTRL[20]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][32]" title="MAIN[0][27][32]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[20]-INIT_OUT[0]">BUFGCTRL[20]:  INIT_OUT bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][32]" title="MAIN[0][28][32]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[21]-inpinv-CE0">BUFGCTRL[21]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][32]" title="MAIN[0][29][32]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[21]-INIT_OUT[0]">BUFGCTRL[21]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][31]" title="MAIN[0][26][31]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[4]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[4] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][31]" title="MAIN[0][27][31]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[5]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[5] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][31]" title="MAIN[0][28][31]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[6]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[6] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][31]" title="MAIN[0][29][31]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[7]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[7] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][30]" title="MAIN[0][26][30]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[5]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[5] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][30]" title="MAIN[0][27][30]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[4]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[4] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][30]" title="MAIN[0][28][30]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[7]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[7] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][30]" title="MAIN[0][29][30]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[6]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[6] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][29]" title="MAIN[0][26][29]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[4]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[4] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][29]" title="MAIN[0][27][29]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[5]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[5] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][29]" title="MAIN[0][28][29]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[6]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[6] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][29]" title="MAIN[0][29][29]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[7]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[7] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][28]" title="MAIN[0][26][28]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[5]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[5] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][28]" title="MAIN[0][27][28]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[4]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[4] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][28]" title="MAIN[0][28][28]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[7]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[7] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][28]" title="MAIN[0][29][28]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[6]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[6] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][27]" title="MAIN[0][26][27]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[18]-PRESELECT_I1">BUFGCTRL[18]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][27]" title="MAIN[0][27][27]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[18]-PRESELECT_I0">BUFGCTRL[18]: ! PRESELECT_I0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][27]" title="MAIN[0][28][27]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[19]-PRESELECT_I1">BUFGCTRL[19]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][27]" title="MAIN[0][29][27]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[19]-PRESELECT_I0">BUFGCTRL[19]: ! PRESELECT_I0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][26]" title="MAIN[0][26][26]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[5]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[5] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][26]" title="MAIN[0][27][26]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[4]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[4] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][26]" title="MAIN[0][28][26]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[7]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[7] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][26]" title="MAIN[0][29][26]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[6]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[6] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][25]" title="MAIN[0][26][25]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[4]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[4] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][25]" title="MAIN[0][27][25]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[5]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[5] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][25]" title="MAIN[0][28][25]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[6]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[6] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][25]" title="MAIN[0][29][25]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[7]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[7] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][24]" title="MAIN[0][26][24]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[4]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[4] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][24]" title="MAIN[0][27][24]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[5]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[5] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][24]" title="MAIN[0][28][24]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[6]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[6] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][24]" title="MAIN[0][29][24]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[7]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[7] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][22]" title="MAIN[0][26][22]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[13]-CELL[0].IMUX_BUFG_O[5]">SPEC_INT: buffer CELL[0].OUT_BEL[13] ← CELL[0].IMUX_BUFG_O[5]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][22]" title="MAIN[0][27][22]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[1]-CELL[0].IMUX_BUFG_O[4]">SPEC_INT: buffer CELL[0].OUT_BEL[1] ← CELL[0].IMUX_BUFG_O[4]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][22]" title="MAIN[0][28][22]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[5]-CELL[0].IMUX_BUFG_O[7]">SPEC_INT: buffer CELL[0].OUT_BEL[5] ← CELL[0].IMUX_BUFG_O[7]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][22]" title="MAIN[0][29][22]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[9]-CELL[0].IMUX_BUFG_O[6]">SPEC_INT: buffer CELL[0].OUT_BEL[9] ← CELL[0].IMUX_BUFG_O[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][21]" title="MAIN[0][26][21]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[4]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[4] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][21]" title="MAIN[0][27][21]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[5]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[5] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][21]" title="MAIN[0][28][21]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[6]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[6] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][21]" title="MAIN[0][29][21]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[7]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[7] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][20]" title="MAIN[0][27][20]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[18]-CREATE_EDGE">BUFGCTRL[18]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][20]" title="MAIN[0][29][20]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[19]-CREATE_EDGE">BUFGCTRL[19]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][19]" title="MAIN[0][26][19]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[18]-inpinv-S0">BUFGCTRL[18]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][19]" title="MAIN[0][27][19]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[2]-CELL[0].OUT_BUFG[2]">SPEC_INT: buffer CELL[0].OUT_BUFG_GFB[2] ← CELL[0].OUT_BUFG[2]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][19]" title="MAIN[0][28][19]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[19]-inpinv-S0">BUFGCTRL[19]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][19]" title="MAIN[0][29][19]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[3]-CELL[0].OUT_BUFG[3]">SPEC_INT: buffer CELL[0].OUT_BUFG_GFB[3] ← CELL[0].OUT_BUFG[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][18]" title="MAIN[0][26][18]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[18]-inpinv-IGNORE0">BUFGCTRL[18]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][18]" title="MAIN[0][27][18]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[18]-inpinv-S1">BUFGCTRL[18]: !invert S1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][18]" title="MAIN[0][28][18]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[19]-inpinv-IGNORE0">BUFGCTRL[19]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][18]" title="MAIN[0][29][18]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[19]-inpinv-S1">BUFGCTRL[19]: !invert S1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][17]" title="MAIN[0][26][17]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[18]-inpinv-IGNORE1">BUFGCTRL[18]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][17]" title="MAIN[0][27][17]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[18]-inpinv-CE1">BUFGCTRL[18]: !invert CE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][17]" title="MAIN[0][28][17]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[19]-inpinv-IGNORE1">BUFGCTRL[19]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][17]" title="MAIN[0][29][17]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[19]-inpinv-CE1">BUFGCTRL[19]: !invert CE1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][16]" title="MAIN[0][26][16]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[18]-inpinv-CE0">BUFGCTRL[18]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][16]" title="MAIN[0][27][16]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[18]-INIT_OUT[0]">BUFGCTRL[18]:  INIT_OUT bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][16]" title="MAIN[0][28][16]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[19]-inpinv-CE0">BUFGCTRL[19]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][16]" title="MAIN[0][29][16]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[19]-INIT_OUT[0]">BUFGCTRL[19]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][15]" title="MAIN[0][26][15]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[0]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[0] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][15]" title="MAIN[0][27][15]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[1]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[1] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][15]" title="MAIN[0][28][15]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[2]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[2] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][15]" title="MAIN[0][29][15]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[3]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][14]" title="MAIN[0][26][14]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[1]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[1] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][14]" title="MAIN[0][27][14]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[0]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[0] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][14]" title="MAIN[0][28][14]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[3]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[3] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][14]" title="MAIN[0][29][14]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[2]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[2] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][13]" title="MAIN[0][26][13]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[0]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[0] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][13]" title="MAIN[0][27][13]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[1]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[1] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][13]" title="MAIN[0][28][13]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[2]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[2] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][13]" title="MAIN[0][29][13]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[3]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[3] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][12]" title="MAIN[0][26][12]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[1]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[1] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][12]" title="MAIN[0][27][12]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[0]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[0] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][12]" title="MAIN[0][28][12]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[3]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[3] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][12]" title="MAIN[0][29][12]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[2]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[2] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][11]" title="MAIN[0][26][11]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[16]-PRESELECT_I1">BUFGCTRL[16]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][11]" title="MAIN[0][27][11]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[16]-PRESELECT_I0">BUFGCTRL[16]: ! PRESELECT_I0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][11]" title="MAIN[0][28][11]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[17]-PRESELECT_I1">BUFGCTRL[17]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][11]" title="MAIN[0][29][11]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[17]-PRESELECT_I0">BUFGCTRL[17]: ! PRESELECT_I0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][10]" title="MAIN[0][26][10]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[1]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[1] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][10]" title="MAIN[0][27][10]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[0]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[0] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][10]" title="MAIN[0][28][10]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[3]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[3] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][10]" title="MAIN[0][29][10]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[2]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[2] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][9]" title="MAIN[0][26][9]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[0]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[0] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][9]" title="MAIN[0][27][9]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[1]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[1] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][9]" title="MAIN[0][28][9]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[2]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[2] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][9]" title="MAIN[0][29][9]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[3]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[3] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][8]" title="MAIN[0][26][8]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[0]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[0] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][8]" title="MAIN[0][27][8]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[1]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[1] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][8]" title="MAIN[0][28][8]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[2]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[2] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][8]" title="MAIN[0][29][8]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[3]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[3] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][6]" title="MAIN[0][26][6]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[8]-CELL[0].IMUX_BUFG_O[1]">SPEC_INT: buffer CELL[0].OUT_BEL[8] ← CELL[0].IMUX_BUFG_O[1]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][6]" title="MAIN[0][27][6]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[4]-CELL[0].IMUX_BUFG_O[0]">SPEC_INT: buffer CELL[0].OUT_BEL[4] ← CELL[0].IMUX_BUFG_O[0]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][6]" title="MAIN[0][28][6]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[0]-CELL[0].IMUX_BUFG_O[3]">SPEC_INT: buffer CELL[0].OUT_BEL[0] ← CELL[0].IMUX_BUFG_O[3]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][6]" title="MAIN[0][29][6]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BEL[12]-CELL[0].IMUX_BUFG_O[2]">SPEC_INT: buffer CELL[0].OUT_BEL[12] ← CELL[0].IMUX_BUFG_O[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][5]" title="MAIN[0][26][5]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[0]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[0] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][5]" title="MAIN[0][27][5]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[1]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[1] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][5]" title="MAIN[0][28][5]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[2]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[2] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][5]" title="MAIN[0][29][5]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[3]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[3] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][4]" title="MAIN[0][27][4]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[16]-CREATE_EDGE">BUFGCTRL[16]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][4]" title="MAIN[0][29][4]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[17]-CREATE_EDGE">BUFGCTRL[17]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][3]" title="MAIN[0][26][3]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[16]-inpinv-S0">BUFGCTRL[16]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][3]" title="MAIN[0][27][3]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[0]-CELL[0].OUT_BUFG[0]">SPEC_INT: buffer CELL[0].OUT_BUFG_GFB[0] ← CELL[0].OUT_BUFG[0]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][3]" title="MAIN[0][28][3]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[17]-inpinv-S0">BUFGCTRL[17]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][3]" title="MAIN[0][29][3]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[1]-CELL[0].OUT_BUFG[1]">SPEC_INT: buffer CELL[0].OUT_BUFG_GFB[1] ← CELL[0].OUT_BUFG[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][2]" title="MAIN[0][26][2]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[16]-inpinv-IGNORE0">BUFGCTRL[16]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][2]" title="MAIN[0][27][2]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[16]-inpinv-S1">BUFGCTRL[16]: !invert S1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][2]" title="MAIN[0][28][2]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[17]-inpinv-IGNORE0">BUFGCTRL[17]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][2]" title="MAIN[0][29][2]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[17]-inpinv-S1">BUFGCTRL[17]: !invert S1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][1]" title="MAIN[0][26][1]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[16]-inpinv-IGNORE1">BUFGCTRL[16]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][1]" title="MAIN[0][27][1]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[16]-inpinv-CE1">BUFGCTRL[16]: !invert CE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][1]" title="MAIN[0][28][1]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[17]-inpinv-IGNORE1">BUFGCTRL[17]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][1]" title="MAIN[0][29][1]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[17]-inpinv-CE1">BUFGCTRL[17]: !invert CE1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][26][0]" title="MAIN[0][26][0]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[16]-inpinv-CE0">BUFGCTRL[16]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][27][0]" title="MAIN[0][27][0]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[16]-INIT_OUT[0]">BUFGCTRL[16]:  INIT_OUT bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][28][0]" title="MAIN[0][28][0]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[17]-inpinv-CE0">BUFGCTRL[17]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[0][29][0]" title="MAIN[0][29][0]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[17]-INIT_OUT[0]">BUFGCTRL[17]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLK_BUFG_N rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="38">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][63]" title="MAIN[1][26][63]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[28]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[28] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][63]" title="MAIN[1][27][63]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[29]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[29] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][63]" title="MAIN[1][28][63]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[30]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[30] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][63]" title="MAIN[1][29][63]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[31]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[31] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][62]" title="MAIN[1][26][62]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[29]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[29] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][62]" title="MAIN[1][27][62]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[28]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[28] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][62]" title="MAIN[1][28][62]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[31]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[31] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][62]" title="MAIN[1][29][62]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[30]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[30] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][61]" title="MAIN[1][26][61]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[28]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[28] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][61]" title="MAIN[1][27][61]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[29]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[29] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][61]" title="MAIN[1][28][61]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[30]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[30] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][61]" title="MAIN[1][29][61]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[31]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[31] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][60]" title="MAIN[1][26][60]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[29]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[29] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][60]" title="MAIN[1][27][60]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[28]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[28] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][60]" title="MAIN[1][28][60]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[31]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[31] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][60]" title="MAIN[1][29][60]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[30]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[30] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][59]" title="MAIN[1][26][59]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[30]-PRESELECT_I1">BUFGCTRL[30]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][59]" title="MAIN[1][27][59]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[30]-PRESELECT_I0">BUFGCTRL[30]: ! PRESELECT_I0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][59]" title="MAIN[1][28][59]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[31]-PRESELECT_I1">BUFGCTRL[31]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][59]" title="MAIN[1][29][59]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[31]-PRESELECT_I0">BUFGCTRL[31]: ! PRESELECT_I0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][58]" title="MAIN[1][26][58]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[29]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[29] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][58]" title="MAIN[1][27][58]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[28]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[28] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][58]" title="MAIN[1][28][58]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[31]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[31] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][58]" title="MAIN[1][29][58]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[30]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[30] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][57]" title="MAIN[1][26][57]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[28]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[28] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][57]" title="MAIN[1][27][57]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[29]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[29] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][57]" title="MAIN[1][28][57]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[30]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[30] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][57]" title="MAIN[1][29][57]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[31]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[31] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][56]" title="MAIN[1][26][56]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[28]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[28] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][56]" title="MAIN[1][27][56]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[29]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[29] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][56]" title="MAIN[1][28][56]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[30]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[30] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][56]" title="MAIN[1][29][56]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[31]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[31] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][54]" title="MAIN[1][26][54]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[15]-CELL[0].IMUX_BUFG_O[29]">SPEC_INT: buffer CELL[1].OUT_BEL[15] ← CELL[0].IMUX_BUFG_O[29]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][54]" title="MAIN[1][27][54]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[3]-CELL[0].IMUX_BUFG_O[28]">SPEC_INT: buffer CELL[1].OUT_BEL[3] ← CELL[0].IMUX_BUFG_O[28]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][54]" title="MAIN[1][28][54]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[7]-CELL[0].IMUX_BUFG_O[31]">SPEC_INT: buffer CELL[1].OUT_BEL[7] ← CELL[0].IMUX_BUFG_O[31]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][54]" title="MAIN[1][29][54]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[11]-CELL[0].IMUX_BUFG_O[30]">SPEC_INT: buffer CELL[1].OUT_BEL[11] ← CELL[0].IMUX_BUFG_O[30]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][53]" title="MAIN[1][26][53]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[28]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[28] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][53]" title="MAIN[1][27][53]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[29]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[29] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][53]" title="MAIN[1][28][53]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[30]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[30] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][53]" title="MAIN[1][29][53]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[31]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[31] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][52]" title="MAIN[1][27][52]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[30]-CREATE_EDGE">BUFGCTRL[30]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][52]" title="MAIN[1][29][52]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[31]-CREATE_EDGE">BUFGCTRL[31]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][51]" title="MAIN[1][26][51]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[30]-inpinv-S0">BUFGCTRL[30]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][51]" title="MAIN[1][27][51]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[14]-CELL[0].OUT_BUFG[14]">SPEC_INT: buffer CELL[0].OUT_BUFG_GFB[14] ← CELL[0].OUT_BUFG[14]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][51]" title="MAIN[1][28][51]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[31]-inpinv-S0">BUFGCTRL[31]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][51]" title="MAIN[1][29][51]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[15]-CELL[0].OUT_BUFG[15]">SPEC_INT: buffer CELL[0].OUT_BUFG_GFB[15] ← CELL[0].OUT_BUFG[15]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][50]" title="MAIN[1][26][50]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[30]-inpinv-IGNORE0">BUFGCTRL[30]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][50]" title="MAIN[1][27][50]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[30]-inpinv-S1">BUFGCTRL[30]: !invert S1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][50]" title="MAIN[1][28][50]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[31]-inpinv-IGNORE0">BUFGCTRL[31]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][50]" title="MAIN[1][29][50]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[31]-inpinv-S1">BUFGCTRL[31]: !invert S1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][49]" title="MAIN[1][26][49]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[30]-inpinv-IGNORE1">BUFGCTRL[30]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][49]" title="MAIN[1][27][49]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[30]-inpinv-CE1">BUFGCTRL[30]: !invert CE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][49]" title="MAIN[1][28][49]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[31]-inpinv-IGNORE1">BUFGCTRL[31]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][49]" title="MAIN[1][29][49]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[31]-inpinv-CE1">BUFGCTRL[31]: !invert CE1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][48]" title="MAIN[1][26][48]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[30]-inpinv-CE0">BUFGCTRL[30]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][48]" title="MAIN[1][27][48]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[30]-INIT_OUT[0]">BUFGCTRL[30]:  INIT_OUT bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][48]" title="MAIN[1][28][48]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[31]-inpinv-CE0">BUFGCTRL[31]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][48]" title="MAIN[1][29][48]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[31]-INIT_OUT[0]">BUFGCTRL[31]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][47]" title="MAIN[1][26][47]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[24]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[24] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][47]" title="MAIN[1][27][47]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[25]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[25] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][47]" title="MAIN[1][28][47]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[26]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[26] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][47]" title="MAIN[1][29][47]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[27]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[27] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][46]" title="MAIN[1][26][46]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[25]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[25] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][46]" title="MAIN[1][27][46]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[24]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[24] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][46]" title="MAIN[1][28][46]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[27]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[27] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][46]" title="MAIN[1][29][46]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[26]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[26] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][45]" title="MAIN[1][26][45]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[24]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[24] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][45]" title="MAIN[1][27][45]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[25]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[25] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][45]" title="MAIN[1][28][45]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[26]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[26] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][45]" title="MAIN[1][29][45]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[27]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[27] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][44]" title="MAIN[1][26][44]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[25]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[25] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][44]" title="MAIN[1][27][44]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[24]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[24] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][44]" title="MAIN[1][28][44]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[27]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[27] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][44]" title="MAIN[1][29][44]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[26]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[26] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][43]" title="MAIN[1][26][43]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[28]-PRESELECT_I1">BUFGCTRL[28]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][43]" title="MAIN[1][27][43]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[28]-PRESELECT_I0">BUFGCTRL[28]: ! PRESELECT_I0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][43]" title="MAIN[1][28][43]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[29]-PRESELECT_I1">BUFGCTRL[29]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][43]" title="MAIN[1][29][43]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[29]-PRESELECT_I0">BUFGCTRL[29]: ! PRESELECT_I0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][42]" title="MAIN[1][26][42]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[25]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[25] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][42]" title="MAIN[1][27][42]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[24]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[24] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][42]" title="MAIN[1][28][42]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[27]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[27] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][42]" title="MAIN[1][29][42]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[26]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[26] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][41]" title="MAIN[1][26][41]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[24]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[24] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][41]" title="MAIN[1][27][41]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[25]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[25] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][41]" title="MAIN[1][28][41]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[26]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[26] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][41]" title="MAIN[1][29][41]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[27]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[27] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][40]" title="MAIN[1][26][40]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[24]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[24] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][40]" title="MAIN[1][27][40]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[25]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[25] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][40]" title="MAIN[1][28][40]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[26]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[26] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][40]" title="MAIN[1][29][40]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[27]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[27] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][38]" title="MAIN[1][26][38]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[10]-CELL[0].IMUX_BUFG_O[25]">SPEC_INT: buffer CELL[1].OUT_BEL[10] ← CELL[0].IMUX_BUFG_O[25]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][38]" title="MAIN[1][27][38]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[6]-CELL[0].IMUX_BUFG_O[24]">SPEC_INT: buffer CELL[1].OUT_BEL[6] ← CELL[0].IMUX_BUFG_O[24]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][38]" title="MAIN[1][28][38]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[2]-CELL[0].IMUX_BUFG_O[27]">SPEC_INT: buffer CELL[1].OUT_BEL[2] ← CELL[0].IMUX_BUFG_O[27]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][38]" title="MAIN[1][29][38]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[14]-CELL[0].IMUX_BUFG_O[26]">SPEC_INT: buffer CELL[1].OUT_BEL[14] ← CELL[0].IMUX_BUFG_O[26]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][37]" title="MAIN[1][26][37]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[24]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[24] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][37]" title="MAIN[1][27][37]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[25]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[25] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][37]" title="MAIN[1][28][37]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[26]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[26] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][37]" title="MAIN[1][29][37]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[27]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[27] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][36]" title="MAIN[1][27][36]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[28]-CREATE_EDGE">BUFGCTRL[28]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][36]" title="MAIN[1][29][36]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[29]-CREATE_EDGE">BUFGCTRL[29]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][35]" title="MAIN[1][26][35]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[28]-inpinv-S0">BUFGCTRL[28]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][35]" title="MAIN[1][27][35]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[12]-CELL[0].OUT_BUFG[12]">SPEC_INT: buffer CELL[0].OUT_BUFG_GFB[12] ← CELL[0].OUT_BUFG[12]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][35]" title="MAIN[1][28][35]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[29]-inpinv-S0">BUFGCTRL[29]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][35]" title="MAIN[1][29][35]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[13]-CELL[0].OUT_BUFG[13]">SPEC_INT: buffer CELL[0].OUT_BUFG_GFB[13] ← CELL[0].OUT_BUFG[13]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][34]" title="MAIN[1][26][34]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[28]-inpinv-IGNORE0">BUFGCTRL[28]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][34]" title="MAIN[1][27][34]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[28]-inpinv-S1">BUFGCTRL[28]: !invert S1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][34]" title="MAIN[1][28][34]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[29]-inpinv-IGNORE0">BUFGCTRL[29]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][34]" title="MAIN[1][29][34]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[29]-inpinv-S1">BUFGCTRL[29]: !invert S1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][33]" title="MAIN[1][26][33]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[28]-inpinv-IGNORE1">BUFGCTRL[28]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][33]" title="MAIN[1][27][33]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[28]-inpinv-CE1">BUFGCTRL[28]: !invert CE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][33]" title="MAIN[1][28][33]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[29]-inpinv-IGNORE1">BUFGCTRL[29]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][33]" title="MAIN[1][29][33]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[29]-inpinv-CE1">BUFGCTRL[29]: !invert CE1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][32]" title="MAIN[1][26][32]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[28]-inpinv-CE0">BUFGCTRL[28]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][32]" title="MAIN[1][27][32]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[28]-INIT_OUT[0]">BUFGCTRL[28]:  INIT_OUT bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][32]" title="MAIN[1][28][32]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[29]-inpinv-CE0">BUFGCTRL[29]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][32]" title="MAIN[1][29][32]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[29]-INIT_OUT[0]">BUFGCTRL[29]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][31]" title="MAIN[1][26][31]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[20]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[20] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][31]" title="MAIN[1][27][31]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[21]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[21] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][31]" title="MAIN[1][28][31]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[22]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[22] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][31]" title="MAIN[1][29][31]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[23]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[23] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][30]" title="MAIN[1][26][30]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[21]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[21] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][30]" title="MAIN[1][27][30]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[20]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[20] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][30]" title="MAIN[1][28][30]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[23]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[23] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][30]" title="MAIN[1][29][30]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[22]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[22] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][29]" title="MAIN[1][26][29]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[20]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[20] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][29]" title="MAIN[1][27][29]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[21]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[21] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][29]" title="MAIN[1][28][29]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[22]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[22] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][29]" title="MAIN[1][29][29]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[23]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[23] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][28]" title="MAIN[1][26][28]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[21]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[21] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][28]" title="MAIN[1][27][28]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[20]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[20] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][28]" title="MAIN[1][28][28]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[23]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[23] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][28]" title="MAIN[1][29][28]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[22]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[22] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][27]" title="MAIN[1][26][27]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[26]-PRESELECT_I1">BUFGCTRL[26]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][27]" title="MAIN[1][27][27]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[26]-PRESELECT_I0">BUFGCTRL[26]: ! PRESELECT_I0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][27]" title="MAIN[1][28][27]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[27]-PRESELECT_I1">BUFGCTRL[27]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][27]" title="MAIN[1][29][27]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[27]-PRESELECT_I0">BUFGCTRL[27]: ! PRESELECT_I0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][26]" title="MAIN[1][26][26]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[21]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[21] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][26]" title="MAIN[1][27][26]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[20]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[20] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][26]" title="MAIN[1][28][26]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[23]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[23] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][26]" title="MAIN[1][29][26]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[22]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[22] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][25]" title="MAIN[1][26][25]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[20]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[20] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][25]" title="MAIN[1][27][25]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[21]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[21] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][25]" title="MAIN[1][28][25]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[22]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[22] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][25]" title="MAIN[1][29][25]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[23]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[23] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][24]" title="MAIN[1][26][24]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[20]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[20] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][24]" title="MAIN[1][27][24]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[21]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[21] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][24]" title="MAIN[1][28][24]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[22]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[22] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][24]" title="MAIN[1][29][24]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[23]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[23] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][22]" title="MAIN[1][26][22]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[13]-CELL[0].IMUX_BUFG_O[21]">SPEC_INT: buffer CELL[1].OUT_BEL[13] ← CELL[0].IMUX_BUFG_O[21]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][22]" title="MAIN[1][27][22]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[1]-CELL[0].IMUX_BUFG_O[20]">SPEC_INT: buffer CELL[1].OUT_BEL[1] ← CELL[0].IMUX_BUFG_O[20]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][22]" title="MAIN[1][28][22]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[5]-CELL[0].IMUX_BUFG_O[23]">SPEC_INT: buffer CELL[1].OUT_BEL[5] ← CELL[0].IMUX_BUFG_O[23]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][22]" title="MAIN[1][29][22]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[9]-CELL[0].IMUX_BUFG_O[22]">SPEC_INT: buffer CELL[1].OUT_BEL[9] ← CELL[0].IMUX_BUFG_O[22]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][21]" title="MAIN[1][26][21]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[20]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[20] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][21]" title="MAIN[1][27][21]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[21]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[21] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][21]" title="MAIN[1][28][21]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[22]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[22] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][21]" title="MAIN[1][29][21]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[23]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[23] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][20]" title="MAIN[1][27][20]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[26]-CREATE_EDGE">BUFGCTRL[26]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][20]" title="MAIN[1][29][20]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[27]-CREATE_EDGE">BUFGCTRL[27]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][19]" title="MAIN[1][26][19]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[26]-inpinv-S0">BUFGCTRL[26]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][19]" title="MAIN[1][27][19]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[10]-CELL[0].OUT_BUFG[10]">SPEC_INT: buffer CELL[0].OUT_BUFG_GFB[10] ← CELL[0].OUT_BUFG[10]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][19]" title="MAIN[1][28][19]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[27]-inpinv-S0">BUFGCTRL[27]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][19]" title="MAIN[1][29][19]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[11]-CELL[0].OUT_BUFG[11]">SPEC_INT: buffer CELL[0].OUT_BUFG_GFB[11] ← CELL[0].OUT_BUFG[11]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][18]" title="MAIN[1][26][18]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[26]-inpinv-IGNORE0">BUFGCTRL[26]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][18]" title="MAIN[1][27][18]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[26]-inpinv-S1">BUFGCTRL[26]: !invert S1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][18]" title="MAIN[1][28][18]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[27]-inpinv-IGNORE0">BUFGCTRL[27]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][18]" title="MAIN[1][29][18]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[27]-inpinv-S1">BUFGCTRL[27]: !invert S1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][17]" title="MAIN[1][26][17]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[26]-inpinv-IGNORE1">BUFGCTRL[26]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][17]" title="MAIN[1][27][17]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[26]-inpinv-CE1">BUFGCTRL[26]: !invert CE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][17]" title="MAIN[1][28][17]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[27]-inpinv-IGNORE1">BUFGCTRL[27]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][17]" title="MAIN[1][29][17]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[27]-inpinv-CE1">BUFGCTRL[27]: !invert CE1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][16]" title="MAIN[1][26][16]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[26]-inpinv-CE0">BUFGCTRL[26]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][16]" title="MAIN[1][27][16]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[26]-INIT_OUT[0]">BUFGCTRL[26]:  INIT_OUT bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][16]" title="MAIN[1][28][16]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[27]-inpinv-CE0">BUFGCTRL[27]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][16]" title="MAIN[1][29][16]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[27]-INIT_OUT[0]">BUFGCTRL[27]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][15]" title="MAIN[1][26][15]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[16]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[16] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][15]" title="MAIN[1][27][15]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[17]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[17] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][15]" title="MAIN[1][28][15]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[18]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[18] bit 4</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][15]" title="MAIN[1][29][15]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[19]-4">SPEC_INT: mux CELL[0].IMUX_BUFG_O[19] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][14]" title="MAIN[1][26][14]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[17]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[17] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][14]" title="MAIN[1][27][14]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[16]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[16] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][14]" title="MAIN[1][28][14]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[19]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[19] bit 5</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][14]" title="MAIN[1][29][14]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[18]-5">SPEC_INT: mux CELL[0].IMUX_BUFG_O[18] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][13]" title="MAIN[1][26][13]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[16]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[16] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][13]" title="MAIN[1][27][13]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[17]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[17] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][13]" title="MAIN[1][28][13]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[18]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[18] bit 6</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][13]" title="MAIN[1][29][13]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[19]-6">SPEC_INT: mux CELL[0].IMUX_BUFG_O[19] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][12]" title="MAIN[1][26][12]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[17]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[17] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][12]" title="MAIN[1][27][12]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[16]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[16] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][12]" title="MAIN[1][28][12]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[19]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[19] bit 7</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][12]" title="MAIN[1][29][12]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[18]-7">SPEC_INT: mux CELL[0].IMUX_BUFG_O[18] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][11]" title="MAIN[1][26][11]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[24]-PRESELECT_I1">BUFGCTRL[24]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][11]" title="MAIN[1][27][11]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[24]-PRESELECT_I0">BUFGCTRL[24]: ! PRESELECT_I0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][11]" title="MAIN[1][28][11]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[25]-PRESELECT_I1">BUFGCTRL[25]:  PRESELECT_I1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][11]" title="MAIN[1][29][11]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[25]-PRESELECT_I0">BUFGCTRL[25]: ! PRESELECT_I0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][10]" title="MAIN[1][26][10]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[17]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[17] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][10]" title="MAIN[1][27][10]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[16]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[16] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][10]" title="MAIN[1][28][10]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[19]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[19] bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][10]" title="MAIN[1][29][10]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[18]-0">SPEC_INT: mux CELL[0].IMUX_BUFG_O[18] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][9]" title="MAIN[1][26][9]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[16]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[16] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][9]" title="MAIN[1][27][9]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[17]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[17] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][9]" title="MAIN[1][28][9]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[18]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[18] bit 2</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][9]" title="MAIN[1][29][9]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[19]-2">SPEC_INT: mux CELL[0].IMUX_BUFG_O[19] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][8]" title="MAIN[1][26][8]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[16]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[16] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][8]" title="MAIN[1][27][8]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[17]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[17] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][8]" title="MAIN[1][28][8]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[18]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[18] bit 1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][8]" title="MAIN[1][29][8]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[19]-1">SPEC_INT: mux CELL[0].IMUX_BUFG_O[19] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][6]" title="MAIN[1][26][6]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[8]-CELL[0].IMUX_BUFG_O[17]">SPEC_INT: buffer CELL[1].OUT_BEL[8] ← CELL[0].IMUX_BUFG_O[17]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][6]" title="MAIN[1][27][6]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[4]-CELL[0].IMUX_BUFG_O[16]">SPEC_INT: buffer CELL[1].OUT_BEL[4] ← CELL[0].IMUX_BUFG_O[16]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][6]" title="MAIN[1][28][6]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[0]-CELL[0].IMUX_BUFG_O[19]">SPEC_INT: buffer CELL[1].OUT_BEL[0] ← CELL[0].IMUX_BUFG_O[19]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][6]" title="MAIN[1][29][6]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[1].OUT_BEL[12]-CELL[0].IMUX_BUFG_O[18]">SPEC_INT: buffer CELL[1].OUT_BEL[12] ← CELL[0].IMUX_BUFG_O[18]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][5]" title="MAIN[1][26][5]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[16]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[16] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][5]" title="MAIN[1][27][5]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[17]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[17] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][5]" title="MAIN[1][28][5]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[18]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[18] bit 3</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][5]" title="MAIN[1][29][5]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-mux-CELL[0].IMUX_BUFG_O[19]-3">SPEC_INT: mux CELL[0].IMUX_BUFG_O[19] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][4]" title="MAIN[1][27][4]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[24]-CREATE_EDGE">BUFGCTRL[24]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][4]" title="MAIN[1][29][4]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[25]-CREATE_EDGE">BUFGCTRL[25]:  CREATE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][3]" title="MAIN[1][26][3]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[24]-inpinv-S0">BUFGCTRL[24]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][3]" title="MAIN[1][27][3]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[8]-CELL[0].OUT_BUFG[8]">SPEC_INT: buffer CELL[0].OUT_BUFG_GFB[8] ← CELL[0].OUT_BUFG[8]</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][3]" title="MAIN[1][28][3]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[25]-inpinv-S0">BUFGCTRL[25]: !invert S0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][3]" title="MAIN[1][29][3]">
<a href="#virtex6-CLK_BUFG_N-SPEC_INT-progbuf-CELL[0].OUT_BUFG_GFB[9]-CELL[0].OUT_BUFG[9]">SPEC_INT: buffer CELL[0].OUT_BUFG_GFB[9] ← CELL[0].OUT_BUFG[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][2]" title="MAIN[1][26][2]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[24]-inpinv-IGNORE0">BUFGCTRL[24]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][2]" title="MAIN[1][27][2]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[24]-inpinv-S1">BUFGCTRL[24]: !invert S1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][2]" title="MAIN[1][28][2]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[25]-inpinv-IGNORE0">BUFGCTRL[25]: !invert IGNORE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][2]" title="MAIN[1][29][2]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[25]-inpinv-S1">BUFGCTRL[25]: !invert S1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][1]" title="MAIN[1][26][1]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[24]-inpinv-IGNORE1">BUFGCTRL[24]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][1]" title="MAIN[1][27][1]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[24]-inpinv-CE1">BUFGCTRL[24]: !invert CE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][1]" title="MAIN[1][28][1]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[25]-inpinv-IGNORE1">BUFGCTRL[25]: !invert IGNORE1</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][1]" title="MAIN[1][29][1]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[25]-inpinv-CE1">BUFGCTRL[25]: !invert CE1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][26][0]" title="MAIN[1][26][0]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[24]-inpinv-CE0">BUFGCTRL[24]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][27][0]" title="MAIN[1][27][0]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[24]-INIT_OUT[0]">BUFGCTRL[24]:  INIT_OUT bit 0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][28][0]" title="MAIN[1][28][0]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[25]-inpinv-CE0">BUFGCTRL[25]: !invert CE0</a>
</td>
<td id="virtex6-CLK_BUFG_N-bit-MAIN[1][29][0]" title="MAIN[1][29][0]">
<a href="#virtex6-CLK_BUFG_N-BUFGCTRL[25]-INIT_OUT[0]">BUFGCTRL[25]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../virtex6/clock/index.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../virtex6/clock/hclk.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../virtex6/clock/index.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../virtex6/clock/hclk.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
