--
-- Generated by VASY
--
ENTITY a2_x2 IS
PORT(
  q	: OUT BIT;
  i0	: IN BIT;
  i1	: IN BIT
);
END a2_x2;

ARCHITECTURE VBE OF a2_x2 IS

  SIGNAL v_net0	: BIT;

BEGIN

  q <= NOT(v_net0);
  v_net0 <= (NOT(i1) OR NOT(i0));
END VBE;
