
---------- Begin Simulation Statistics ----------
simSeconds                                   0.330931                       # Number of seconds simulated (Second)
simTicks                                 330930751750                       # Number of ticks simulated (Tick)
finalTick                                330930751750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    817.12                       # Real time elapsed on the host (Second)
hostTickRate                                404994585                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  407599264                       # Number of bytes of host memory used (Byte)
simInsts                                    229195270                       # Number of instructions simulated (Count)
simOps                                      253767605                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   280490                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     310562                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
testsys.clk_domain.clock                         1000                       # Clock period in ticks (Tick)
testsys.cpu_cluster.clk_domain.clock              250                       # Clock period in ticks (Tick)
testsys.cpu_cluster.cpus0.numCycles        1323556054                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus0.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numInsts    128707694                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numOps    140499535                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntAluAccesses    124489325                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecAluAccesses        51964                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCallsReturns      6940101                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCondCtrlInsts     19599108                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntInsts    124489325                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecInsts        51964                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntRegReads    168633807                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntRegWrites    100738311                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecRegReads        38232                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecRegWrites        13887                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCCRegReads     44327706                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCCRegWrites     42981639                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numMemRefs     34374116                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numLoadInsts     19701290                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numStoreInsts     14672826                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIdleCycles 1183074273.529934                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numBusyCycles 140481780.470066                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus0.exec_context.thread_0.notIdleFraction     0.106140                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus0.exec_context.thread_0.idleFraction     0.893860                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numBranches     28647182                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::No_OpClass        17180      0.01%      0.01% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntAlu    105382850     75.01%     75.02% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntMult       685820      0.49%     75.51% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntDiv        10377      0.01%     75.51% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     75.51% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     75.51% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     75.51% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     75.51% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     75.51% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     75.51% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMisc        29863      0.02%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAdd           24      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAlu            2      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMisc          468      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     75.53% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::MemRead     19701290     14.02%     89.56% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::MemWrite     14672826     10.44%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::total    140500700                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readHits     19655884                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readMisses        72013                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeHits     14527972                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeMisses        23287                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.inserts        93812                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlb            8                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushedEntries        49446                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.prefetchFaults         1103                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.permsFaults          180                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readAccesses     19727897                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeAccesses     14551259                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.hits       34183856                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.misses        95300                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.accesses     34279156                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walks        94197                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongDescriptor        94197                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::samples        94197                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::0        94197    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::total        94197                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::samples    121037250                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::0    121037250    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::total    121037250                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::4KiB        92815     98.94%     98.94% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::2MiB          997      1.06%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::total        93812                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Data        94197                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::total        94197                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Data        93812                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::total        93812                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin::total       188009                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.itb.instHits    128214612                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instMisses        12806                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.inserts        12668                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlb            8                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushedEntries         1439                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instAccesses    128227418                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.hits      128214612                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.misses        12806                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.accesses    128227418                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walks        12806                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongDescriptor        12806                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::samples        12806                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::0        12806    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::total        12806                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::samples    121035750                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::0    121035750    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::total    121035750                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::4KiB        12295     97.06%     97.06% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::2MiB          373      2.94%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::total        12668                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Inst        12806                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::total        12806                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Inst        12668                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::total        12668                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin::total        25474                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.numTransitions         4625                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::samples         2313                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::mean 127888403.177259                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::stdev 62107260.333061                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::underflows           39      1.69%      1.69% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::1000-5e+10         2274     98.31%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::min_value          250                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::max_value    162695906                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::total         2313                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::ON  35124875201                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 295805876549                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus1.numCycles        1323230272                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numInsts     28106959                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numOps     32096406                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntAluAccesses     28352325                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecAluAccesses        26758                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCallsReturns      1476222                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCondCtrlInsts      4603257                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntInsts     28352325                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecInsts        26758                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntRegReads     38361989                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntRegWrites     22396636                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecRegReads        20780                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecRegWrites         6081                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCCRegReads     10041141                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCCRegWrites      6115218                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numMemRefs      9368461                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numLoadInsts      5792471                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numStoreInsts      3575990                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIdleCycles 1291146284.145425                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numBusyCycles 32083987.854575                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus1.exec_context.thread_0.notIdleFraction     0.024247                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus1.exec_context.thread_0.idleFraction     0.975753                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numBranches      6446632                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::No_OpClass         1659      0.01%      0.01% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntAlu     22665906     70.62%     70.62% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntMult        43875      0.14%     70.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntDiv         6147      0.02%     70.78% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     70.78% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     70.78% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     70.78% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     70.78% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     70.78% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     70.78% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMisc        10580      0.03%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAdd           13      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAlu            4      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdCmp            4      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMisc          401      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     70.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::MemRead      5792471     18.05%     88.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::MemWrite      3575990     11.14%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::total     32097050                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readHits      5749557                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readMisses        48400                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeHits      3569016                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeMisses         7422                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.inserts        54783                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushedEntries         1114                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.prefetchFaults          807                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.permsFaults           90                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readAccesses      5797957                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeAccesses      3576438                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.hits        9318573                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.misses        55822                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.accesses      9374395                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walks        55015                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongDescriptor        55015                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::samples        55015                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::0        55015    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::total        55015                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::samples  -1219533650                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::0  -1219533650    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::total  -1219533650                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::4KiB        53632     97.90%     97.90% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::2MiB         1151      2.10%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::total        54783                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Data        55015                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::total        55015                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Data        54783                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::total        54783                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin::total       109798                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.itb.instHits     28093810                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instMisses        13732                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.inserts        13650                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushedEntries         1077                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instAccesses     28107542                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.hits       28093810                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.misses        13732                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.accesses     28107542                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walks        13732                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongDescriptor        13732                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::samples        13732                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::0        13732    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::total        13732                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::samples  -1219534900                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::0  -1219534900    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::total  -1219534900                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::4KiB        13188     96.62%     96.62% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::2MiB          462      3.38%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::total        13650                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Inst        13732                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::total        13732                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Inst        13650                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::total        13650                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin::total        27382                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.numTransitions         4095                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::samples         2048                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::mean 157669320.305176                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::stdev 1855330191.562267                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::underflows          169      8.25%      8.25% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::1000-5e+10         1878     91.70%     99.95% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::5e+10-1e+11            1      0.05%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::min_value          250                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::max_value  79805328750                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::total         2048                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::ON   8023983765                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 322906767985                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus2.numCycles        1323555074                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus2.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numInsts     30759070                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numOps     33199591                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntAluAccesses     30270461                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecAluAccesses        10139                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCallsReturns       893118                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCondCtrlInsts      3509921                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntInsts     30270461                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecInsts        10139                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntRegReads     40093176                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntRegWrites     23692842                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecRegReads         7782                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecRegWrites         2365                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCCRegReads      8129988                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCCRegWrites      4208889                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numMemRefs     12880280                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numLoadInsts      8250381                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numStoreInsts      4629899                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIdleCycles 1290360070.442484                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numBusyCycles 33195003.557516                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus2.exec_context.thread_0.notIdleFraction     0.025080                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus2.exec_context.thread_0.idleFraction     0.974920                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numBranches      4593274                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::No_OpClass          832      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntAlu     20260124     61.02%     61.03% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntMult        43311      0.13%     61.16% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntDiv        10071      0.03%     61.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     61.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     61.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     61.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     61.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     61.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     61.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMisc         5255      0.02%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAlu            1      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMisc           63      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     61.20% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::MemRead      8250381     24.85%     86.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::MemWrite      4629899     13.95%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::total     33199937                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readHits      8235698                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readMisses        16146                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeHits      4627390                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeMisses         2775                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.inserts        18219                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushedEntries          365                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.prefetchFaults          655                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.permsFaults           12                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readAccesses      8251844                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeAccesses      4630165                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.hits       12863088                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.misses        18921                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.accesses     12882009                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walks        18266                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongDescriptor        18266                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::samples        18266                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::0        18266    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::total        18266                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::samples    722689028                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::0    722689028    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::total    722689028                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::4KiB        17844     97.94%     97.94% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::2MiB          375      2.06%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::total        18219                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Data        18266                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::total        18266                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Data        18219                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::total        18219                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin::total        36485                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.itb.instHits     30753333                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instMisses         5944                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.inserts         5930                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushedEntries          357                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instAccesses     30759277                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.hits       30753333                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.misses         5944                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.accesses     30759277                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walks         5944                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongDescriptor         5944                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::samples         5944                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::0         5944    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::total         5944                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::samples    722687778                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::0    722687778    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::total    722687778                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::4KiB         5755     97.05%     97.05% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::2MiB          175      2.95%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::total         5930                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Inst         5944                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::total         5944                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Inst         5930                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::total         5930                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin::total        11874                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.numTransitions         2665                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::samples         1333                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::mean 242033719.364591                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::stdev 2456648249.350922                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::underflows           15      1.13%      1.13% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::1000-5e+10         1317     98.80%     99.92% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::5e+10-1e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::max_value  79805328750                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::total         1333                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::ON   8299803837                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 322630947913                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus3.numCycles        1323724198                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus3.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numInsts     41621547                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numOps     47972073                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntAluAccesses     42804817                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecAluAccesses        54860                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCallsReturns      2304520                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCondCtrlInsts      6691623                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntInsts     42804817                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecInsts        54860                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntRegReads     57750032                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntRegWrites     34109073                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecRegReads        40719                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecRegWrites        14248                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCCRegReads     13885672                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCCRegWrites      9771150                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numMemRefs     13486431                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numLoadInsts      7986768                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numStoreInsts      5499663                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIdleCycles 1275751299.173285                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numBusyCycles 47972898.826715                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus3.exec_context.thread_0.notIdleFraction     0.036241                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus3.exec_context.thread_0.idleFraction     0.963759                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numBranches      9584441                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::No_OpClass        19367      0.04%      0.04% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntAlu     34367329     71.64%     71.68% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntMult        57757      0.12%     71.80% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntDiv         9818      0.02%     71.82% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     71.82% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     71.82% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     71.82% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     71.82% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     71.82% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     71.82% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMisc        32360      0.07%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAdd            6      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAlu           11      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdCmp            4      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMisc          286      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     71.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::MemRead      7986768     16.65%     88.54% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::MemWrite      5499663     11.46%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::total     47973369                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readHits      7933005                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readMisses        58250                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeHits      5493437                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeMisses         7322                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.inserts        63617                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushedEntries         1955                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.prefetchFaults         1497                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.permsFaults          192                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readAccesses      7991255                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeAccesses      5500759                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.hits       13426442                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.misses        65572                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.accesses     13492014                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walks        64075                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongDescriptor        64075                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::samples        64075                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::0        64075    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::total        64075                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::samples  -1630033840                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::0  -1630033840    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::total  -1630033840                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::4KiB        62034     97.51%     97.51% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::2MiB         1583      2.49%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::total        63617                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Data        64075                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::total        64075                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Data        63617                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::total        63617                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin::total       127692                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.itb.instHits     41609317                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instMisses        13546                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.inserts        13363                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushedEntries         1841                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instAccesses     41622863                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.hits       41609317                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.misses        13546                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.accesses     41622863                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walks        13546                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongDescriptor        13546                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::samples        13546                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::0        13546    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::total        13546                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::samples  -1630035090                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::0  -1630035090    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::total  -1630035090                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::4KiB        13015     97.40%     97.40% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::2MiB          348      2.60%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::total        13363                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Inst        13546                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::total        13546                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Inst        13363                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::total        13363                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin::total        26909                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.numTransitions         2380                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::samples         1190                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::mean 268014737.676471                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::stdev 2758895254.317924                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::underflows           25      2.10%      2.10% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::1000-5e+10         1164     97.82%     99.92% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::5e+10-1e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::max_value  79805328750                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::total         1190                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::ON  11993213915                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 318937537835                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
testsys.dmabridge.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.transDist::ReadReq                17328                       # Transaction distribution (Count)
testsys.iobus.transDist::ReadResp               17328                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteReq               17164                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteResp              17164                       # Transaction distribution (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio         2042                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.realview_io.pio          146                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.pci_host.pio          658                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio        66054                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::total        68984                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount::total                   68984                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio         1536                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.realview_io.pio          292                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.pci_host.pio         1011                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio        66074                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::total        69057                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize::total                    69057                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.priorityMinLatency     0.000000000000                       # per QoS priority minimum request to response latency (Second)
testsys.mem_ctrls.priorityMaxLatency     0.000000000000                       # per QoS priority maximum request to response latency (Second)
testsys.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
testsys.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
testsys.mem_ctrls.numStayReadState                  0                       # Number of times bus staying in READ state (Count)
testsys.mem_ctrls.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
testsys.mem_ctrls.readReqs                          0                       # Number of read requests accepted (Count)
testsys.mem_ctrls.writeReqs                         0                       # Number of write requests accepted (Count)
testsys.mem_ctrls.readBursts                        0                       # Number of controller read bursts, including those serviced by the write queue (Count)
testsys.mem_ctrls.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
testsys.mem_ctrls.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
testsys.mem_ctrls.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
testsys.mem_ctrls.avgRdQLen                      0.00                       # Average read queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
testsys.mem_ctrls.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::3                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::6                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::2                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::3                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::6                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.rdQLenPdf::0                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
testsys.mem_ctrls.bytesReadSys                      0                       # Total read bytes from the system interface side (Byte)
testsys.mem_ctrls.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
testsys.mem_ctrls.avgRdBWSys               0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.totGap                            0                       # Total gap between requests (Tick)
testsys.mem_ctrls.avgGap                          nan                       # Average gap between requests ((Tick/Count))
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.dtb_walker      3005944                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.itb_walker       406808                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.inst    514835328                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.data    151765087                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.dtb_walker      1751048                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.itb_walker       435728                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.inst    112430324                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.data     43907705                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.dtb_walker       581424                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.itb_walker       188808                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.inst    123037576                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.data     59522715                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.dtb_walker      2037288                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.itb_walker       430688                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.inst    166491284                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.data     62160029                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::total    1242987784                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus0.inst    514835328                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus1.inst    112430324                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus2.inst    123037576                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus3.inst    166491284                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::total    916794512                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus0.data    114665327                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus1.data     33451146                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus2.data     35878034                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus3.data     45344828                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::total    229339335                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.dtb_walker       375743                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.itb_walker        50851                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.inst    128708832                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.data     19722184                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.dtb_walker       218881                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.itb_walker        54466                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.inst     28107581                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.data      5794208                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.dtb_walker        72678                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.itb_walker        23601                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.inst     30759394                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.data      8249747                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.dtb_walker       254661                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.itb_walker        53836                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.inst     41622821                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.data      7977746                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::total      272047230                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus0.data     14412847                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus1.data      3467922                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus2.data      4552597                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus3.data      5299963                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::total      27733329                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.dtb_walker      9083302                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.itb_walker      1229284                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.inst   1555719211                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.data    458600738                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.dtb_walker      5291282                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.itb_walker      1316674                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.inst    339739729                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.data    132679434                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.dtb_walker      1756936                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.itb_walker       570536                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.inst    371792514                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.data    179864563                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.dtb_walker      6156237                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.itb_walker      1301444                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.inst    503100069                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.data    187833946                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::total       3756035900                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus0.inst   1555719211                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus1.inst    339739729                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus2.inst    371792514                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus3.inst    503100069                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::total   2770351523                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus0.data    346493417                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus1.data    101082011                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus2.data    108415533                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus3.data    137022104                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::total       693013066                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.dtb_walker      9083302                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.itb_walker      1229284                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.inst   1555719211                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.data    805094155                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.dtb_walker      5291282                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.itb_walker      1316674                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.inst    339739729                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.data    233761446                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.dtb_walker      1756936                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.itb_walker       570536                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.inst    371792514                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.data    288280096                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.dtb_walker      6156237                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.itb_walker      1301444                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.inst    503100069                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.data    324856050                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::total      4449048966                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.readBursts                   0                       # Number of DRAM read bursts (Count)
testsys.mem_ctrls.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.totQLat                      0                       # Total ticks spent queuing (Tick)
testsys.mem_ctrls.dram.totBusLat                    0                       # Total ticks spent in databus transfers (Tick)
testsys.mem_ctrls.dram.totMemAccLat                 0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
testsys.mem_ctrls.dram.avgQLat                    nan                       # Average queueing delay per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgBusLat                  nan                       # Average bus latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgMemAccLat               nan                       # Average memory access latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
testsys.mem_ctrls.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
testsys.mem_ctrls.dram.readRowHitRate             nan                       # Row buffer hit rate for reads (Ratio)
testsys.mem_ctrls.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
testsys.mem_ctrls.dram.bytesRead                    0                       # Total number of bytes read from DRAM (Byte)
testsys.mem_ctrls.dram.bytesWritten                 0                       # Total number of bytes written to DRAM (Byte)
testsys.mem_ctrls.dram.avgRdBW                      0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
testsys.mem_ctrls.dram.busUtil                   0.00                       # Data bus utilization in percentage (Ratio)
testsys.mem_ctrls.dram.busUtilRead               0.00                       # Data bus utilization in percentage for reads (Ratio)
testsys.mem_ctrls.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
testsys.mem_ctrls.dram.pageHitRate                nan                       # Row buffer hit rate, read and write combined (Ratio)
testsys.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preBackEnergy 127077408960                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.totalEnergy 127077408960                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.averagePower   384.000001                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::IDLE 330930751750                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preBackEnergy 127077408960                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.totalEnergy 127077408960                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.averagePower   384.000001                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::IDLE 330930751750                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.transDist::ReadReq           271440636                       # Transaction distribution (Count)
testsys.membus.transDist::ReadResp          271491741                       # Transaction distribution (Count)
testsys.membus.transDist::WriteReq           27702643                       # Transaction distribution (Count)
testsys.membus.transDist::WriteResp          27702643                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFReq             29456                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFExReq          546507                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFResp           575963                       # Transaction distribution (Count)
testsys.membus.transDist::LoadLockedReq         51105                       # Transaction distribution (Count)
testsys.membus.transDist::StoreCondReq          50864                       # Transaction distribution (Count)
testsys.membus.transDist::StoreCondResp         50864                       # Transaction distribution (Count)
testsys.membus.transDist::SwapReq              475025                       # Transaction distribution (Count)
testsys.membus.transDist::SwapResp             475025                       # Transaction distribution (Count)
testsys.membus.transDist::CleanSharedReq        14115                       # Transaction distribution (Count)
testsys.membus.transDist::CleanSharedResp        14115                       # Transaction distribution (Count)
testsys.membus.transDist::CleanInvalidReq        17623                       # Transaction distribution (Count)
testsys.membus.transDist::CleanInvalidResp        17623                       # Transaction distribution (Count)
testsys.membus.transDist::InvalidateReq        119818                       # Transaction distribution (Count)
testsys.membus.transDist::InvalidateResp       119818                       # Transaction distribution (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.icache_port::testsys.mem_ctrls.port    257417664                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.icache_port::testsys.realview.bootmem.port           54                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.icache_port::total    257417718                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.mem_ctrls.port     68782942                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.iobridge.cpu_side_port        11296                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.bootmem.port            8                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.generic_timer_mem.frames0.pio           10                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.gic.pio         5522                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::total     68799784                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::testsys.mem_ctrls.port       101702                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::total       101702                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::testsys.mem_ctrls.port       751486                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::total       751486                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.icache_port::testsys.mem_ctrls.port     56215162                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.icache_port::testsys.realview.bootmem.port           44                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.icache_port::total     56215206                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::testsys.mem_ctrls.port     18734440                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::testsys.iobridge.cpu_side_port         8726                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::testsys.realview.bootmem.port            2                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::testsys.realview.gic.pio         3380                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::total     18746548                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::testsys.mem_ctrls.port       108932                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::total       108932                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::testsys.mem_ctrls.port       437762                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::total       437762                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.icache_port::testsys.mem_ctrls.port     61518788                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.icache_port::testsys.realview.bootmem.port           44                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.icache_port::total     61518832                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::testsys.mem_ctrls.port     25756988                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::testsys.iobridge.cpu_side_port         4278                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::testsys.realview.bootmem.port            2                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::testsys.realview.gic.pio         1352                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::total     25762620                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::testsys.mem_ctrls.port        47202                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::total        47202                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::testsys.mem_ctrls.port       145356                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::total       145356                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.icache_port::testsys.mem_ctrls.port     83245642                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.icache_port::testsys.realview.bootmem.port           44                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.icache_port::total     83245686                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::testsys.mem_ctrls.port     26933220                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::testsys.iobridge.cpu_side_port        44684                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::testsys.realview.bootmem.port            2                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::testsys.realview.gic.pio         1850                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::total     26979756                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::testsys.mem_ctrls.port       107672                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::total       107672                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::testsys.mem_ctrls.port       509322                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::total       509322                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount::total              600895584                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.icache_port::testsys.mem_ctrls.port    514835328                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.icache_port::testsys.realview.bootmem.port          108                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.icache_port::total    514835436                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.mem_ctrls.port    267910398                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.iobridge.cpu_side_port        10816                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.bootmem.port           28                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.generic_timer_mem.frames0.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.gic.pio        11044                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::total    267932318                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::testsys.mem_ctrls.port       406808                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::total       406808                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::testsys.mem_ctrls.port      3005944                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::total      3005944                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.icache_port::testsys.mem_ctrls.port    112430324                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.icache_port::testsys.realview.bootmem.port           88                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.icache_port::total    112430412                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::testsys.mem_ctrls.port     78653637                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::testsys.iobridge.cpu_side_port         8726                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::testsys.realview.bootmem.port            8                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::testsys.realview.gic.pio         6760                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::total     78669131                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::testsys.mem_ctrls.port       435728                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::total       435728                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::testsys.mem_ctrls.port      1751048                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::total      1751048                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.icache_port::testsys.mem_ctrls.port    123037576                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.icache_port::testsys.realview.bootmem.port           88                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.icache_port::total    123037664                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::testsys.mem_ctrls.port     96393331                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::testsys.iobridge.cpu_side_port         4404                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::testsys.realview.bootmem.port            8                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::testsys.realview.gic.pio         2704                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::total     96400447                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::testsys.mem_ctrls.port       188808                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::total       188808                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::testsys.mem_ctrls.port       581424                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::total       581424                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.icache_port::testsys.mem_ctrls.port    166491284                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.icache_port::testsys.realview.bootmem.port           88                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.icache_port::total    166491372                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::testsys.mem_ctrls.port    109927473                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::testsys.iobridge.cpu_side_port        45111                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::testsys.realview.bootmem.port            8                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::testsys.realview.gic.pio         3700                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::total    109976292                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::testsys.mem_ctrls.port       430688                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::total       430688                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::testsys.mem_ctrls.port      2037288                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::total      2037288                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize::total              1478610808                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.snoops                               0                       # Total snoops (Count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (Byte)
testsys.membus.snoopFanout::samples         300447792                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::0               300447792    100.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::total           300447792                       # Request fanout histogram (Count)
testsys.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.snoop_filter.totRequests        151556                       # Total number of requests made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.membus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.pci_devices0.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices1.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices1.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices1.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices1.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices2.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices2.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices2.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices2.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices3.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices3.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices3.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices3.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices4.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices4.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices4.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices4.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus0.inst          108                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus0.data           28                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus1.inst           88                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus1.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus2.inst           88                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus2.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus3.inst           88                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus3.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::total          424                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus0.inst          108                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus1.inst           88                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus2.inst           88                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus3.inst           88                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::total          372                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.numReads::cpu_cluster.cpus0.inst           27                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus0.data            4                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus1.inst           22                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus1.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus2.inst           22                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus2.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus3.inst           22                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus3.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::total          100                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.bwRead::cpu_cluster.cpus0.inst          326                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus0.data           85                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus1.inst          266                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus1.data           24                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus2.inst          266                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus2.data           24                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus3.inst          266                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus3.data           24                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::total           1281                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus0.inst          326                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus1.inst          266                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus2.inst          266                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus3.inst          266                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::total         1124                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus0.inst          326                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus0.data           85                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus1.inst          266                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus1.data           24                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus2.inst          266                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus2.data           24                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus3.inst          266                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus3.data           24                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::total          1281                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.clock24MHz.clock               41667                       # Clock period in ticks (Tick)
testsys.realview.clock32KHz.clock            31250000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_cpu.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_ddr.clock              25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_hsbm.clock             25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_pxl.clock              42105                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_smb.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_sys.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.io_voltage.voltage          3.300000                       # Voltage in Volts (Volt)
testsys.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.mcc.osc_clcd.clock             42105                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_mcc.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 330930751750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.voltage_domain.voltage                      1                       # Voltage in Volts (Volt)
testsys.workload.inst.arm                           0                       # number of arm instructions executed (Count)
testsys.workload.inst.quiesce                    6884                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
