[View]
Entity=testbench_for_top
Architecture=
TopLevelType=2
[file:.\src\TutorVHDL.vhd]
Enabled=1
[file:.\src\CLK_SLOW.vhd]
Enabled=1
[file:.\src\Counter.vhd]
Enabled=1
[file:.\src\Decoder.vhd]
Enabled=1
[file:.\src\Prescaler_11.vhd]
Enabled=1
[file:.\src\Prescaler_13.vhd]
Enabled=1
[file:.\src\Prescaler_17.vhd]
Enabled=1
[file:.\src\Top.bde]
Enabled=1
[file:.\compile\Top.vhd]
Generated=TRUE
Enabled=1
[file:.\src\TestBench\Top_TB.vhd]
LIB=
Enabled=1
[file:.\src\TestBench\top_TB_runtest.do]
Enabled=1
[file:.\src\Counter_2.vhd]
Enabled=1
[file:.\src\Display.vhd]
Enabled=1
[file:.\src\Annode.vhd]
Enabled=1
[file:.\synthesis\Top.edn]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=TutorVHDL_post_synthesis
SYNTHESIS.EXCLUDED=1
[file:.\synthesis\Top.vhd]
Enabled=1
LIB=TutorVHDL_post_synthesis
SIM.POST.INCLUDED=1
SIM.FUNC.INCLUDED=0
SIM.POST.AUTO=1
SIM.POST.INDEX=0
SYNTHESIS.EXCLUDED=1
[file:.\src\Nexys4-DDR_Master.xdc]
Enabled=1
[file:.\implement\Top.v]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=TutorVHDL_timing
SIM.TIME.INCLUDED=1
SIM.TIME.AUTO=1
[file:.\implement\Top.sdf]
Enabled=1
[file:.\implement\glbl.v]
Enabled=1
LIB=TutorVHDL_timing
SIM.FUNC.INCLUDED=0
SIM.TIME.INCLUDED=0
SIM.TIME.AUTO=0
[file:.\src\Prescaler_dsp.vhd]
Enabled=1
[file:.\src\Prescaler_DISP.vhd]
Enabled=1
[file:.\src\Decoder_1.vhd]
Enabled=1
[file:.\src\Counter_3.vhd]
Enabled=1
[file:.\src\Compare.vhd]
Enabled=1
[file:.\src\Counter_.vhd]
Enabled=1
[file:.\src\Timer.vhd]
Enabled=1
