ARM GAS  /tmp/ccabPsmp.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.cpp"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._ZL12MX_GPIO_Initv,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	_ZL12MX_GPIO_Initv:
  26              		.fnstart
  27              	.LFB148:
  28              		.file 1 "Core/Src/main.cpp"
   1:Core/Src/main.cpp **** /* USER CODE BEGIN Header */
   2:Core/Src/main.cpp **** /**
   3:Core/Src/main.cpp ****   ******************************************************************************
   4:Core/Src/main.cpp ****   * @file           : main.c
   5:Core/Src/main.cpp ****   * @brief          : Main program body
   6:Core/Src/main.cpp ****   ******************************************************************************
   7:Core/Src/main.cpp ****   * @attention
   8:Core/Src/main.cpp ****   *
   9:Core/Src/main.cpp ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.cpp ****   * All rights reserved.</center></h2>
  11:Core/Src/main.cpp ****   *
  12:Core/Src/main.cpp ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.cpp ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.cpp ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.cpp ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.cpp ****   *
  17:Core/Src/main.cpp ****   ******************************************************************************
  18:Core/Src/main.cpp ****   */
  19:Core/Src/main.cpp **** /* USER CODE END Header */
  20:Core/Src/main.cpp **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.cpp **** #include "main.h"
  22:Core/Src/main.cpp **** 
  23:Core/Src/main.cpp **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.cpp **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.cpp **** #include "oled.hpp"
  26:Core/Src/main.cpp **** /* USER CODE END Includes */
  27:Core/Src/main.cpp **** 
  28:Core/Src/main.cpp **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.cpp **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccabPsmp.s 			page 2


  31:Core/Src/main.cpp **** /* USER CODE END PTD */
  32:Core/Src/main.cpp **** 
  33:Core/Src/main.cpp **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.cpp **** /* USER CODE BEGIN PD */
  35:Core/Src/main.cpp **** /* USER CODE END PD */
  36:Core/Src/main.cpp **** 
  37:Core/Src/main.cpp **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.cpp **** /* USER CODE BEGIN PM */
  39:Core/Src/main.cpp **** 
  40:Core/Src/main.cpp **** /* USER CODE END PM */
  41:Core/Src/main.cpp **** 
  42:Core/Src/main.cpp **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.cpp **** ADC_HandleTypeDef hadc1;
  44:Core/Src/main.cpp **** 
  45:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c1;
  46:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c3;
  47:Core/Src/main.cpp **** 
  48:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s2;
  49:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s3;
  50:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s4;
  51:Core/Src/main.cpp **** 
  52:Core/Src/main.cpp **** SD_HandleTypeDef hsd;
  53:Core/Src/main.cpp **** 
  54:Core/Src/main.cpp **** SPI_HandleTypeDef hspi1;
  55:Core/Src/main.cpp **** SPI_HandleTypeDef hspi5;
  56:Core/Src/main.cpp **** 
  57:Core/Src/main.cpp **** TIM_HandleTypeDef htim5;
  58:Core/Src/main.cpp **** TIM_HandleTypeDef htim9;
  59:Core/Src/main.cpp **** TIM_HandleTypeDef htim10;
  60:Core/Src/main.cpp **** 
  61:Core/Src/main.cpp **** UART_HandleTypeDef huart1;
  62:Core/Src/main.cpp **** UART_HandleTypeDef huart2;
  63:Core/Src/main.cpp **** UART_HandleTypeDef huart6;
  64:Core/Src/main.cpp **** 
  65:Core/Src/main.cpp **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  66:Core/Src/main.cpp **** 
  67:Core/Src/main.cpp **** /* USER CODE BEGIN PV */
  68:Core/Src/main.cpp **** 
  69:Core/Src/main.cpp **** /* USER CODE END PV */
  70:Core/Src/main.cpp **** 
  71:Core/Src/main.cpp **** /* Private function prototypes -----------------------------------------------*/
  72:Core/Src/main.cpp **** void SystemClock_Config(void);
  73:Core/Src/main.cpp **** static void MX_GPIO_Init(void);
  74:Core/Src/main.cpp **** static void MX_I2C1_Init(void);
  75:Core/Src/main.cpp **** static void MX_I2C3_Init(void);
  76:Core/Src/main.cpp **** static void MX_I2S2_Init(void);
  77:Core/Src/main.cpp **** static void MX_I2S3_Init(void);
  78:Core/Src/main.cpp **** static void MX_I2S4_Init(void);
  79:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void);
  80:Core/Src/main.cpp **** static void MX_SPI1_Init(void);
  81:Core/Src/main.cpp **** static void MX_SPI5_Init(void);
  82:Core/Src/main.cpp **** static void MX_USART1_UART_Init(void);
  83:Core/Src/main.cpp **** static void MX_USART2_UART_Init(void);
  84:Core/Src/main.cpp **** static void MX_USART6_UART_Init(void);
  85:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void);
  86:Core/Src/main.cpp **** static void MX_ADC1_Init(void);
  87:Core/Src/main.cpp **** static void MX_TIM10_Init(void);
ARM GAS  /tmp/ccabPsmp.s 			page 3


  88:Core/Src/main.cpp **** static void MX_TIM5_Init(void);
  89:Core/Src/main.cpp **** static void MX_TIM9_Init(void);
  90:Core/Src/main.cpp **** /* USER CODE BEGIN PFP */
  91:Core/Src/main.cpp **** 
  92:Core/Src/main.cpp **** /* USER CODE END PFP */
  93:Core/Src/main.cpp **** 
  94:Core/Src/main.cpp **** /* Private user code ---------------------------------------------------------*/
  95:Core/Src/main.cpp **** /* USER CODE BEGIN 0 */
  96:Core/Src/main.cpp **** oled oled1(hi2c3,0x78,htim10);
  97:Core/Src/main.cpp **** /* USER CODE END 0 */
  98:Core/Src/main.cpp **** 
  99:Core/Src/main.cpp **** /**
 100:Core/Src/main.cpp ****   * @brief  The application entry point.
 101:Core/Src/main.cpp ****   * @retval int
 102:Core/Src/main.cpp ****   */
 103:Core/Src/main.cpp **** int main(void)
 104:Core/Src/main.cpp **** {
 105:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 106:Core/Src/main.cpp **** 
 107:Core/Src/main.cpp ****   /* USER CODE END 1 */
 108:Core/Src/main.cpp **** 
 109:Core/Src/main.cpp ****   /* MCU Configuration--------------------------------------------------------*/
 110:Core/Src/main.cpp **** 
 111:Core/Src/main.cpp ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 112:Core/Src/main.cpp ****   HAL_Init();
 113:Core/Src/main.cpp **** 
 114:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
 115:Core/Src/main.cpp **** 
 116:Core/Src/main.cpp ****   /* USER CODE END Init */
 117:Core/Src/main.cpp **** 
 118:Core/Src/main.cpp ****   /* Configure the system clock */
 119:Core/Src/main.cpp ****   SystemClock_Config();
 120:Core/Src/main.cpp **** 
 121:Core/Src/main.cpp ****   /* USER CODE BEGIN SysInit */
 122:Core/Src/main.cpp **** 
 123:Core/Src/main.cpp ****   /* USER CODE END SysInit */
 124:Core/Src/main.cpp **** 
 125:Core/Src/main.cpp ****   /* Initialize all configured peripherals */
 126:Core/Src/main.cpp ****   MX_GPIO_Init();
 127:Core/Src/main.cpp ****   MX_I2C1_Init();
 128:Core/Src/main.cpp ****   MX_I2C3_Init();
 129:Core/Src/main.cpp ****   MX_I2S2_Init();
 130:Core/Src/main.cpp ****   MX_I2S3_Init();
 131:Core/Src/main.cpp ****   MX_I2S4_Init();
 132:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 133:Core/Src/main.cpp ****   MX_SPI1_Init();
 134:Core/Src/main.cpp ****   MX_SPI5_Init();
 135:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 136:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 137:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 138:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 139:Core/Src/main.cpp ****   MX_ADC1_Init();
 140:Core/Src/main.cpp ****   MX_TIM10_Init();
 141:Core/Src/main.cpp ****   MX_TIM5_Init();
 142:Core/Src/main.cpp ****   MX_TIM9_Init();
 143:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 144:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccabPsmp.s 			page 4


 145:Core/Src/main.cpp ****   /* USER CODE END 2 */
 146:Core/Src/main.cpp **** 
 147:Core/Src/main.cpp ****   /* Infinite loop */
 148:Core/Src/main.cpp ****   /* USER CODE BEGIN WHILE */
 149:Core/Src/main.cpp ****   while (1)
 150:Core/Src/main.cpp ****   {
 151:Core/Src/main.cpp ****     /* USER CODE END WHILE */
 152:Core/Src/main.cpp ****     oled1.OLED_Fill(oled::OLED_BLACK);
 153:Core/Src/main.cpp ****     HAL_Delay(500);
 154:Core/Src/main.cpp ****     oled1.OLED_Fill(oled::OLED_WHITE);
 155:Core/Src/main.cpp ****     HAL_Delay(500);
 156:Core/Src/main.cpp **** 
 157:Core/Src/main.cpp **** 
 158:Core/Src/main.cpp ****     /* USER CODE BEGIN 3 */
 159:Core/Src/main.cpp ****   }
 160:Core/Src/main.cpp ****   /* USER CODE END 3 */
 161:Core/Src/main.cpp **** }
 162:Core/Src/main.cpp **** 
 163:Core/Src/main.cpp **** /**
 164:Core/Src/main.cpp ****   * @brief System Clock Configuration
 165:Core/Src/main.cpp ****   * @retval None
 166:Core/Src/main.cpp ****   */
 167:Core/Src/main.cpp **** void SystemClock_Config(void)
 168:Core/Src/main.cpp **** {
 169:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 170:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 171:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 172:Core/Src/main.cpp **** 
 173:Core/Src/main.cpp ****   /** Configure the main internal regulator output voltage
 174:Core/Src/main.cpp ****   */
 175:Core/Src/main.cpp ****   __HAL_RCC_PWR_CLK_ENABLE();
 176:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 177:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 178:Core/Src/main.cpp ****   * in the RCC_OscInitTypeDef structure.
 179:Core/Src/main.cpp ****   */
 180:Core/Src/main.cpp ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 181:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 182:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 183:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 184:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 185:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 186:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 187:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 190:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 191:Core/Src/main.cpp ****   {
 192:Core/Src/main.cpp ****     Error_Handler();
 193:Core/Src/main.cpp ****   }
 194:Core/Src/main.cpp ****   /** Initializes the CPU, AHB and APB buses clocks
 195:Core/Src/main.cpp ****   */
 196:Core/Src/main.cpp ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 197:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 198:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 199:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 200:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 201:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
ARM GAS  /tmp/ccabPsmp.s 			page 5


 202:Core/Src/main.cpp **** 
 203:Core/Src/main.cpp ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 204:Core/Src/main.cpp ****   {
 205:Core/Src/main.cpp ****     Error_Handler();
 206:Core/Src/main.cpp ****   }
 207:Core/Src/main.cpp ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 208:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 209:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 210:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 211:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 212:Core/Src/main.cpp ****   {
 213:Core/Src/main.cpp ****     Error_Handler();
 214:Core/Src/main.cpp ****   }
 215:Core/Src/main.cpp **** }
 216:Core/Src/main.cpp **** 
 217:Core/Src/main.cpp **** /**
 218:Core/Src/main.cpp ****   * @brief ADC1 Initialization Function
 219:Core/Src/main.cpp ****   * @param None
 220:Core/Src/main.cpp ****   * @retval None
 221:Core/Src/main.cpp ****   */
 222:Core/Src/main.cpp **** static void MX_ADC1_Init(void)
 223:Core/Src/main.cpp **** {
 224:Core/Src/main.cpp **** 
 225:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 0 */
 226:Core/Src/main.cpp **** 
 227:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 0 */
 228:Core/Src/main.cpp **** 
 229:Core/Src/main.cpp ****   ADC_ChannelConfTypeDef sConfig = {0};
 230:Core/Src/main.cpp **** 
 231:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 1 */
 232:Core/Src/main.cpp **** 
 233:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 1 */
 234:Core/Src/main.cpp ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 235:Core/Src/main.cpp ****   */
 236:Core/Src/main.cpp ****   hadc1.Instance = ADC1;
 237:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 238:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 239:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 240:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 241:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 242:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 243:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 244:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 245:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 246:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 247:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 248:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 249:Core/Src/main.cpp ****   {
 250:Core/Src/main.cpp ****     Error_Handler();
 251:Core/Src/main.cpp ****   }
 252:Core/Src/main.cpp ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 253:Core/Src/main.cpp ****   */
 254:Core/Src/main.cpp ****   sConfig.Channel = ADC_CHANNEL_10;
 255:Core/Src/main.cpp ****   sConfig.Rank = 1;
 256:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 257:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 258:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccabPsmp.s 			page 6


 259:Core/Src/main.cpp ****     Error_Handler();
 260:Core/Src/main.cpp ****   }
 261:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 2 */
 262:Core/Src/main.cpp **** 
 263:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 2 */
 264:Core/Src/main.cpp **** 
 265:Core/Src/main.cpp **** }
 266:Core/Src/main.cpp **** 
 267:Core/Src/main.cpp **** /**
 268:Core/Src/main.cpp ****   * @brief I2C1 Initialization Function
 269:Core/Src/main.cpp ****   * @param None
 270:Core/Src/main.cpp ****   * @retval None
 271:Core/Src/main.cpp ****   */
 272:Core/Src/main.cpp **** static void MX_I2C1_Init(void)
 273:Core/Src/main.cpp **** {
 274:Core/Src/main.cpp **** 
 275:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 0 */
 276:Core/Src/main.cpp **** 
 277:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 0 */
 278:Core/Src/main.cpp **** 
 279:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 1 */
 280:Core/Src/main.cpp **** 
 281:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 1 */
 282:Core/Src/main.cpp ****   hi2c1.Instance = I2C1;
 283:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 284:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 285:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 286:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 287:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 288:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 289:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 290:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 291:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 292:Core/Src/main.cpp ****   {
 293:Core/Src/main.cpp ****     Error_Handler();
 294:Core/Src/main.cpp ****   }
 295:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 2 */
 296:Core/Src/main.cpp **** 
 297:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 2 */
 298:Core/Src/main.cpp **** 
 299:Core/Src/main.cpp **** }
 300:Core/Src/main.cpp **** 
 301:Core/Src/main.cpp **** /**
 302:Core/Src/main.cpp ****   * @brief I2C3 Initialization Function
 303:Core/Src/main.cpp ****   * @param None
 304:Core/Src/main.cpp ****   * @retval None
 305:Core/Src/main.cpp ****   */
 306:Core/Src/main.cpp **** static void MX_I2C3_Init(void)
 307:Core/Src/main.cpp **** {
 308:Core/Src/main.cpp **** 
 309:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 0 */
 310:Core/Src/main.cpp **** 
 311:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 0 */
 312:Core/Src/main.cpp **** 
 313:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 1 */
 314:Core/Src/main.cpp **** 
 315:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 1 */
ARM GAS  /tmp/ccabPsmp.s 			page 7


 316:Core/Src/main.cpp ****   hi2c3.Instance = I2C3;
 317:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 318:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 319:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 320:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 321:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 322:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 323:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 324:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 325:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 326:Core/Src/main.cpp ****   {
 327:Core/Src/main.cpp ****     Error_Handler();
 328:Core/Src/main.cpp ****   }
 329:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 2 */
 330:Core/Src/main.cpp **** 
 331:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 2 */
 332:Core/Src/main.cpp **** 
 333:Core/Src/main.cpp **** }
 334:Core/Src/main.cpp **** 
 335:Core/Src/main.cpp **** /**
 336:Core/Src/main.cpp ****   * @brief I2S2 Initialization Function
 337:Core/Src/main.cpp ****   * @param None
 338:Core/Src/main.cpp ****   * @retval None
 339:Core/Src/main.cpp ****   */
 340:Core/Src/main.cpp **** static void MX_I2S2_Init(void)
 341:Core/Src/main.cpp **** {
 342:Core/Src/main.cpp **** 
 343:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 0 */
 344:Core/Src/main.cpp **** 
 345:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 0 */
 346:Core/Src/main.cpp **** 
 347:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 1 */
 348:Core/Src/main.cpp **** 
 349:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 1 */
 350:Core/Src/main.cpp ****   hi2s2.Instance = SPI2;
 351:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 352:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 353:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 354:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 355:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 356:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 357:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 358:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 359:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 360:Core/Src/main.cpp ****   {
 361:Core/Src/main.cpp ****     Error_Handler();
 362:Core/Src/main.cpp ****   }
 363:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 2 */
 364:Core/Src/main.cpp **** 
 365:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 2 */
 366:Core/Src/main.cpp **** 
 367:Core/Src/main.cpp **** }
 368:Core/Src/main.cpp **** 
 369:Core/Src/main.cpp **** /**
 370:Core/Src/main.cpp ****   * @brief I2S3 Initialization Function
 371:Core/Src/main.cpp ****   * @param None
 372:Core/Src/main.cpp ****   * @retval None
ARM GAS  /tmp/ccabPsmp.s 			page 8


 373:Core/Src/main.cpp ****   */
 374:Core/Src/main.cpp **** static void MX_I2S3_Init(void)
 375:Core/Src/main.cpp **** {
 376:Core/Src/main.cpp **** 
 377:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 0 */
 378:Core/Src/main.cpp **** 
 379:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 0 */
 380:Core/Src/main.cpp **** 
 381:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 1 */
 382:Core/Src/main.cpp **** 
 383:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 1 */
 384:Core/Src/main.cpp ****   hi2s3.Instance = SPI3;
 385:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 386:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 387:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 388:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 389:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 390:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 391:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 392:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 393:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 394:Core/Src/main.cpp ****   {
 395:Core/Src/main.cpp ****     Error_Handler();
 396:Core/Src/main.cpp ****   }
 397:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 2 */
 398:Core/Src/main.cpp **** 
 399:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 2 */
 400:Core/Src/main.cpp **** 
 401:Core/Src/main.cpp **** }
 402:Core/Src/main.cpp **** 
 403:Core/Src/main.cpp **** /**
 404:Core/Src/main.cpp ****   * @brief I2S4 Initialization Function
 405:Core/Src/main.cpp ****   * @param None
 406:Core/Src/main.cpp ****   * @retval None
 407:Core/Src/main.cpp ****   */
 408:Core/Src/main.cpp **** static void MX_I2S4_Init(void)
 409:Core/Src/main.cpp **** {
 410:Core/Src/main.cpp **** 
 411:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 0 */
 412:Core/Src/main.cpp **** 
 413:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 0 */
 414:Core/Src/main.cpp **** 
 415:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 1 */
 416:Core/Src/main.cpp **** 
 417:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 1 */
 418:Core/Src/main.cpp ****   hi2s4.Instance = SPI4;
 419:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 420:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 421:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 422:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 423:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 424:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 425:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 426:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 427:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 428:Core/Src/main.cpp ****   {
 429:Core/Src/main.cpp ****     Error_Handler();
ARM GAS  /tmp/ccabPsmp.s 			page 9


 430:Core/Src/main.cpp ****   }
 431:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 2 */
 432:Core/Src/main.cpp **** 
 433:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 2 */
 434:Core/Src/main.cpp **** 
 435:Core/Src/main.cpp **** }
 436:Core/Src/main.cpp **** 
 437:Core/Src/main.cpp **** /**
 438:Core/Src/main.cpp ****   * @brief SDIO Initialization Function
 439:Core/Src/main.cpp ****   * @param None
 440:Core/Src/main.cpp ****   * @retval None
 441:Core/Src/main.cpp ****   */
 442:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void)
 443:Core/Src/main.cpp **** {
 444:Core/Src/main.cpp **** 
 445:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 0 */
 446:Core/Src/main.cpp **** 
 447:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 0 */
 448:Core/Src/main.cpp **** 
 449:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 1 */
 450:Core/Src/main.cpp **** 
 451:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 1 */
 452:Core/Src/main.cpp ****   hsd.Instance = SDIO;
 453:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 454:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 455:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 456:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 457:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 458:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 459:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 460:Core/Src/main.cpp ****   {
 461:Core/Src/main.cpp ****     Error_Handler();
 462:Core/Src/main.cpp ****   }
 463:Core/Src/main.cpp ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 464:Core/Src/main.cpp ****   {
 465:Core/Src/main.cpp ****     Error_Handler();
 466:Core/Src/main.cpp ****   }
 467:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 2 */
 468:Core/Src/main.cpp **** 
 469:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 2 */
 470:Core/Src/main.cpp **** 
 471:Core/Src/main.cpp **** }
 472:Core/Src/main.cpp **** 
 473:Core/Src/main.cpp **** /**
 474:Core/Src/main.cpp ****   * @brief SPI1 Initialization Function
 475:Core/Src/main.cpp ****   * @param None
 476:Core/Src/main.cpp ****   * @retval None
 477:Core/Src/main.cpp ****   */
 478:Core/Src/main.cpp **** static void MX_SPI1_Init(void)
 479:Core/Src/main.cpp **** {
 480:Core/Src/main.cpp **** 
 481:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 0 */
 482:Core/Src/main.cpp **** 
 483:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 0 */
 484:Core/Src/main.cpp **** 
 485:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 1 */
 486:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccabPsmp.s 			page 10


 487:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 1 */
 488:Core/Src/main.cpp ****   /* SPI1 parameter configuration*/
 489:Core/Src/main.cpp ****   hspi1.Instance = SPI1;
 490:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 491:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 492:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 493:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 494:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 495:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 496:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 497:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 498:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 499:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 500:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 501:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 502:Core/Src/main.cpp ****   {
 503:Core/Src/main.cpp ****     Error_Handler();
 504:Core/Src/main.cpp ****   }
 505:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 2 */
 506:Core/Src/main.cpp **** 
 507:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 2 */
 508:Core/Src/main.cpp **** 
 509:Core/Src/main.cpp **** }
 510:Core/Src/main.cpp **** 
 511:Core/Src/main.cpp **** /**
 512:Core/Src/main.cpp ****   * @brief SPI5 Initialization Function
 513:Core/Src/main.cpp ****   * @param None
 514:Core/Src/main.cpp ****   * @retval None
 515:Core/Src/main.cpp ****   */
 516:Core/Src/main.cpp **** static void MX_SPI5_Init(void)
 517:Core/Src/main.cpp **** {
 518:Core/Src/main.cpp **** 
 519:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 0 */
 520:Core/Src/main.cpp **** 
 521:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 0 */
 522:Core/Src/main.cpp **** 
 523:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 1 */
 524:Core/Src/main.cpp **** 
 525:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 1 */
 526:Core/Src/main.cpp ****   /* SPI5 parameter configuration*/
 527:Core/Src/main.cpp ****   hspi5.Instance = SPI5;
 528:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 529:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 530:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 531:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 532:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 533:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 534:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 535:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 536:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 537:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 538:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 539:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 540:Core/Src/main.cpp ****   {
 541:Core/Src/main.cpp ****     Error_Handler();
 542:Core/Src/main.cpp ****   }
 543:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 2 */
ARM GAS  /tmp/ccabPsmp.s 			page 11


 544:Core/Src/main.cpp **** 
 545:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 2 */
 546:Core/Src/main.cpp **** 
 547:Core/Src/main.cpp **** }
 548:Core/Src/main.cpp **** 
 549:Core/Src/main.cpp **** /**
 550:Core/Src/main.cpp ****   * @brief TIM5 Initialization Function
 551:Core/Src/main.cpp ****   * @param None
 552:Core/Src/main.cpp ****   * @retval None
 553:Core/Src/main.cpp ****   */
 554:Core/Src/main.cpp **** static void MX_TIM5_Init(void)
 555:Core/Src/main.cpp **** {
 556:Core/Src/main.cpp **** 
 557:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 0 */
 558:Core/Src/main.cpp **** 
 559:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 0 */
 560:Core/Src/main.cpp **** 
 561:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 562:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 563:Core/Src/main.cpp **** 
 564:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 1 */
 565:Core/Src/main.cpp **** 
 566:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 1 */
 567:Core/Src/main.cpp ****   htim5.Instance = TIM5;
 568:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 569:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 570:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 571:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 572:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 573:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 574:Core/Src/main.cpp ****   {
 575:Core/Src/main.cpp ****     Error_Handler();
 576:Core/Src/main.cpp ****   }
 577:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 578:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 579:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 580:Core/Src/main.cpp ****   {
 581:Core/Src/main.cpp ****     Error_Handler();
 582:Core/Src/main.cpp ****   }
 583:Core/Src/main.cpp ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 584:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 585:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 586:Core/Src/main.cpp ****   {
 587:Core/Src/main.cpp ****     Error_Handler();
 588:Core/Src/main.cpp ****   }
 589:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 2 */
 590:Core/Src/main.cpp **** 
 591:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 2 */
 592:Core/Src/main.cpp **** 
 593:Core/Src/main.cpp **** }
 594:Core/Src/main.cpp **** 
 595:Core/Src/main.cpp **** /**
 596:Core/Src/main.cpp ****   * @brief TIM9 Initialization Function
 597:Core/Src/main.cpp ****   * @param None
 598:Core/Src/main.cpp ****   * @retval None
 599:Core/Src/main.cpp ****   */
 600:Core/Src/main.cpp **** static void MX_TIM9_Init(void)
ARM GAS  /tmp/ccabPsmp.s 			page 12


 601:Core/Src/main.cpp **** {
 602:Core/Src/main.cpp **** 
 603:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 0 */
 604:Core/Src/main.cpp **** 
 605:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 0 */
 606:Core/Src/main.cpp **** 
 607:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 608:Core/Src/main.cpp **** 
 609:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 1 */
 610:Core/Src/main.cpp **** 
 611:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 1 */
 612:Core/Src/main.cpp ****   htim9.Instance = TIM9;
 613:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 614:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 615:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 616:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 617:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 618:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 619:Core/Src/main.cpp ****   {
 620:Core/Src/main.cpp ****     Error_Handler();
 621:Core/Src/main.cpp ****   }
 622:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 623:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 624:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 625:Core/Src/main.cpp ****   {
 626:Core/Src/main.cpp ****     Error_Handler();
 627:Core/Src/main.cpp ****   }
 628:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 2 */
 629:Core/Src/main.cpp **** 
 630:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 2 */
 631:Core/Src/main.cpp **** 
 632:Core/Src/main.cpp **** }
 633:Core/Src/main.cpp **** 
 634:Core/Src/main.cpp **** /**
 635:Core/Src/main.cpp ****   * @brief TIM10 Initialization Function
 636:Core/Src/main.cpp ****   * @param None
 637:Core/Src/main.cpp ****   * @retval None
 638:Core/Src/main.cpp ****   */
 639:Core/Src/main.cpp **** static void MX_TIM10_Init(void)
 640:Core/Src/main.cpp **** {
 641:Core/Src/main.cpp **** 
 642:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 0 */
 643:Core/Src/main.cpp **** 
 644:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 0 */
 645:Core/Src/main.cpp **** 
 646:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 1 */
 647:Core/Src/main.cpp **** 
 648:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 1 */
 649:Core/Src/main.cpp ****   htim10.Instance = TIM10;
 650:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 651:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 652:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 653:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 654:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 655:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 656:Core/Src/main.cpp ****   {
 657:Core/Src/main.cpp ****     Error_Handler();
ARM GAS  /tmp/ccabPsmp.s 			page 13


 658:Core/Src/main.cpp ****   }
 659:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 2 */
 660:Core/Src/main.cpp **** 
 661:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 2 */
 662:Core/Src/main.cpp **** 
 663:Core/Src/main.cpp **** }
 664:Core/Src/main.cpp **** 
 665:Core/Src/main.cpp **** /**
 666:Core/Src/main.cpp ****   * @brief USART1 Initialization Function
 667:Core/Src/main.cpp ****   * @param None
 668:Core/Src/main.cpp ****   * @retval None
 669:Core/Src/main.cpp ****   */
 670:Core/Src/main.cpp **** static void MX_USART1_UART_Init(void)
 671:Core/Src/main.cpp **** {
 672:Core/Src/main.cpp **** 
 673:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 0 */
 674:Core/Src/main.cpp **** 
 675:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 0 */
 676:Core/Src/main.cpp **** 
 677:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 1 */
 678:Core/Src/main.cpp **** 
 679:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 1 */
 680:Core/Src/main.cpp ****   huart1.Instance = USART1;
 681:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 682:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 683:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 684:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 685:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 686:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 687:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 688:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 689:Core/Src/main.cpp ****   {
 690:Core/Src/main.cpp ****     Error_Handler();
 691:Core/Src/main.cpp ****   }
 692:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 2 */
 693:Core/Src/main.cpp **** 
 694:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 2 */
 695:Core/Src/main.cpp **** 
 696:Core/Src/main.cpp **** }
 697:Core/Src/main.cpp **** 
 698:Core/Src/main.cpp **** /**
 699:Core/Src/main.cpp ****   * @brief USART2 Initialization Function
 700:Core/Src/main.cpp ****   * @param None
 701:Core/Src/main.cpp ****   * @retval None
 702:Core/Src/main.cpp ****   */
 703:Core/Src/main.cpp **** static void MX_USART2_UART_Init(void)
 704:Core/Src/main.cpp **** {
 705:Core/Src/main.cpp **** 
 706:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 0 */
 707:Core/Src/main.cpp **** 
 708:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 0 */
 709:Core/Src/main.cpp **** 
 710:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 1 */
 711:Core/Src/main.cpp **** 
 712:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 1 */
 713:Core/Src/main.cpp ****   huart2.Instance = USART2;
 714:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
ARM GAS  /tmp/ccabPsmp.s 			page 14


 715:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 716:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 717:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 718:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 719:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 720:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 721:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 722:Core/Src/main.cpp ****   {
 723:Core/Src/main.cpp ****     Error_Handler();
 724:Core/Src/main.cpp ****   }
 725:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 2 */
 726:Core/Src/main.cpp **** 
 727:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 2 */
 728:Core/Src/main.cpp **** 
 729:Core/Src/main.cpp **** }
 730:Core/Src/main.cpp **** 
 731:Core/Src/main.cpp **** /**
 732:Core/Src/main.cpp ****   * @brief USART6 Initialization Function
 733:Core/Src/main.cpp ****   * @param None
 734:Core/Src/main.cpp ****   * @retval None
 735:Core/Src/main.cpp ****   */
 736:Core/Src/main.cpp **** static void MX_USART6_UART_Init(void)
 737:Core/Src/main.cpp **** {
 738:Core/Src/main.cpp **** 
 739:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 0 */
 740:Core/Src/main.cpp **** 
 741:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 0 */
 742:Core/Src/main.cpp **** 
 743:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 1 */
 744:Core/Src/main.cpp **** 
 745:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 1 */
 746:Core/Src/main.cpp ****   huart6.Instance = USART6;
 747:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 748:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 749:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 750:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 751:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 752:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 753:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 754:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 755:Core/Src/main.cpp ****   {
 756:Core/Src/main.cpp ****     Error_Handler();
 757:Core/Src/main.cpp ****   }
 758:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 2 */
 759:Core/Src/main.cpp **** 
 760:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 2 */
 761:Core/Src/main.cpp **** 
 762:Core/Src/main.cpp **** }
 763:Core/Src/main.cpp **** 
 764:Core/Src/main.cpp **** /**
 765:Core/Src/main.cpp ****   * @brief USB_OTG_FS Initialization Function
 766:Core/Src/main.cpp ****   * @param None
 767:Core/Src/main.cpp ****   * @retval None
 768:Core/Src/main.cpp ****   */
 769:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void)
 770:Core/Src/main.cpp **** {
 771:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccabPsmp.s 			page 15


 772:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 773:Core/Src/main.cpp **** 
 774:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 0 */
 775:Core/Src/main.cpp **** 
 776:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 777:Core/Src/main.cpp **** 
 778:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 1 */
 779:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 780:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 781:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 782:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 783:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 784:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 785:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 786:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 787:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 788:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 789:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 790:Core/Src/main.cpp ****   {
 791:Core/Src/main.cpp ****     Error_Handler();
 792:Core/Src/main.cpp ****   }
 793:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 794:Core/Src/main.cpp **** 
 795:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 2 */
 796:Core/Src/main.cpp **** 
 797:Core/Src/main.cpp **** }
 798:Core/Src/main.cpp **** 
 799:Core/Src/main.cpp **** /**
 800:Core/Src/main.cpp ****   * @brief GPIO Initialization Function
 801:Core/Src/main.cpp ****   * @param None
 802:Core/Src/main.cpp ****   * @retval None
 803:Core/Src/main.cpp ****   */
 804:Core/Src/main.cpp **** static void MX_GPIO_Init(void)
 805:Core/Src/main.cpp **** {
  29              		.loc 1 805 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              		.save {r4, r5, r6, r7, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 20
  37              		.cfi_offset 4, -20
  38              		.cfi_offset 5, -16
  39              		.cfi_offset 6, -12
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42              		.pad #52
  43 0002 8DB0     		sub	sp, sp, #52
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 72
 806:Core/Src/main.cpp ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 806 3 view .LVU1
  47              		.loc 1 806 20 is_stmt 0 view .LVU2
  48 0004 0024     		movs	r4, #0
  49 0006 0794     		str	r4, [sp, #28]
  50 0008 0894     		str	r4, [sp, #32]
ARM GAS  /tmp/ccabPsmp.s 			page 16


  51 000a 0994     		str	r4, [sp, #36]
  52 000c 0A94     		str	r4, [sp, #40]
  53 000e 0B94     		str	r4, [sp, #44]
 807:Core/Src/main.cpp **** 
 808:Core/Src/main.cpp ****   /* GPIO Ports Clock Enable */
 809:Core/Src/main.cpp ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  54              		.loc 1 809 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 809 3 view .LVU4
  57 0010 0194     		str	r4, [sp, #4]
  58              		.loc 1 809 3 view .LVU5
  59 0012 334B     		ldr	r3, .L3
  60 0014 1A6B     		ldr	r2, [r3, #48]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a 1A63     		str	r2, [r3, #48]
  63              		.loc 1 809 3 view .LVU6
  64 001c 1A6B     		ldr	r2, [r3, #48]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
  67              		.loc 1 809 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE4:
 810:Core/Src/main.cpp ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 810 3 view .LVU8
  71              	.LBB5:
  72              		.loc 1 810 3 view .LVU9
  73 0026 0294     		str	r4, [sp, #8]
  74              		.loc 1 810 3 view .LVU10
  75 0028 1A6B     		ldr	r2, [r3, #48]
  76 002a 42F00402 		orr	r2, r2, #4
  77 002e 1A63     		str	r2, [r3, #48]
  78              		.loc 1 810 3 view .LVU11
  79 0030 1A6B     		ldr	r2, [r3, #48]
  80 0032 02F00402 		and	r2, r2, #4
  81 0036 0292     		str	r2, [sp, #8]
  82              		.loc 1 810 3 view .LVU12
  83 0038 029A     		ldr	r2, [sp, #8]
  84              	.LBE5:
 811:Core/Src/main.cpp ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  85              		.loc 1 811 3 view .LVU13
  86              	.LBB6:
  87              		.loc 1 811 3 view .LVU14
  88 003a 0394     		str	r4, [sp, #12]
  89              		.loc 1 811 3 view .LVU15
  90 003c 1A6B     		ldr	r2, [r3, #48]
  91 003e 42F08002 		orr	r2, r2, #128
  92 0042 1A63     		str	r2, [r3, #48]
  93              		.loc 1 811 3 view .LVU16
  94 0044 1A6B     		ldr	r2, [r3, #48]
  95 0046 02F08002 		and	r2, r2, #128
  96 004a 0392     		str	r2, [sp, #12]
  97              		.loc 1 811 3 view .LVU17
  98 004c 039A     		ldr	r2, [sp, #12]
  99              	.LBE6:
 812:Core/Src/main.cpp ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 100              		.loc 1 812 3 view .LVU18
 101              	.LBB7:
ARM GAS  /tmp/ccabPsmp.s 			page 17


 102              		.loc 1 812 3 view .LVU19
 103 004e 0494     		str	r4, [sp, #16]
 104              		.loc 1 812 3 view .LVU20
 105 0050 1A6B     		ldr	r2, [r3, #48]
 106 0052 42F00102 		orr	r2, r2, #1
 107 0056 1A63     		str	r2, [r3, #48]
 108              		.loc 1 812 3 view .LVU21
 109 0058 1A6B     		ldr	r2, [r3, #48]
 110 005a 02F00102 		and	r2, r2, #1
 111 005e 0492     		str	r2, [sp, #16]
 112              		.loc 1 812 3 view .LVU22
 113 0060 049A     		ldr	r2, [sp, #16]
 114              	.LBE7:
 813:Core/Src/main.cpp ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 115              		.loc 1 813 3 view .LVU23
 116              	.LBB8:
 117              		.loc 1 813 3 view .LVU24
 118 0062 0594     		str	r4, [sp, #20]
 119              		.loc 1 813 3 view .LVU25
 120 0064 1A6B     		ldr	r2, [r3, #48]
 121 0066 42F00202 		orr	r2, r2, #2
 122 006a 1A63     		str	r2, [r3, #48]
 123              		.loc 1 813 3 view .LVU26
 124 006c 1A6B     		ldr	r2, [r3, #48]
 125 006e 02F00202 		and	r2, r2, #2
 126 0072 0592     		str	r2, [sp, #20]
 127              		.loc 1 813 3 view .LVU27
 128 0074 059A     		ldr	r2, [sp, #20]
 129              	.LBE8:
 814:Core/Src/main.cpp ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 130              		.loc 1 814 3 view .LVU28
 131              	.LBB9:
 132              		.loc 1 814 3 view .LVU29
 133 0076 0694     		str	r4, [sp, #24]
 134              		.loc 1 814 3 view .LVU30
 135 0078 1A6B     		ldr	r2, [r3, #48]
 136 007a 42F00802 		orr	r2, r2, #8
 137 007e 1A63     		str	r2, [r3, #48]
 138              		.loc 1 814 3 view .LVU31
 139 0080 1B6B     		ldr	r3, [r3, #48]
 140 0082 03F00803 		and	r3, r3, #8
 141 0086 0693     		str	r3, [sp, #24]
 142              		.loc 1 814 3 view .LVU32
 143 0088 069B     		ldr	r3, [sp, #24]
 144              	.LBE9:
 815:Core/Src/main.cpp **** 
 816:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 817:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 145              		.loc 1 817 3 view .LVU33
 146              		.loc 1 817 20 is_stmt 0 view .LVU34
 147 008a 164F     		ldr	r7, .L3+4
 148 008c 2246     		mov	r2, r4
 149 008e 4FF4F561 		mov	r1, #1960
 150 0092 3846     		mov	r0, r7
 151 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL0:
 818:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
ARM GAS  /tmp/ccabPsmp.s 			page 18


 819:Core/Src/main.cpp **** 
 820:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 821:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 153              		.loc 1 821 3 is_stmt 1 view .LVU35
 154              		.loc 1 821 20 is_stmt 0 view .LVU36
 155 0098 134D     		ldr	r5, .L3+8
 156 009a 2246     		mov	r2, r4
 157 009c 1121     		movs	r1, #17
 158 009e 2846     		mov	r0, r5
 159 00a0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 160              	.LVL1:
 822:Core/Src/main.cpp **** 
 823:Core/Src/main.cpp ****   /*Configure GPIO pins : PE3 PE5 PE7 PE8
 824:Core/Src/main.cpp ****                            PE9 PE10 */
 825:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 161              		.loc 1 825 3 is_stmt 1 view .LVU37
 162              		.loc 1 825 23 is_stmt 0 view .LVU38
 163 00a4 4FF4F563 		mov	r3, #1960
 164 00a8 0793     		str	r3, [sp, #28]
 826:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10;
 827:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 165              		.loc 1 827 3 is_stmt 1 view .LVU39
 166              		.loc 1 827 24 is_stmt 0 view .LVU40
 167 00aa 0126     		movs	r6, #1
 168 00ac 0896     		str	r6, [sp, #32]
 828:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 828 3 is_stmt 1 view .LVU41
 170              		.loc 1 828 24 is_stmt 0 view .LVU42
 171 00ae 0994     		str	r4, [sp, #36]
 829:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 172              		.loc 1 829 3 is_stmt 1 view .LVU43
 173              		.loc 1 829 25 is_stmt 0 view .LVU44
 174 00b0 0A94     		str	r4, [sp, #40]
 830:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 175              		.loc 1 830 3 is_stmt 1 view .LVU45
 176              		.loc 1 830 16 is_stmt 0 view .LVU46
 177 00b2 07A9     		add	r1, sp, #28
 178 00b4 3846     		mov	r0, r7
 179 00b6 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL2:
 831:Core/Src/main.cpp **** 
 832:Core/Src/main.cpp ****   /*Configure GPIO pins : PD0 PD4 */
 833:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 181              		.loc 1 833 3 is_stmt 1 view .LVU47
 182              		.loc 1 833 23 is_stmt 0 view .LVU48
 183 00ba 1123     		movs	r3, #17
 184 00bc 0793     		str	r3, [sp, #28]
 834:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 185              		.loc 1 834 3 is_stmt 1 view .LVU49
 186              		.loc 1 834 24 is_stmt 0 view .LVU50
 187 00be 0896     		str	r6, [sp, #32]
 835:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 835 3 is_stmt 1 view .LVU51
 189              		.loc 1 835 24 is_stmt 0 view .LVU52
 190 00c0 0994     		str	r4, [sp, #36]
 836:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 191              		.loc 1 836 3 is_stmt 1 view .LVU53
ARM GAS  /tmp/ccabPsmp.s 			page 19


 192              		.loc 1 836 25 is_stmt 0 view .LVU54
 193 00c2 0A94     		str	r4, [sp, #40]
 837:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 194              		.loc 1 837 3 is_stmt 1 view .LVU55
 195              		.loc 1 837 16 is_stmt 0 view .LVU56
 196 00c4 07A9     		add	r1, sp, #28
 197 00c6 2846     		mov	r0, r5
 198 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL3:
 838:Core/Src/main.cpp **** 
 839:Core/Src/main.cpp ****   /*Configure GPIO pins : PD1 PD3 */
 840:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 200              		.loc 1 840 3 is_stmt 1 view .LVU57
 201              		.loc 1 840 23 is_stmt 0 view .LVU58
 202 00cc 0A23     		movs	r3, #10
 203 00ce 0793     		str	r3, [sp, #28]
 841:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 204              		.loc 1 841 3 is_stmt 1 view .LVU59
 205              		.loc 1 841 24 is_stmt 0 view .LVU60
 206 00d0 0894     		str	r4, [sp, #32]
 842:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 842 3 is_stmt 1 view .LVU61
 208              		.loc 1 842 24 is_stmt 0 view .LVU62
 209 00d2 0994     		str	r4, [sp, #36]
 843:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 210              		.loc 1 843 3 is_stmt 1 view .LVU63
 211              		.loc 1 843 16 is_stmt 0 view .LVU64
 212 00d4 07A9     		add	r1, sp, #28
 213 00d6 2846     		mov	r0, r5
 214 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 215              	.LVL4:
 844:Core/Src/main.cpp **** 
 845:Core/Src/main.cpp **** }
 216              		.loc 1 845 1 view .LVU65
 217 00dc 0DB0     		add	sp, sp, #52
 218              	.LCFI2:
 219              		.cfi_def_cfa_offset 20
 220              		@ sp needed
 221 00de F0BD     		pop	{r4, r5, r6, r7, pc}
 222              	.L4:
 223              		.align	2
 224              	.L3:
 225 00e0 00380240 		.word	1073887232
 226 00e4 00100240 		.word	1073876992
 227 00e8 000C0240 		.word	1073875968
 228              		.cfi_endproc
 229              	.LFE148:
 230              		.fnend
 232              		.section	.text._Z41__static_initialization_and_destruction_0ii,"ax",%progbits
 233              		.align	1
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 237              		.fpu fpv4-sp-d16
 239              	_Z41__static_initialization_and_destruction_0ii:
 240              		.fnstart
 241              	.LVL5:
ARM GAS  /tmp/ccabPsmp.s 			page 20


 242              	.LFB151:
 846:Core/Src/main.cpp **** 
 847:Core/Src/main.cpp **** /* USER CODE BEGIN 4 */
 848:Core/Src/main.cpp **** 
 849:Core/Src/main.cpp **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 850:Core/Src/main.cpp **** {
 851:Core/Src/main.cpp ****   if(htim->Instance==htim10.Instance)
 852:Core/Src/main.cpp ****   {
 853:Core/Src/main.cpp ****     oled1.oled_refresh();
 854:Core/Src/main.cpp ****   }
 855:Core/Src/main.cpp **** }
 856:Core/Src/main.cpp **** /* USER CODE END 4 */
 857:Core/Src/main.cpp **** 
 858:Core/Src/main.cpp **** /**
 859:Core/Src/main.cpp ****   * @brief  This function is executed in case of error occurrence.
 860:Core/Src/main.cpp ****   * @retval None
 861:Core/Src/main.cpp ****   */
 862:Core/Src/main.cpp **** void Error_Handler(void)
 863:Core/Src/main.cpp **** {
 864:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 865:Core/Src/main.cpp ****   /* User can add his own implementation to report the HAL error return state */
 866:Core/Src/main.cpp ****   __disable_irq();
 867:Core/Src/main.cpp ****   while (1)
 868:Core/Src/main.cpp ****   {
 869:Core/Src/main.cpp ****   }
 870:Core/Src/main.cpp ****   /* USER CODE END Error_Handler_Debug */
 871:Core/Src/main.cpp **** }
 243              		.loc 1 871 1 is_stmt 1 view -0
 244              		.cfi_startproc
 245              		@ args = 0, pretend = 0, frame = 0
 246              		@ frame_needed = 0, uses_anonymous_args = 0
 247              		.loc 1 871 1 is_stmt 0 view .LVU67
 248 0000 0128     		cmp	r0, #1
 249 0002 00D0     		beq	.L11
 250              	.L8:
 251 0004 7047     		bx	lr
 252              	.L11:
 253              		.loc 1 871 1 discriminator 1 view .LVU68
 254 0006 4FF6FF73 		movw	r3, #65535
 255 000a 9942     		cmp	r1, r3
 256 000c FAD1     		bne	.L8
 257              		.loc 1 871 1 view .LVU69
 258 000e 70B5     		push	{r4, r5, r6, lr}
 259              	.LCFI3:
 260              		.cfi_def_cfa_offset 16
 261              		.cfi_offset 4, -16
 262              		.cfi_offset 5, -12
 263              		.cfi_offset 6, -8
 264              		.cfi_offset 14, -4
 265 0010 A4B0     		sub	sp, sp, #144
 266              	.LCFI4:
 267              		.cfi_def_cfa_offset 160
  96:Core/Src/main.cpp **** /* USER CODE END 0 */
 268              		.loc 1 96 29 view .LVU70
 269 0012 0E4E     		ldr	r6, .L12
 270 0014 13AC     		add	r4, sp, #76
 271 0016 0E4D     		ldr	r5, .L12+4
ARM GAS  /tmp/ccabPsmp.s 			page 21


 272 0018 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 273              	.LVL6:
  96:Core/Src/main.cpp **** /* USER CODE END 0 */
 274              		.loc 1 96 29 view .LVU71
 275 001a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 276 001c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 277 001e 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 278 0020 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 279 0022 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 280 0024 95E80F00 		ldm	r5, {r0, r1, r2, r3}
 281 0028 84E80F00 		stm	r4, {r0, r1, r2, r3}
 282 002c 7823     		movs	r3, #120
 283 002e 1293     		str	r3, [sp, #72]
 284 0030 4822     		movs	r2, #72
 285 0032 06F10C01 		add	r1, r6, #12
 286 0036 6846     		mov	r0, sp
 287 0038 FFF7FEFF 		bl	memcpy
 288              	.LVL7:
 289 003c 96E80E00 		ldm	r6, {r1, r2, r3}
 290 0040 0448     		ldr	r0, .L12+8
 291 0042 FFF7FEFF 		bl	_ZN4oledC1E17I2C_HandleTypeDefh17TIM_HandleTypeDef
 292              	.LVL8:
 293              		.loc 1 871 1 view .LVU72
 294 0046 24B0     		add	sp, sp, #144
 295              	.LCFI5:
 296              		.cfi_def_cfa_offset 16
 297              		@ sp needed
 298 0048 70BD     		pop	{r4, r5, r6, pc}
 299              	.L13:
 300 004a 00BF     		.align	2
 301              	.L12:
 302 004c 00000000 		.word	.LANCHOR0
 303 0050 00000000 		.word	.LANCHOR2
 304 0054 00000000 		.word	.LANCHOR1
 305              		.cfi_endproc
 306              	.LFE151:
 307              		.cantunwind
 308              		.fnend
 310              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 311              		.align	1
 312              		.global	HAL_TIM_PeriodElapsedCallback
 313              		.syntax unified
 314              		.thumb
 315              		.thumb_func
 316              		.fpu fpv4-sp-d16
 318              	HAL_TIM_PeriodElapsedCallback:
 319              		.fnstart
 320              	.LVL9:
 321              	.LFB149:
 850:Core/Src/main.cpp ****   if(htim->Instance==htim10.Instance)
 322              		.loc 1 850 1 is_stmt 1 view -0
 323              		.cfi_startproc
 324              		@ args = 0, pretend = 0, frame = 0
 325              		@ frame_needed = 0, uses_anonymous_args = 0
 850:Core/Src/main.cpp ****   if(htim->Instance==htim10.Instance)
 326              		.loc 1 850 1 is_stmt 0 view .LVU74
 327 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccabPsmp.s 			page 22


 328              		.save {r3, lr}
 329              	.LCFI6:
 330              		.cfi_def_cfa_offset 8
 331              		.cfi_offset 3, -8
 332              		.cfi_offset 14, -4
 851:Core/Src/main.cpp ****   {
 333              		.loc 1 851 3 is_stmt 1 view .LVU75
 851:Core/Src/main.cpp ****   {
 334              		.loc 1 851 12 is_stmt 0 view .LVU76
 335 0002 0268     		ldr	r2, [r0]
 851:Core/Src/main.cpp ****   {
 336              		.loc 1 851 29 view .LVU77
 337 0004 044B     		ldr	r3, .L18
 338 0006 1B68     		ldr	r3, [r3]
 851:Core/Src/main.cpp ****   {
 339              		.loc 1 851 3 view .LVU78
 340 0008 9A42     		cmp	r2, r3
 341 000a 00D0     		beq	.L17
 342              	.LVL10:
 343              	.L14:
 855:Core/Src/main.cpp **** /* USER CODE END 4 */
 344              		.loc 1 855 1 view .LVU79
 345 000c 08BD     		pop	{r3, pc}
 346              	.LVL11:
 347              	.L17:
 853:Core/Src/main.cpp ****   }
 348              		.loc 1 853 5 is_stmt 1 view .LVU80
 853:Core/Src/main.cpp ****   }
 349              		.loc 1 853 23 is_stmt 0 view .LVU81
 350 000e 0348     		ldr	r0, .L18+4
 351              	.LVL12:
 853:Core/Src/main.cpp ****   }
 352              		.loc 1 853 23 view .LVU82
 353 0010 FFF7FEFF 		bl	_ZN4oled12oled_refreshEv
 354              	.LVL13:
 855:Core/Src/main.cpp **** /* USER CODE END 4 */
 355              		.loc 1 855 1 view .LVU83
 356 0014 FAE7     		b	.L14
 357              	.L19:
 358 0016 00BF     		.align	2
 359              	.L18:
 360 0018 00000000 		.word	.LANCHOR2
 361 001c 00000000 		.word	.LANCHOR1
 362              		.cfi_endproc
 363              	.LFE149:
 364              		.fnend
 366              		.section	.text.Error_Handler,"ax",%progbits
 367              		.align	1
 368              		.global	Error_Handler
 369              		.syntax unified
 370              		.thumb
 371              		.thumb_func
 372              		.fpu fpv4-sp-d16
 374              	Error_Handler:
 375              		.fnstart
 376              	.LFB150:
 863:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
ARM GAS  /tmp/ccabPsmp.s 			page 23


 377              		.loc 1 863 1 is_stmt 1 view -0
 378              		.cfi_startproc
 379              		@ Volatile: function does not return.
 380              		@ args = 0, pretend = 0, frame = 0
 381              		@ frame_needed = 0, uses_anonymous_args = 0
 382              		@ link register save eliminated.
 866:Core/Src/main.cpp ****   while (1)
 383              		.loc 1 866 3 view .LVU85
 384              	.LBB10:
 385              	.LBI10:
 386              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
ARM GAS  /tmp/ccabPsmp.s 			page 24


  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /tmp/ccabPsmp.s 			page 25


 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 387              		.loc 2 140 27 view .LVU86
 388              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 389              		.loc 2 142 3 view .LVU87
 390              		.loc 2 142 44 is_stmt 0 view .LVU88
 391              		.syntax unified
 392              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 393 0000 72B6     		cpsid i
 394              	@ 0 "" 2
 395              		.thumb
 396              		.syntax unified
 397              	.L21:
 398              	.LBE11:
 399              	.LBE10:
 867:Core/Src/main.cpp ****   {
 400              		.loc 1 867 3 is_stmt 1 discriminator 1 view .LVU89
 867:Core/Src/main.cpp ****   {
 401              		.loc 1 867 3 discriminator 1 view .LVU90
 402 0002 FEE7     		b	.L21
ARM GAS  /tmp/ccabPsmp.s 			page 26


 403              		.cfi_endproc
 404              	.LFE150:
 405              		.cantunwind
 406              		.fnend
 408              		.section	.text._ZL12MX_I2C1_Initv,"ax",%progbits
 409              		.align	1
 410              		.syntax unified
 411              		.thumb
 412              		.thumb_func
 413              		.fpu fpv4-sp-d16
 415              	_ZL12MX_I2C1_Initv:
 416              		.fnstart
 417              	.LFB133:
 273:Core/Src/main.cpp **** 
 418              		.loc 1 273 1 view -0
 419              		.cfi_startproc
 420              		@ args = 0, pretend = 0, frame = 0
 421              		@ frame_needed = 0, uses_anonymous_args = 0
 422 0000 08B5     		push	{r3, lr}
 423              		.save {r3, lr}
 424              	.LCFI7:
 425              		.cfi_def_cfa_offset 8
 426              		.cfi_offset 3, -8
 427              		.cfi_offset 14, -4
 282:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 428              		.loc 1 282 3 view .LVU92
 282:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 429              		.loc 1 282 18 is_stmt 0 view .LVU93
 430 0002 0A48     		ldr	r0, .L26
 431 0004 0A4B     		ldr	r3, .L26+4
 432 0006 0360     		str	r3, [r0]
 283:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 433              		.loc 1 283 3 is_stmt 1 view .LVU94
 283:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 434              		.loc 1 283 25 is_stmt 0 view .LVU95
 435 0008 0A4B     		ldr	r3, .L26+8
 436 000a 4360     		str	r3, [r0, #4]
 284:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 437              		.loc 1 284 3 is_stmt 1 view .LVU96
 284:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 438              		.loc 1 284 24 is_stmt 0 view .LVU97
 439 000c 0023     		movs	r3, #0
 440 000e 8360     		str	r3, [r0, #8]
 285:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 441              		.loc 1 285 3 is_stmt 1 view .LVU98
 285:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 442              		.loc 1 285 26 is_stmt 0 view .LVU99
 443 0010 C360     		str	r3, [r0, #12]
 286:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 444              		.loc 1 286 3 is_stmt 1 view .LVU100
 286:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 445              		.loc 1 286 29 is_stmt 0 view .LVU101
 446 0012 4FF48042 		mov	r2, #16384
 447 0016 0261     		str	r2, [r0, #16]
 287:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 448              		.loc 1 287 3 is_stmt 1 view .LVU102
 287:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
ARM GAS  /tmp/ccabPsmp.s 			page 27


 449              		.loc 1 287 30 is_stmt 0 view .LVU103
 450 0018 4361     		str	r3, [r0, #20]
 288:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 451              		.loc 1 288 3 is_stmt 1 view .LVU104
 288:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 452              		.loc 1 288 26 is_stmt 0 view .LVU105
 453 001a 8361     		str	r3, [r0, #24]
 289:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 454              		.loc 1 289 3 is_stmt 1 view .LVU106
 289:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 455              		.loc 1 289 30 is_stmt 0 view .LVU107
 456 001c C361     		str	r3, [r0, #28]
 290:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 457              		.loc 1 290 3 is_stmt 1 view .LVU108
 290:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 458              		.loc 1 290 28 is_stmt 0 view .LVU109
 459 001e 0362     		str	r3, [r0, #32]
 291:Core/Src/main.cpp ****   {
 460              		.loc 1 291 3 is_stmt 1 view .LVU110
 291:Core/Src/main.cpp ****   {
 461              		.loc 1 291 19 is_stmt 0 view .LVU111
 462 0020 FFF7FEFF 		bl	HAL_I2C_Init
 463              	.LVL14:
 291:Core/Src/main.cpp ****   {
 464              		.loc 1 291 3 view .LVU112
 465 0024 00B9     		cbnz	r0, .L25
 299:Core/Src/main.cpp **** 
 466              		.loc 1 299 1 view .LVU113
 467 0026 08BD     		pop	{r3, pc}
 468              	.L25:
 293:Core/Src/main.cpp ****   }
 469              		.loc 1 293 5 is_stmt 1 view .LVU114
 293:Core/Src/main.cpp ****   }
 470              		.loc 1 293 18 is_stmt 0 view .LVU115
 471 0028 FFF7FEFF 		bl	Error_Handler
 472              	.LVL15:
 473              	.L27:
 474              		.align	2
 475              	.L26:
 476 002c 00000000 		.word	.LANCHOR3
 477 0030 00540040 		.word	1073763328
 478 0034 A0860100 		.word	100000
 479              		.cfi_endproc
 480              	.LFE133:
 481              		.fnend
 483              		.section	.text._ZL12MX_I2C3_Initv,"ax",%progbits
 484              		.align	1
 485              		.syntax unified
 486              		.thumb
 487              		.thumb_func
 488              		.fpu fpv4-sp-d16
 490              	_ZL12MX_I2C3_Initv:
 491              		.fnstart
 492              	.LFB134:
 307:Core/Src/main.cpp **** 
 493              		.loc 1 307 1 is_stmt 1 view -0
 494              		.cfi_startproc
ARM GAS  /tmp/ccabPsmp.s 			page 28


 495              		@ args = 0, pretend = 0, frame = 0
 496              		@ frame_needed = 0, uses_anonymous_args = 0
 497 0000 08B5     		push	{r3, lr}
 498              		.save {r3, lr}
 499              	.LCFI8:
 500              		.cfi_def_cfa_offset 8
 501              		.cfi_offset 3, -8
 502              		.cfi_offset 14, -4
 316:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 503              		.loc 1 316 3 view .LVU117
 316:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 504              		.loc 1 316 18 is_stmt 0 view .LVU118
 505 0002 0A48     		ldr	r0, .L32
 506 0004 0A4B     		ldr	r3, .L32+4
 507 0006 0360     		str	r3, [r0]
 317:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 508              		.loc 1 317 3 is_stmt 1 view .LVU119
 317:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 509              		.loc 1 317 25 is_stmt 0 view .LVU120
 510 0008 0A4B     		ldr	r3, .L32+8
 511 000a 4360     		str	r3, [r0, #4]
 318:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 512              		.loc 1 318 3 is_stmt 1 view .LVU121
 318:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 513              		.loc 1 318 24 is_stmt 0 view .LVU122
 514 000c 0023     		movs	r3, #0
 515 000e 8360     		str	r3, [r0, #8]
 319:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 516              		.loc 1 319 3 is_stmt 1 view .LVU123
 319:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 517              		.loc 1 319 26 is_stmt 0 view .LVU124
 518 0010 C360     		str	r3, [r0, #12]
 320:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 519              		.loc 1 320 3 is_stmt 1 view .LVU125
 320:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 520              		.loc 1 320 29 is_stmt 0 view .LVU126
 521 0012 4FF48042 		mov	r2, #16384
 522 0016 0261     		str	r2, [r0, #16]
 321:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 523              		.loc 1 321 3 is_stmt 1 view .LVU127
 321:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 524              		.loc 1 321 30 is_stmt 0 view .LVU128
 525 0018 4361     		str	r3, [r0, #20]
 322:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 526              		.loc 1 322 3 is_stmt 1 view .LVU129
 322:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 527              		.loc 1 322 26 is_stmt 0 view .LVU130
 528 001a 8361     		str	r3, [r0, #24]
 323:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 529              		.loc 1 323 3 is_stmt 1 view .LVU131
 323:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 530              		.loc 1 323 30 is_stmt 0 view .LVU132
 531 001c C361     		str	r3, [r0, #28]
 324:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 532              		.loc 1 324 3 is_stmt 1 view .LVU133
 324:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 533              		.loc 1 324 28 is_stmt 0 view .LVU134
ARM GAS  /tmp/ccabPsmp.s 			page 29


 534 001e 0362     		str	r3, [r0, #32]
 325:Core/Src/main.cpp ****   {
 535              		.loc 1 325 3 is_stmt 1 view .LVU135
 325:Core/Src/main.cpp ****   {
 536              		.loc 1 325 19 is_stmt 0 view .LVU136
 537 0020 FFF7FEFF 		bl	HAL_I2C_Init
 538              	.LVL16:
 325:Core/Src/main.cpp ****   {
 539              		.loc 1 325 3 view .LVU137
 540 0024 00B9     		cbnz	r0, .L31
 333:Core/Src/main.cpp **** 
 541              		.loc 1 333 1 view .LVU138
 542 0026 08BD     		pop	{r3, pc}
 543              	.L31:
 327:Core/Src/main.cpp ****   }
 544              		.loc 1 327 5 is_stmt 1 view .LVU139
 327:Core/Src/main.cpp ****   }
 545              		.loc 1 327 18 is_stmt 0 view .LVU140
 546 0028 FFF7FEFF 		bl	Error_Handler
 547              	.LVL17:
 548              	.L33:
 549              		.align	2
 550              	.L32:
 551 002c 00000000 		.word	.LANCHOR0
 552 0030 005C0040 		.word	1073765376
 553 0034 A0860100 		.word	100000
 554              		.cfi_endproc
 555              	.LFE134:
 556              		.fnend
 558              		.section	.text._ZL12MX_I2S2_Initv,"ax",%progbits
 559              		.align	1
 560              		.syntax unified
 561              		.thumb
 562              		.thumb_func
 563              		.fpu fpv4-sp-d16
 565              	_ZL12MX_I2S2_Initv:
 566              		.fnstart
 567              	.LFB135:
 341:Core/Src/main.cpp **** 
 568              		.loc 1 341 1 is_stmt 1 view -0
 569              		.cfi_startproc
 570              		@ args = 0, pretend = 0, frame = 0
 571              		@ frame_needed = 0, uses_anonymous_args = 0
 572 0000 08B5     		push	{r3, lr}
 573              		.save {r3, lr}
 574              	.LCFI9:
 575              		.cfi_def_cfa_offset 8
 576              		.cfi_offset 3, -8
 577              		.cfi_offset 14, -4
 350:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 578              		.loc 1 350 3 view .LVU142
 350:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 579              		.loc 1 350 18 is_stmt 0 view .LVU143
 580 0002 0B48     		ldr	r0, .L38
 581 0004 0B4B     		ldr	r3, .L38+4
 582 0006 0360     		str	r3, [r0]
 351:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
ARM GAS  /tmp/ccabPsmp.s 			page 30


 583              		.loc 1 351 3 is_stmt 1 view .LVU144
 351:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 584              		.loc 1 351 19 is_stmt 0 view .LVU145
 585 0008 4FF40072 		mov	r2, #512
 586 000c 4260     		str	r2, [r0, #4]
 352:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 587              		.loc 1 352 3 is_stmt 1 view .LVU146
 352:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 588              		.loc 1 352 23 is_stmt 0 view .LVU147
 589 000e 0023     		movs	r3, #0
 590 0010 8360     		str	r3, [r0, #8]
 353:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 591              		.loc 1 353 3 is_stmt 1 view .LVU148
 353:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 592              		.loc 1 353 25 is_stmt 0 view .LVU149
 593 0012 C360     		str	r3, [r0, #12]
 354:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 594              		.loc 1 354 3 is_stmt 1 view .LVU150
 354:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 595              		.loc 1 354 25 is_stmt 0 view .LVU151
 596 0014 0261     		str	r2, [r0, #16]
 355:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 597              		.loc 1 355 3 is_stmt 1 view .LVU152
 355:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 598              		.loc 1 355 24 is_stmt 0 view .LVU153
 599 0016 4FF4FA52 		mov	r2, #8000
 600 001a 4261     		str	r2, [r0, #20]
 356:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 601              		.loc 1 356 3 is_stmt 1 view .LVU154
 356:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 602              		.loc 1 356 19 is_stmt 0 view .LVU155
 603 001c 8361     		str	r3, [r0, #24]
 357:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 604              		.loc 1 357 3 is_stmt 1 view .LVU156
 357:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 605              		.loc 1 357 26 is_stmt 0 view .LVU157
 606 001e C361     		str	r3, [r0, #28]
 358:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 607              		.loc 1 358 3 is_stmt 1 view .LVU158
 358:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 608              		.loc 1 358 29 is_stmt 0 view .LVU159
 609 0020 0362     		str	r3, [r0, #32]
 359:Core/Src/main.cpp ****   {
 610              		.loc 1 359 3 is_stmt 1 view .LVU160
 359:Core/Src/main.cpp ****   {
 611              		.loc 1 359 19 is_stmt 0 view .LVU161
 612 0022 FFF7FEFF 		bl	HAL_I2S_Init
 613              	.LVL18:
 359:Core/Src/main.cpp ****   {
 614              		.loc 1 359 3 view .LVU162
 615 0026 00B9     		cbnz	r0, .L37
 367:Core/Src/main.cpp **** 
 616              		.loc 1 367 1 view .LVU163
 617 0028 08BD     		pop	{r3, pc}
 618              	.L37:
 361:Core/Src/main.cpp ****   }
 619              		.loc 1 361 5 is_stmt 1 view .LVU164
ARM GAS  /tmp/ccabPsmp.s 			page 31


 361:Core/Src/main.cpp ****   }
 620              		.loc 1 361 18 is_stmt 0 view .LVU165
 621 002a FFF7FEFF 		bl	Error_Handler
 622              	.LVL19:
 623              	.L39:
 624 002e 00BF     		.align	2
 625              	.L38:
 626 0030 00000000 		.word	.LANCHOR4
 627 0034 00380040 		.word	1073756160
 628              		.cfi_endproc
 629              	.LFE135:
 630              		.fnend
 632              		.section	.text._ZL12MX_I2S3_Initv,"ax",%progbits
 633              		.align	1
 634              		.syntax unified
 635              		.thumb
 636              		.thumb_func
 637              		.fpu fpv4-sp-d16
 639              	_ZL12MX_I2S3_Initv:
 640              		.fnstart
 641              	.LFB136:
 375:Core/Src/main.cpp **** 
 642              		.loc 1 375 1 is_stmt 1 view -0
 643              		.cfi_startproc
 644              		@ args = 0, pretend = 0, frame = 0
 645              		@ frame_needed = 0, uses_anonymous_args = 0
 646 0000 08B5     		push	{r3, lr}
 647              		.save {r3, lr}
 648              	.LCFI10:
 649              		.cfi_def_cfa_offset 8
 650              		.cfi_offset 3, -8
 651              		.cfi_offset 14, -4
 384:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 652              		.loc 1 384 3 view .LVU167
 384:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 653              		.loc 1 384 18 is_stmt 0 view .LVU168
 654 0002 0B48     		ldr	r0, .L44
 655 0004 0B4B     		ldr	r3, .L44+4
 656 0006 0360     		str	r3, [r0]
 385:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 657              		.loc 1 385 3 is_stmt 1 view .LVU169
 385:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 658              		.loc 1 385 19 is_stmt 0 view .LVU170
 659 0008 4FF40072 		mov	r2, #512
 660 000c 4260     		str	r2, [r0, #4]
 386:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 661              		.loc 1 386 3 is_stmt 1 view .LVU171
 386:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 662              		.loc 1 386 23 is_stmt 0 view .LVU172
 663 000e 0023     		movs	r3, #0
 664 0010 8360     		str	r3, [r0, #8]
 387:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 665              		.loc 1 387 3 is_stmt 1 view .LVU173
 387:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 666              		.loc 1 387 25 is_stmt 0 view .LVU174
 667 0012 C360     		str	r3, [r0, #12]
 388:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
ARM GAS  /tmp/ccabPsmp.s 			page 32


 668              		.loc 1 388 3 is_stmt 1 view .LVU175
 388:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 669              		.loc 1 388 25 is_stmt 0 view .LVU176
 670 0014 0261     		str	r2, [r0, #16]
 389:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 671              		.loc 1 389 3 is_stmt 1 view .LVU177
 389:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 672              		.loc 1 389 24 is_stmt 0 view .LVU178
 673 0016 4AF64442 		movw	r2, #44100
 674 001a 4261     		str	r2, [r0, #20]
 390:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 675              		.loc 1 390 3 is_stmt 1 view .LVU179
 390:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 676              		.loc 1 390 19 is_stmt 0 view .LVU180
 677 001c 8361     		str	r3, [r0, #24]
 391:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 678              		.loc 1 391 3 is_stmt 1 view .LVU181
 391:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 679              		.loc 1 391 26 is_stmt 0 view .LVU182
 680 001e C361     		str	r3, [r0, #28]
 392:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 681              		.loc 1 392 3 is_stmt 1 view .LVU183
 392:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 682              		.loc 1 392 29 is_stmt 0 view .LVU184
 683 0020 0123     		movs	r3, #1
 684 0022 0362     		str	r3, [r0, #32]
 393:Core/Src/main.cpp ****   {
 685              		.loc 1 393 3 is_stmt 1 view .LVU185
 393:Core/Src/main.cpp ****   {
 686              		.loc 1 393 19 is_stmt 0 view .LVU186
 687 0024 FFF7FEFF 		bl	HAL_I2S_Init
 688              	.LVL20:
 393:Core/Src/main.cpp ****   {
 689              		.loc 1 393 3 view .LVU187
 690 0028 00B9     		cbnz	r0, .L43
 401:Core/Src/main.cpp **** 
 691              		.loc 1 401 1 view .LVU188
 692 002a 08BD     		pop	{r3, pc}
 693              	.L43:
 395:Core/Src/main.cpp ****   }
 694              		.loc 1 395 5 is_stmt 1 view .LVU189
 395:Core/Src/main.cpp ****   }
 695              		.loc 1 395 18 is_stmt 0 view .LVU190
 696 002c FFF7FEFF 		bl	Error_Handler
 697              	.LVL21:
 698              	.L45:
 699              		.align	2
 700              	.L44:
 701 0030 00000000 		.word	.LANCHOR5
 702 0034 003C0040 		.word	1073757184
 703              		.cfi_endproc
 704              	.LFE136:
 705              		.fnend
 707              		.section	.text._ZL12MX_I2S4_Initv,"ax",%progbits
 708              		.align	1
 709              		.syntax unified
 710              		.thumb
ARM GAS  /tmp/ccabPsmp.s 			page 33


 711              		.thumb_func
 712              		.fpu fpv4-sp-d16
 714              	_ZL12MX_I2S4_Initv:
 715              		.fnstart
 716              	.LFB137:
 409:Core/Src/main.cpp **** 
 717              		.loc 1 409 1 is_stmt 1 view -0
 718              		.cfi_startproc
 719              		@ args = 0, pretend = 0, frame = 0
 720              		@ frame_needed = 0, uses_anonymous_args = 0
 721 0000 08B5     		push	{r3, lr}
 722              		.save {r3, lr}
 723              	.LCFI11:
 724              		.cfi_def_cfa_offset 8
 725              		.cfi_offset 3, -8
 726              		.cfi_offset 14, -4
 418:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 727              		.loc 1 418 3 view .LVU192
 418:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 728              		.loc 1 418 18 is_stmt 0 view .LVU193
 729 0002 0B48     		ldr	r0, .L50
 730 0004 0B4B     		ldr	r3, .L50+4
 731 0006 0360     		str	r3, [r0]
 419:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 732              		.loc 1 419 3 is_stmt 1 view .LVU194
 419:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 733              		.loc 1 419 19 is_stmt 0 view .LVU195
 734 0008 4FF40073 		mov	r3, #512
 735 000c 4360     		str	r3, [r0, #4]
 420:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 736              		.loc 1 420 3 is_stmt 1 view .LVU196
 420:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 737              		.loc 1 420 23 is_stmt 0 view .LVU197
 738 000e 0023     		movs	r3, #0
 739 0010 8360     		str	r3, [r0, #8]
 421:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 740              		.loc 1 421 3 is_stmt 1 view .LVU198
 421:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 741              		.loc 1 421 25 is_stmt 0 view .LVU199
 742 0012 C360     		str	r3, [r0, #12]
 422:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 743              		.loc 1 422 3 is_stmt 1 view .LVU200
 422:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 744              		.loc 1 422 25 is_stmt 0 view .LVU201
 745 0014 0361     		str	r3, [r0, #16]
 423:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 746              		.loc 1 423 3 is_stmt 1 view .LVU202
 423:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 747              		.loc 1 423 24 is_stmt 0 view .LVU203
 748 0016 4AF64442 		movw	r2, #44100
 749 001a 4261     		str	r2, [r0, #20]
 424:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 750              		.loc 1 424 3 is_stmt 1 view .LVU204
 424:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 751              		.loc 1 424 19 is_stmt 0 view .LVU205
 752 001c 8361     		str	r3, [r0, #24]
 425:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
ARM GAS  /tmp/ccabPsmp.s 			page 34


 753              		.loc 1 425 3 is_stmt 1 view .LVU206
 425:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 754              		.loc 1 425 26 is_stmt 0 view .LVU207
 755 001e C361     		str	r3, [r0, #28]
 426:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 756              		.loc 1 426 3 is_stmt 1 view .LVU208
 426:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 757              		.loc 1 426 29 is_stmt 0 view .LVU209
 758 0020 0362     		str	r3, [r0, #32]
 427:Core/Src/main.cpp ****   {
 759              		.loc 1 427 3 is_stmt 1 view .LVU210
 427:Core/Src/main.cpp ****   {
 760              		.loc 1 427 19 is_stmt 0 view .LVU211
 761 0022 FFF7FEFF 		bl	HAL_I2S_Init
 762              	.LVL22:
 427:Core/Src/main.cpp ****   {
 763              		.loc 1 427 3 view .LVU212
 764 0026 00B9     		cbnz	r0, .L49
 435:Core/Src/main.cpp **** 
 765              		.loc 1 435 1 view .LVU213
 766 0028 08BD     		pop	{r3, pc}
 767              	.L49:
 429:Core/Src/main.cpp ****   }
 768              		.loc 1 429 5 is_stmt 1 view .LVU214
 429:Core/Src/main.cpp ****   }
 769              		.loc 1 429 18 is_stmt 0 view .LVU215
 770 002a FFF7FEFF 		bl	Error_Handler
 771              	.LVL23:
 772              	.L51:
 773 002e 00BF     		.align	2
 774              	.L50:
 775 0030 00000000 		.word	.LANCHOR6
 776 0034 00340140 		.word	1073820672
 777              		.cfi_endproc
 778              	.LFE137:
 779              		.fnend
 781              		.section	.text._ZL15MX_SDIO_SD_Initv,"ax",%progbits
 782              		.align	1
 783              		.syntax unified
 784              		.thumb
 785              		.thumb_func
 786              		.fpu fpv4-sp-d16
 788              	_ZL15MX_SDIO_SD_Initv:
 789              		.fnstart
 790              	.LFB138:
 443:Core/Src/main.cpp **** 
 791              		.loc 1 443 1 is_stmt 1 view -0
 792              		.cfi_startproc
 793              		@ args = 0, pretend = 0, frame = 0
 794              		@ frame_needed = 0, uses_anonymous_args = 0
 795 0000 08B5     		push	{r3, lr}
 796              		.save {r3, lr}
 797              	.LCFI12:
 798              		.cfi_def_cfa_offset 8
 799              		.cfi_offset 3, -8
 800              		.cfi_offset 14, -4
 452:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
ARM GAS  /tmp/ccabPsmp.s 			page 35


 801              		.loc 1 452 3 view .LVU217
 452:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 802              		.loc 1 452 16 is_stmt 0 view .LVU218
 803 0002 0C48     		ldr	r0, .L58
 804 0004 0C4B     		ldr	r3, .L58+4
 805 0006 0360     		str	r3, [r0]
 453:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 806              		.loc 1 453 3 is_stmt 1 view .LVU219
 453:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 807              		.loc 1 453 22 is_stmt 0 view .LVU220
 808 0008 0023     		movs	r3, #0
 809 000a 4360     		str	r3, [r0, #4]
 454:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 810              		.loc 1 454 3 is_stmt 1 view .LVU221
 454:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 811              		.loc 1 454 24 is_stmt 0 view .LVU222
 812 000c 8360     		str	r3, [r0, #8]
 455:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 813              		.loc 1 455 3 is_stmt 1 view .LVU223
 455:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 814              		.loc 1 455 27 is_stmt 0 view .LVU224
 815 000e C360     		str	r3, [r0, #12]
 456:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 816              		.loc 1 456 3 is_stmt 1 view .LVU225
 456:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 817              		.loc 1 456 20 is_stmt 0 view .LVU226
 818 0010 0361     		str	r3, [r0, #16]
 457:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 819              		.loc 1 457 3 is_stmt 1 view .LVU227
 457:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 820              		.loc 1 457 32 is_stmt 0 view .LVU228
 821 0012 4361     		str	r3, [r0, #20]
 458:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 822              		.loc 1 458 3 is_stmt 1 view .LVU229
 458:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 823              		.loc 1 458 21 is_stmt 0 view .LVU230
 824 0014 8361     		str	r3, [r0, #24]
 459:Core/Src/main.cpp ****   {
 825              		.loc 1 459 3 is_stmt 1 view .LVU231
 459:Core/Src/main.cpp ****   {
 826              		.loc 1 459 18 is_stmt 0 view .LVU232
 827 0016 FFF7FEFF 		bl	HAL_SD_Init
 828              	.LVL24:
 459:Core/Src/main.cpp ****   {
 829              		.loc 1 459 3 view .LVU233
 830 001a 30B9     		cbnz	r0, .L56
 463:Core/Src/main.cpp ****   {
 831              		.loc 1 463 3 is_stmt 1 view .LVU234
 463:Core/Src/main.cpp ****   {
 832              		.loc 1 463 36 is_stmt 0 view .LVU235
 833 001c 4FF40061 		mov	r1, #2048
 834 0020 0448     		ldr	r0, .L58
 835 0022 FFF7FEFF 		bl	HAL_SD_ConfigWideBusOperation
 836              	.LVL25:
 463:Core/Src/main.cpp ****   {
 837              		.loc 1 463 3 view .LVU236
 838 0026 10B9     		cbnz	r0, .L57
ARM GAS  /tmp/ccabPsmp.s 			page 36


 471:Core/Src/main.cpp **** 
 839              		.loc 1 471 1 view .LVU237
 840 0028 08BD     		pop	{r3, pc}
 841              	.L56:
 461:Core/Src/main.cpp ****   }
 842              		.loc 1 461 5 is_stmt 1 view .LVU238
 461:Core/Src/main.cpp ****   }
 843              		.loc 1 461 18 is_stmt 0 view .LVU239
 844 002a FFF7FEFF 		bl	Error_Handler
 845              	.LVL26:
 846              	.L57:
 465:Core/Src/main.cpp ****   }
 847              		.loc 1 465 5 is_stmt 1 view .LVU240
 465:Core/Src/main.cpp ****   }
 848              		.loc 1 465 18 is_stmt 0 view .LVU241
 849 002e FFF7FEFF 		bl	Error_Handler
 850              	.LVL27:
 851              	.L59:
 852 0032 00BF     		.align	2
 853              	.L58:
 854 0034 00000000 		.word	.LANCHOR7
 855 0038 002C0140 		.word	1073818624
 856              		.cfi_endproc
 857              	.LFE138:
 858              		.fnend
 860              		.section	.text._ZL12MX_SPI1_Initv,"ax",%progbits
 861              		.align	1
 862              		.syntax unified
 863              		.thumb
 864              		.thumb_func
 865              		.fpu fpv4-sp-d16
 867              	_ZL12MX_SPI1_Initv:
 868              		.fnstart
 869              	.LFB139:
 479:Core/Src/main.cpp **** 
 870              		.loc 1 479 1 is_stmt 1 view -0
 871              		.cfi_startproc
 872              		@ args = 0, pretend = 0, frame = 0
 873              		@ frame_needed = 0, uses_anonymous_args = 0
 874 0000 08B5     		push	{r3, lr}
 875              		.save {r3, lr}
 876              	.LCFI13:
 877              		.cfi_def_cfa_offset 8
 878              		.cfi_offset 3, -8
 879              		.cfi_offset 14, -4
 489:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 880              		.loc 1 489 3 view .LVU243
 489:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 881              		.loc 1 489 18 is_stmt 0 view .LVU244
 882 0002 0C48     		ldr	r0, .L64
 883 0004 0C4B     		ldr	r3, .L64+4
 884 0006 0360     		str	r3, [r0]
 490:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 885              		.loc 1 490 3 is_stmt 1 view .LVU245
 490:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 886              		.loc 1 490 19 is_stmt 0 view .LVU246
 887 0008 4FF48273 		mov	r3, #260
ARM GAS  /tmp/ccabPsmp.s 			page 37


 888 000c 4360     		str	r3, [r0, #4]
 491:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 889              		.loc 1 491 3 is_stmt 1 view .LVU247
 491:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 890              		.loc 1 491 24 is_stmt 0 view .LVU248
 891 000e 0023     		movs	r3, #0
 892 0010 8360     		str	r3, [r0, #8]
 492:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 893              		.loc 1 492 3 is_stmt 1 view .LVU249
 492:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 894              		.loc 1 492 23 is_stmt 0 view .LVU250
 895 0012 C360     		str	r3, [r0, #12]
 493:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 896              		.loc 1 493 3 is_stmt 1 view .LVU251
 493:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 897              		.loc 1 493 26 is_stmt 0 view .LVU252
 898 0014 0361     		str	r3, [r0, #16]
 494:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 899              		.loc 1 494 3 is_stmt 1 view .LVU253
 494:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 900              		.loc 1 494 23 is_stmt 0 view .LVU254
 901 0016 4361     		str	r3, [r0, #20]
 495:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 902              		.loc 1 495 3 is_stmt 1 view .LVU255
 495:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 903              		.loc 1 495 18 is_stmt 0 view .LVU256
 904 0018 8361     		str	r3, [r0, #24]
 496:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 905              		.loc 1 496 3 is_stmt 1 view .LVU257
 496:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 906              		.loc 1 496 32 is_stmt 0 view .LVU258
 907 001a C361     		str	r3, [r0, #28]
 497:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 908              		.loc 1 497 3 is_stmt 1 view .LVU259
 497:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 909              		.loc 1 497 23 is_stmt 0 view .LVU260
 910 001c 0362     		str	r3, [r0, #32]
 498:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 911              		.loc 1 498 3 is_stmt 1 view .LVU261
 498:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 912              		.loc 1 498 21 is_stmt 0 view .LVU262
 913 001e 4362     		str	r3, [r0, #36]
 499:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 914              		.loc 1 499 3 is_stmt 1 view .LVU263
 499:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 915              		.loc 1 499 29 is_stmt 0 view .LVU264
 916 0020 8362     		str	r3, [r0, #40]
 500:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 917              		.loc 1 500 3 is_stmt 1 view .LVU265
 500:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 918              		.loc 1 500 28 is_stmt 0 view .LVU266
 919 0022 0A23     		movs	r3, #10
 920 0024 C362     		str	r3, [r0, #44]
 501:Core/Src/main.cpp ****   {
 921              		.loc 1 501 3 is_stmt 1 view .LVU267
 501:Core/Src/main.cpp ****   {
 922              		.loc 1 501 19 is_stmt 0 view .LVU268
ARM GAS  /tmp/ccabPsmp.s 			page 38


 923 0026 FFF7FEFF 		bl	HAL_SPI_Init
 924              	.LVL28:
 501:Core/Src/main.cpp ****   {
 925              		.loc 1 501 3 view .LVU269
 926 002a 00B9     		cbnz	r0, .L63
 509:Core/Src/main.cpp **** 
 927              		.loc 1 509 1 view .LVU270
 928 002c 08BD     		pop	{r3, pc}
 929              	.L63:
 503:Core/Src/main.cpp ****   }
 930              		.loc 1 503 5 is_stmt 1 view .LVU271
 503:Core/Src/main.cpp ****   }
 931              		.loc 1 503 18 is_stmt 0 view .LVU272
 932 002e FFF7FEFF 		bl	Error_Handler
 933              	.LVL29:
 934              	.L65:
 935 0032 00BF     		.align	2
 936              	.L64:
 937 0034 00000000 		.word	.LANCHOR8
 938 0038 00300140 		.word	1073819648
 939              		.cfi_endproc
 940              	.LFE139:
 941              		.fnend
 943              		.section	.text._ZL12MX_SPI5_Initv,"ax",%progbits
 944              		.align	1
 945              		.syntax unified
 946              		.thumb
 947              		.thumb_func
 948              		.fpu fpv4-sp-d16
 950              	_ZL12MX_SPI5_Initv:
 951              		.fnstart
 952              	.LFB140:
 517:Core/Src/main.cpp **** 
 953              		.loc 1 517 1 is_stmt 1 view -0
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 0
 956              		@ frame_needed = 0, uses_anonymous_args = 0
 957 0000 08B5     		push	{r3, lr}
 958              		.save {r3, lr}
 959              	.LCFI14:
 960              		.cfi_def_cfa_offset 8
 961              		.cfi_offset 3, -8
 962              		.cfi_offset 14, -4
 527:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 963              		.loc 1 527 3 view .LVU274
 527:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 964              		.loc 1 527 18 is_stmt 0 view .LVU275
 965 0002 0C48     		ldr	r0, .L70
 966 0004 0C4B     		ldr	r3, .L70+4
 967 0006 0360     		str	r3, [r0]
 528:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 968              		.loc 1 528 3 is_stmt 1 view .LVU276
 528:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 969              		.loc 1 528 19 is_stmt 0 view .LVU277
 970 0008 4FF48273 		mov	r3, #260
 971 000c 4360     		str	r3, [r0, #4]
 529:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
ARM GAS  /tmp/ccabPsmp.s 			page 39


 972              		.loc 1 529 3 is_stmt 1 view .LVU278
 529:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 973              		.loc 1 529 24 is_stmt 0 view .LVU279
 974 000e 0023     		movs	r3, #0
 975 0010 8360     		str	r3, [r0, #8]
 530:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 976              		.loc 1 530 3 is_stmt 1 view .LVU280
 530:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 977              		.loc 1 530 23 is_stmt 0 view .LVU281
 978 0012 C360     		str	r3, [r0, #12]
 531:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 979              		.loc 1 531 3 is_stmt 1 view .LVU282
 531:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 980              		.loc 1 531 26 is_stmt 0 view .LVU283
 981 0014 0361     		str	r3, [r0, #16]
 532:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 982              		.loc 1 532 3 is_stmt 1 view .LVU284
 532:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 983              		.loc 1 532 23 is_stmt 0 view .LVU285
 984 0016 4361     		str	r3, [r0, #20]
 533:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 985              		.loc 1 533 3 is_stmt 1 view .LVU286
 533:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 986              		.loc 1 533 18 is_stmt 0 view .LVU287
 987 0018 8361     		str	r3, [r0, #24]
 534:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 988              		.loc 1 534 3 is_stmt 1 view .LVU288
 534:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 989              		.loc 1 534 32 is_stmt 0 view .LVU289
 990 001a C361     		str	r3, [r0, #28]
 535:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 991              		.loc 1 535 3 is_stmt 1 view .LVU290
 535:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 992              		.loc 1 535 23 is_stmt 0 view .LVU291
 993 001c 0362     		str	r3, [r0, #32]
 536:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 994              		.loc 1 536 3 is_stmt 1 view .LVU292
 536:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 995              		.loc 1 536 21 is_stmt 0 view .LVU293
 996 001e 4362     		str	r3, [r0, #36]
 537:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 997              		.loc 1 537 3 is_stmt 1 view .LVU294
 537:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 998              		.loc 1 537 29 is_stmt 0 view .LVU295
 999 0020 8362     		str	r3, [r0, #40]
 538:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1000              		.loc 1 538 3 is_stmt 1 view .LVU296
 538:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1001              		.loc 1 538 28 is_stmt 0 view .LVU297
 1002 0022 0A23     		movs	r3, #10
 1003 0024 C362     		str	r3, [r0, #44]
 539:Core/Src/main.cpp ****   {
 1004              		.loc 1 539 3 is_stmt 1 view .LVU298
 539:Core/Src/main.cpp ****   {
 1005              		.loc 1 539 19 is_stmt 0 view .LVU299
 1006 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1007              	.LVL30:
ARM GAS  /tmp/ccabPsmp.s 			page 40


 539:Core/Src/main.cpp ****   {
 1008              		.loc 1 539 3 view .LVU300
 1009 002a 00B9     		cbnz	r0, .L69
 547:Core/Src/main.cpp **** 
 1010              		.loc 1 547 1 view .LVU301
 1011 002c 08BD     		pop	{r3, pc}
 1012              	.L69:
 541:Core/Src/main.cpp ****   }
 1013              		.loc 1 541 5 is_stmt 1 view .LVU302
 541:Core/Src/main.cpp ****   }
 1014              		.loc 1 541 18 is_stmt 0 view .LVU303
 1015 002e FFF7FEFF 		bl	Error_Handler
 1016              	.LVL31:
 1017              	.L71:
 1018 0032 00BF     		.align	2
 1019              	.L70:
 1020 0034 00000000 		.word	.LANCHOR9
 1021 0038 00500140 		.word	1073827840
 1022              		.cfi_endproc
 1023              	.LFE140:
 1024              		.fnend
 1026              		.section	.text._ZL19MX_USART1_UART_Initv,"ax",%progbits
 1027              		.align	1
 1028              		.syntax unified
 1029              		.thumb
 1030              		.thumb_func
 1031              		.fpu fpv4-sp-d16
 1033              	_ZL19MX_USART1_UART_Initv:
 1034              		.fnstart
 1035              	.LFB144:
 671:Core/Src/main.cpp **** 
 1036              		.loc 1 671 1 is_stmt 1 view -0
 1037              		.cfi_startproc
 1038              		@ args = 0, pretend = 0, frame = 0
 1039              		@ frame_needed = 0, uses_anonymous_args = 0
 1040 0000 08B5     		push	{r3, lr}
 1041              		.save {r3, lr}
 1042              	.LCFI15:
 1043              		.cfi_def_cfa_offset 8
 1044              		.cfi_offset 3, -8
 1045              		.cfi_offset 14, -4
 680:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 1046              		.loc 1 680 3 view .LVU305
 680:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 1047              		.loc 1 680 19 is_stmt 0 view .LVU306
 1048 0002 0A48     		ldr	r0, .L76
 1049 0004 0A4B     		ldr	r3, .L76+4
 1050 0006 0360     		str	r3, [r0]
 681:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1051              		.loc 1 681 3 is_stmt 1 view .LVU307
 681:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1052              		.loc 1 681 24 is_stmt 0 view .LVU308
 1053 0008 4FF4E133 		mov	r3, #115200
 1054 000c 4360     		str	r3, [r0, #4]
 682:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1055              		.loc 1 682 3 is_stmt 1 view .LVU309
 682:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
ARM GAS  /tmp/ccabPsmp.s 			page 41


 1056              		.loc 1 682 26 is_stmt 0 view .LVU310
 1057 000e 0023     		movs	r3, #0
 1058 0010 8360     		str	r3, [r0, #8]
 683:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 1059              		.loc 1 683 3 is_stmt 1 view .LVU311
 683:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 1060              		.loc 1 683 24 is_stmt 0 view .LVU312
 1061 0012 C360     		str	r3, [r0, #12]
 684:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1062              		.loc 1 684 3 is_stmt 1 view .LVU313
 684:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1063              		.loc 1 684 22 is_stmt 0 view .LVU314
 1064 0014 0361     		str	r3, [r0, #16]
 685:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1065              		.loc 1 685 3 is_stmt 1 view .LVU315
 685:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1066              		.loc 1 685 20 is_stmt 0 view .LVU316
 1067 0016 0C22     		movs	r2, #12
 1068 0018 4261     		str	r2, [r0, #20]
 686:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1069              		.loc 1 686 3 is_stmt 1 view .LVU317
 686:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1070              		.loc 1 686 25 is_stmt 0 view .LVU318
 1071 001a 8361     		str	r3, [r0, #24]
 687:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1072              		.loc 1 687 3 is_stmt 1 view .LVU319
 687:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1073              		.loc 1 687 28 is_stmt 0 view .LVU320
 1074 001c C361     		str	r3, [r0, #28]
 688:Core/Src/main.cpp ****   {
 1075              		.loc 1 688 3 is_stmt 1 view .LVU321
 688:Core/Src/main.cpp ****   {
 1076              		.loc 1 688 20 is_stmt 0 view .LVU322
 1077 001e FFF7FEFF 		bl	HAL_UART_Init
 1078              	.LVL32:
 688:Core/Src/main.cpp ****   {
 1079              		.loc 1 688 3 view .LVU323
 1080 0022 00B9     		cbnz	r0, .L75
 696:Core/Src/main.cpp **** 
 1081              		.loc 1 696 1 view .LVU324
 1082 0024 08BD     		pop	{r3, pc}
 1083              	.L75:
 690:Core/Src/main.cpp ****   }
 1084              		.loc 1 690 5 is_stmt 1 view .LVU325
 690:Core/Src/main.cpp ****   }
 1085              		.loc 1 690 18 is_stmt 0 view .LVU326
 1086 0026 FFF7FEFF 		bl	Error_Handler
 1087              	.LVL33:
 1088              	.L77:
 1089 002a 00BF     		.align	2
 1090              	.L76:
 1091 002c 00000000 		.word	.LANCHOR10
 1092 0030 00100140 		.word	1073811456
 1093              		.cfi_endproc
 1094              	.LFE144:
 1095              		.fnend
 1097              		.section	.text._ZL19MX_USART2_UART_Initv,"ax",%progbits
ARM GAS  /tmp/ccabPsmp.s 			page 42


 1098              		.align	1
 1099              		.syntax unified
 1100              		.thumb
 1101              		.thumb_func
 1102              		.fpu fpv4-sp-d16
 1104              	_ZL19MX_USART2_UART_Initv:
 1105              		.fnstart
 1106              	.LFB145:
 704:Core/Src/main.cpp **** 
 1107              		.loc 1 704 1 is_stmt 1 view -0
 1108              		.cfi_startproc
 1109              		@ args = 0, pretend = 0, frame = 0
 1110              		@ frame_needed = 0, uses_anonymous_args = 0
 1111 0000 08B5     		push	{r3, lr}
 1112              		.save {r3, lr}
 1113              	.LCFI16:
 1114              		.cfi_def_cfa_offset 8
 1115              		.cfi_offset 3, -8
 1116              		.cfi_offset 14, -4
 713:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 1117              		.loc 1 713 3 view .LVU328
 713:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 1118              		.loc 1 713 19 is_stmt 0 view .LVU329
 1119 0002 0A48     		ldr	r0, .L82
 1120 0004 0A4B     		ldr	r3, .L82+4
 1121 0006 0360     		str	r3, [r0]
 714:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1122              		.loc 1 714 3 is_stmt 1 view .LVU330
 714:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1123              		.loc 1 714 24 is_stmt 0 view .LVU331
 1124 0008 4FF4E133 		mov	r3, #115200
 1125 000c 4360     		str	r3, [r0, #4]
 715:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1126              		.loc 1 715 3 is_stmt 1 view .LVU332
 715:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1127              		.loc 1 715 26 is_stmt 0 view .LVU333
 1128 000e 0023     		movs	r3, #0
 1129 0010 8360     		str	r3, [r0, #8]
 716:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 1130              		.loc 1 716 3 is_stmt 1 view .LVU334
 716:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 1131              		.loc 1 716 24 is_stmt 0 view .LVU335
 1132 0012 C360     		str	r3, [r0, #12]
 717:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1133              		.loc 1 717 3 is_stmt 1 view .LVU336
 717:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1134              		.loc 1 717 22 is_stmt 0 view .LVU337
 1135 0014 0361     		str	r3, [r0, #16]
 718:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1136              		.loc 1 718 3 is_stmt 1 view .LVU338
 718:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1137              		.loc 1 718 20 is_stmt 0 view .LVU339
 1138 0016 0C22     		movs	r2, #12
 1139 0018 4261     		str	r2, [r0, #20]
 719:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1140              		.loc 1 719 3 is_stmt 1 view .LVU340
 719:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
ARM GAS  /tmp/ccabPsmp.s 			page 43


 1141              		.loc 1 719 25 is_stmt 0 view .LVU341
 1142 001a 8361     		str	r3, [r0, #24]
 720:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1143              		.loc 1 720 3 is_stmt 1 view .LVU342
 720:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1144              		.loc 1 720 28 is_stmt 0 view .LVU343
 1145 001c C361     		str	r3, [r0, #28]
 721:Core/Src/main.cpp ****   {
 1146              		.loc 1 721 3 is_stmt 1 view .LVU344
 721:Core/Src/main.cpp ****   {
 1147              		.loc 1 721 20 is_stmt 0 view .LVU345
 1148 001e FFF7FEFF 		bl	HAL_UART_Init
 1149              	.LVL34:
 721:Core/Src/main.cpp ****   {
 1150              		.loc 1 721 3 view .LVU346
 1151 0022 00B9     		cbnz	r0, .L81
 729:Core/Src/main.cpp **** 
 1152              		.loc 1 729 1 view .LVU347
 1153 0024 08BD     		pop	{r3, pc}
 1154              	.L81:
 723:Core/Src/main.cpp ****   }
 1155              		.loc 1 723 5 is_stmt 1 view .LVU348
 723:Core/Src/main.cpp ****   }
 1156              		.loc 1 723 18 is_stmt 0 view .LVU349
 1157 0026 FFF7FEFF 		bl	Error_Handler
 1158              	.LVL35:
 1159              	.L83:
 1160 002a 00BF     		.align	2
 1161              	.L82:
 1162 002c 00000000 		.word	.LANCHOR11
 1163 0030 00440040 		.word	1073759232
 1164              		.cfi_endproc
 1165              	.LFE145:
 1166              		.fnend
 1168              		.section	.text._ZL19MX_USART6_UART_Initv,"ax",%progbits
 1169              		.align	1
 1170              		.syntax unified
 1171              		.thumb
 1172              		.thumb_func
 1173              		.fpu fpv4-sp-d16
 1175              	_ZL19MX_USART6_UART_Initv:
 1176              		.fnstart
 1177              	.LFB146:
 737:Core/Src/main.cpp **** 
 1178              		.loc 1 737 1 is_stmt 1 view -0
 1179              		.cfi_startproc
 1180              		@ args = 0, pretend = 0, frame = 0
 1181              		@ frame_needed = 0, uses_anonymous_args = 0
 1182 0000 08B5     		push	{r3, lr}
 1183              		.save {r3, lr}
 1184              	.LCFI17:
 1185              		.cfi_def_cfa_offset 8
 1186              		.cfi_offset 3, -8
 1187              		.cfi_offset 14, -4
 746:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 1188              		.loc 1 746 3 view .LVU351
 746:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
ARM GAS  /tmp/ccabPsmp.s 			page 44


 1189              		.loc 1 746 19 is_stmt 0 view .LVU352
 1190 0002 0A48     		ldr	r0, .L88
 1191 0004 0A4B     		ldr	r3, .L88+4
 1192 0006 0360     		str	r3, [r0]
 747:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 1193              		.loc 1 747 3 is_stmt 1 view .LVU353
 747:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 1194              		.loc 1 747 24 is_stmt 0 view .LVU354
 1195 0008 4FF4E133 		mov	r3, #115200
 1196 000c 4360     		str	r3, [r0, #4]
 748:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 1197              		.loc 1 748 3 is_stmt 1 view .LVU355
 748:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 1198              		.loc 1 748 26 is_stmt 0 view .LVU356
 1199 000e 0023     		movs	r3, #0
 1200 0010 8360     		str	r3, [r0, #8]
 749:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 1201              		.loc 1 749 3 is_stmt 1 view .LVU357
 749:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 1202              		.loc 1 749 24 is_stmt 0 view .LVU358
 1203 0012 C360     		str	r3, [r0, #12]
 750:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 1204              		.loc 1 750 3 is_stmt 1 view .LVU359
 750:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 1205              		.loc 1 750 22 is_stmt 0 view .LVU360
 1206 0014 0361     		str	r3, [r0, #16]
 751:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1207              		.loc 1 751 3 is_stmt 1 view .LVU361
 751:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1208              		.loc 1 751 20 is_stmt 0 view .LVU362
 1209 0016 0C22     		movs	r2, #12
 1210 0018 4261     		str	r2, [r0, #20]
 752:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 1211              		.loc 1 752 3 is_stmt 1 view .LVU363
 752:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 1212              		.loc 1 752 25 is_stmt 0 view .LVU364
 1213 001a 8361     		str	r3, [r0, #24]
 753:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 1214              		.loc 1 753 3 is_stmt 1 view .LVU365
 753:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 1215              		.loc 1 753 28 is_stmt 0 view .LVU366
 1216 001c C361     		str	r3, [r0, #28]
 754:Core/Src/main.cpp ****   {
 1217              		.loc 1 754 3 is_stmt 1 view .LVU367
 754:Core/Src/main.cpp ****   {
 1218              		.loc 1 754 20 is_stmt 0 view .LVU368
 1219 001e FFF7FEFF 		bl	HAL_UART_Init
 1220              	.LVL36:
 754:Core/Src/main.cpp ****   {
 1221              		.loc 1 754 3 view .LVU369
 1222 0022 00B9     		cbnz	r0, .L87
 762:Core/Src/main.cpp **** 
 1223              		.loc 1 762 1 view .LVU370
 1224 0024 08BD     		pop	{r3, pc}
 1225              	.L87:
 756:Core/Src/main.cpp ****   }
 1226              		.loc 1 756 5 is_stmt 1 view .LVU371
ARM GAS  /tmp/ccabPsmp.s 			page 45


 756:Core/Src/main.cpp ****   }
 1227              		.loc 1 756 18 is_stmt 0 view .LVU372
 1228 0026 FFF7FEFF 		bl	Error_Handler
 1229              	.LVL37:
 1230              	.L89:
 1231 002a 00BF     		.align	2
 1232              	.L88:
 1233 002c 00000000 		.word	.LANCHOR12
 1234 0030 00140140 		.word	1073812480
 1235              		.cfi_endproc
 1236              	.LFE146:
 1237              		.fnend
 1239              		.section	.text._ZL22MX_USB_OTG_FS_PCD_Initv,"ax",%progbits
 1240              		.align	1
 1241              		.syntax unified
 1242              		.thumb
 1243              		.thumb_func
 1244              		.fpu fpv4-sp-d16
 1246              	_ZL22MX_USB_OTG_FS_PCD_Initv:
 1247              		.fnstart
 1248              	.LFB147:
 770:Core/Src/main.cpp **** 
 1249              		.loc 1 770 1 is_stmt 1 view -0
 1250              		.cfi_startproc
 1251              		@ args = 0, pretend = 0, frame = 0
 1252              		@ frame_needed = 0, uses_anonymous_args = 0
 1253 0000 08B5     		push	{r3, lr}
 1254              		.save {r3, lr}
 1255              	.LCFI18:
 1256              		.cfi_def_cfa_offset 8
 1257              		.cfi_offset 3, -8
 1258              		.cfi_offset 14, -4
 779:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1259              		.loc 1 779 3 view .LVU374
 779:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1260              		.loc 1 779 28 is_stmt 0 view .LVU375
 1261 0002 0B48     		ldr	r0, .L94
 1262 0004 4FF0A043 		mov	r3, #1342177280
 1263 0008 0360     		str	r3, [r0]
 780:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1264              		.loc 1 780 3 is_stmt 1 view .LVU376
 780:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1265              		.loc 1 780 38 is_stmt 0 view .LVU377
 1266 000a 0423     		movs	r3, #4
 1267 000c 4360     		str	r3, [r0, #4]
 781:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1268              		.loc 1 781 3 is_stmt 1 view .LVU378
 781:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1269              		.loc 1 781 30 is_stmt 0 view .LVU379
 1270 000e 0222     		movs	r2, #2
 1271 0010 C260     		str	r2, [r0, #12]
 782:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1272              		.loc 1 782 3 is_stmt 1 view .LVU380
 782:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1273              		.loc 1 782 35 is_stmt 0 view .LVU381
 1274 0012 0023     		movs	r3, #0
 1275 0014 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/ccabPsmp.s 			page 46


 783:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1276              		.loc 1 783 3 is_stmt 1 view .LVU382
 783:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1277              		.loc 1 783 35 is_stmt 0 view .LVU383
 1278 0016 8261     		str	r2, [r0, #24]
 784:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1279              		.loc 1 784 3 is_stmt 1 view .LVU384
 784:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1280              		.loc 1 784 35 is_stmt 0 view .LVU385
 1281 0018 C361     		str	r3, [r0, #28]
 785:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1282              		.loc 1 785 3 is_stmt 1 view .LVU386
 785:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1283              		.loc 1 785 41 is_stmt 0 view .LVU387
 1284 001a 0362     		str	r3, [r0, #32]
 786:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1285              		.loc 1 786 3 is_stmt 1 view .LVU388
 786:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1286              		.loc 1 786 35 is_stmt 0 view .LVU389
 1287 001c 4362     		str	r3, [r0, #36]
 787:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1288              		.loc 1 787 3 is_stmt 1 view .LVU390
 787:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1289              		.loc 1 787 44 is_stmt 0 view .LVU391
 1290 001e C362     		str	r3, [r0, #44]
 788:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1291              		.loc 1 788 3 is_stmt 1 view .LVU392
 788:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1292              		.loc 1 788 42 is_stmt 0 view .LVU393
 1293 0020 0363     		str	r3, [r0, #48]
 789:Core/Src/main.cpp ****   {
 1294              		.loc 1 789 3 is_stmt 1 view .LVU394
 789:Core/Src/main.cpp ****   {
 1295              		.loc 1 789 19 is_stmt 0 view .LVU395
 1296 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1297              	.LVL38:
 789:Core/Src/main.cpp ****   {
 1298              		.loc 1 789 3 view .LVU396
 1299 0026 00B9     		cbnz	r0, .L93
 797:Core/Src/main.cpp **** 
 1300              		.loc 1 797 1 view .LVU397
 1301 0028 08BD     		pop	{r3, pc}
 1302              	.L93:
 791:Core/Src/main.cpp ****   }
 1303              		.loc 1 791 5 is_stmt 1 view .LVU398
 791:Core/Src/main.cpp ****   }
 1304              		.loc 1 791 18 is_stmt 0 view .LVU399
 1305 002a FFF7FEFF 		bl	Error_Handler
 1306              	.LVL39:
 1307              	.L95:
 1308 002e 00BF     		.align	2
 1309              	.L94:
 1310 0030 00000000 		.word	.LANCHOR13
 1311              		.cfi_endproc
 1312              	.LFE147:
 1313              		.fnend
 1315              		.section	.text._ZL12MX_ADC1_Initv,"ax",%progbits
ARM GAS  /tmp/ccabPsmp.s 			page 47


 1316              		.align	1
 1317              		.syntax unified
 1318              		.thumb
 1319              		.thumb_func
 1320              		.fpu fpv4-sp-d16
 1322              	_ZL12MX_ADC1_Initv:
 1323              		.fnstart
 1324              	.LFB132:
 223:Core/Src/main.cpp **** 
 1325              		.loc 1 223 1 is_stmt 1 view -0
 1326              		.cfi_startproc
 1327              		@ args = 0, pretend = 0, frame = 16
 1328              		@ frame_needed = 0, uses_anonymous_args = 0
 1329 0000 00B5     		push	{lr}
 1330              		.save {lr}
 1331              	.LCFI19:
 1332              		.cfi_def_cfa_offset 4
 1333              		.cfi_offset 14, -4
 1334              		.pad #20
 1335 0002 85B0     		sub	sp, sp, #20
 1336              	.LCFI20:
 1337              		.cfi_def_cfa_offset 24
 229:Core/Src/main.cpp **** 
 1338              		.loc 1 229 3 view .LVU401
 229:Core/Src/main.cpp **** 
 1339              		.loc 1 229 26 is_stmt 0 view .LVU402
 1340 0004 0023     		movs	r3, #0
 1341 0006 0093     		str	r3, [sp]
 1342 0008 0193     		str	r3, [sp, #4]
 1343 000a 0293     		str	r3, [sp, #8]
 1344 000c 0393     		str	r3, [sp, #12]
 236:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1345              		.loc 1 236 3 is_stmt 1 view .LVU403
 236:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1346              		.loc 1 236 18 is_stmt 0 view .LVU404
 1347 000e 1348     		ldr	r0, .L102
 1348 0010 134A     		ldr	r2, .L102+4
 1349 0012 0260     		str	r2, [r0]
 237:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1350              		.loc 1 237 3 is_stmt 1 view .LVU405
 237:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1351              		.loc 1 237 29 is_stmt 0 view .LVU406
 1352 0014 4360     		str	r3, [r0, #4]
 238:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1353              		.loc 1 238 3 is_stmt 1 view .LVU407
 238:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1354              		.loc 1 238 25 is_stmt 0 view .LVU408
 1355 0016 8360     		str	r3, [r0, #8]
 239:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1356              		.loc 1 239 3 is_stmt 1 view .LVU409
 239:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1357              		.loc 1 239 27 is_stmt 0 view .LVU410
 1358 0018 0361     		str	r3, [r0, #16]
 240:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1359              		.loc 1 240 3 is_stmt 1 view .LVU411
 240:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1360              		.loc 1 240 33 is_stmt 0 view .LVU412
ARM GAS  /tmp/ccabPsmp.s 			page 48


 1361 001a 0376     		strb	r3, [r0, #24]
 241:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1362              		.loc 1 241 3 is_stmt 1 view .LVU413
 241:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1363              		.loc 1 241 36 is_stmt 0 view .LVU414
 1364 001c 80F82030 		strb	r3, [r0, #32]
 242:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1365              		.loc 1 242 3 is_stmt 1 view .LVU415
 242:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1366              		.loc 1 242 35 is_stmt 0 view .LVU416
 1367 0020 C362     		str	r3, [r0, #44]
 243:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1368              		.loc 1 243 3 is_stmt 1 view .LVU417
 243:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1369              		.loc 1 243 31 is_stmt 0 view .LVU418
 1370 0022 104A     		ldr	r2, .L102+8
 1371 0024 8262     		str	r2, [r0, #40]
 244:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1372              		.loc 1 244 3 is_stmt 1 view .LVU419
 244:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1373              		.loc 1 244 24 is_stmt 0 view .LVU420
 1374 0026 C360     		str	r3, [r0, #12]
 245:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1375              		.loc 1 245 3 is_stmt 1 view .LVU421
 245:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1376              		.loc 1 245 30 is_stmt 0 view .LVU422
 1377 0028 0122     		movs	r2, #1
 1378 002a C261     		str	r2, [r0, #28]
 246:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1379              		.loc 1 246 3 is_stmt 1 view .LVU423
 246:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1380              		.loc 1 246 36 is_stmt 0 view .LVU424
 1381 002c 80F83030 		strb	r3, [r0, #48]
 247:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1382              		.loc 1 247 3 is_stmt 1 view .LVU425
 247:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1383              		.loc 1 247 27 is_stmt 0 view .LVU426
 1384 0030 4261     		str	r2, [r0, #20]
 248:Core/Src/main.cpp ****   {
 1385              		.loc 1 248 3 is_stmt 1 view .LVU427
 248:Core/Src/main.cpp ****   {
 1386              		.loc 1 248 19 is_stmt 0 view .LVU428
 1387 0032 FFF7FEFF 		bl	HAL_ADC_Init
 1388              	.LVL40:
 248:Core/Src/main.cpp ****   {
 1389              		.loc 1 248 3 view .LVU429
 1390 0036 68B9     		cbnz	r0, .L100
 254:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1391              		.loc 1 254 3 is_stmt 1 view .LVU430
 254:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1392              		.loc 1 254 19 is_stmt 0 view .LVU431
 1393 0038 0A23     		movs	r3, #10
 1394 003a 0093     		str	r3, [sp]
 255:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1395              		.loc 1 255 3 is_stmt 1 view .LVU432
 255:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1396              		.loc 1 255 16 is_stmt 0 view .LVU433
ARM GAS  /tmp/ccabPsmp.s 			page 49


 1397 003c 0123     		movs	r3, #1
 1398 003e 0193     		str	r3, [sp, #4]
 256:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1399              		.loc 1 256 3 is_stmt 1 view .LVU434
 256:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1400              		.loc 1 256 24 is_stmt 0 view .LVU435
 1401 0040 0023     		movs	r3, #0
 1402 0042 0293     		str	r3, [sp, #8]
 257:Core/Src/main.cpp ****   {
 1403              		.loc 1 257 3 is_stmt 1 view .LVU436
 257:Core/Src/main.cpp ****   {
 1404              		.loc 1 257 28 is_stmt 0 view .LVU437
 1405 0044 6946     		mov	r1, sp
 1406 0046 0548     		ldr	r0, .L102
 1407 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1408              	.LVL41:
 257:Core/Src/main.cpp ****   {
 1409              		.loc 1 257 3 view .LVU438
 1410 004c 20B9     		cbnz	r0, .L101
 265:Core/Src/main.cpp **** 
 1411              		.loc 1 265 1 view .LVU439
 1412 004e 05B0     		add	sp, sp, #20
 1413              	.LCFI21:
 1414              		.cfi_remember_state
 1415              		.cfi_def_cfa_offset 4
 1416              		@ sp needed
 1417 0050 5DF804FB 		ldr	pc, [sp], #4
 1418              	.L100:
 1419              	.LCFI22:
 1420              		.cfi_restore_state
 250:Core/Src/main.cpp ****   }
 1421              		.loc 1 250 5 is_stmt 1 view .LVU440
 250:Core/Src/main.cpp ****   }
 1422              		.loc 1 250 18 is_stmt 0 view .LVU441
 1423 0054 FFF7FEFF 		bl	Error_Handler
 1424              	.LVL42:
 1425              	.L101:
 259:Core/Src/main.cpp ****   }
 1426              		.loc 1 259 5 is_stmt 1 view .LVU442
 259:Core/Src/main.cpp ****   }
 1427              		.loc 1 259 18 is_stmt 0 view .LVU443
 1428 0058 FFF7FEFF 		bl	Error_Handler
 1429              	.LVL43:
 1430              	.L103:
 1431              		.align	2
 1432              	.L102:
 1433 005c 00000000 		.word	.LANCHOR14
 1434 0060 00200140 		.word	1073815552
 1435 0064 0100000F 		.word	251658241
 1436              		.cfi_endproc
 1437              	.LFE132:
 1438              		.fnend
 1440              		.section	.text._ZL13MX_TIM10_Initv,"ax",%progbits
 1441              		.align	1
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
ARM GAS  /tmp/ccabPsmp.s 			page 50


 1445              		.fpu fpv4-sp-d16
 1447              	_ZL13MX_TIM10_Initv:
 1448              		.fnstart
 1449              	.LFB143:
 640:Core/Src/main.cpp **** 
 1450              		.loc 1 640 1 is_stmt 1 view -0
 1451              		.cfi_startproc
 1452              		@ args = 0, pretend = 0, frame = 0
 1453              		@ frame_needed = 0, uses_anonymous_args = 0
 1454 0000 08B5     		push	{r3, lr}
 1455              		.save {r3, lr}
 1456              	.LCFI23:
 1457              		.cfi_def_cfa_offset 8
 1458              		.cfi_offset 3, -8
 1459              		.cfi_offset 14, -4
 649:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 1460              		.loc 1 649 3 view .LVU445
 649:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 1461              		.loc 1 649 19 is_stmt 0 view .LVU446
 1462 0002 0948     		ldr	r0, .L108
 1463 0004 094B     		ldr	r3, .L108+4
 1464 0006 0360     		str	r3, [r0]
 650:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1465              		.loc 1 650 3 is_stmt 1 view .LVU447
 650:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1466              		.loc 1 650 25 is_stmt 0 view .LVU448
 1467 0008 0F23     		movs	r3, #15
 1468 000a 4360     		str	r3, [r0, #4]
 651:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1469              		.loc 1 651 3 is_stmt 1 view .LVU449
 651:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1470              		.loc 1 651 27 is_stmt 0 view .LVU450
 1471 000c 0023     		movs	r3, #0
 1472 000e 8360     		str	r3, [r0, #8]
 652:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1473              		.loc 1 652 3 is_stmt 1 view .LVU451
 652:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1474              		.loc 1 652 22 is_stmt 0 view .LVU452
 1475 0010 4FF6FF72 		movw	r2, #65535
 1476 0014 C260     		str	r2, [r0, #12]
 653:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1477              		.loc 1 653 3 is_stmt 1 view .LVU453
 653:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1478              		.loc 1 653 29 is_stmt 0 view .LVU454
 1479 0016 0361     		str	r3, [r0, #16]
 654:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1480              		.loc 1 654 3 is_stmt 1 view .LVU455
 654:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1481              		.loc 1 654 33 is_stmt 0 view .LVU456
 1482 0018 8361     		str	r3, [r0, #24]
 655:Core/Src/main.cpp ****   {
 1483              		.loc 1 655 3 is_stmt 1 view .LVU457
 655:Core/Src/main.cpp ****   {
 1484              		.loc 1 655 24 is_stmt 0 view .LVU458
 1485 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1486              	.LVL44:
 655:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccabPsmp.s 			page 51


 1487              		.loc 1 655 3 view .LVU459
 1488 001e 00B9     		cbnz	r0, .L107
 663:Core/Src/main.cpp **** 
 1489              		.loc 1 663 1 view .LVU460
 1490 0020 08BD     		pop	{r3, pc}
 1491              	.L107:
 657:Core/Src/main.cpp ****   }
 1492              		.loc 1 657 5 is_stmt 1 view .LVU461
 657:Core/Src/main.cpp ****   }
 1493              		.loc 1 657 18 is_stmt 0 view .LVU462
 1494 0022 FFF7FEFF 		bl	Error_Handler
 1495              	.LVL45:
 1496              	.L109:
 1497 0026 00BF     		.align	2
 1498              	.L108:
 1499 0028 00000000 		.word	.LANCHOR2
 1500 002c 00440140 		.word	1073824768
 1501              		.cfi_endproc
 1502              	.LFE143:
 1503              		.fnend
 1505              		.section	.text._ZL12MX_TIM5_Initv,"ax",%progbits
 1506              		.align	1
 1507              		.syntax unified
 1508              		.thumb
 1509              		.thumb_func
 1510              		.fpu fpv4-sp-d16
 1512              	_ZL12MX_TIM5_Initv:
 1513              		.fnstart
 1514              	.LFB141:
 555:Core/Src/main.cpp **** 
 1515              		.loc 1 555 1 is_stmt 1 view -0
 1516              		.cfi_startproc
 1517              		@ args = 0, pretend = 0, frame = 32
 1518              		@ frame_needed = 0, uses_anonymous_args = 0
 1519 0000 00B5     		push	{lr}
 1520              		.save {lr}
 1521              	.LCFI24:
 1522              		.cfi_def_cfa_offset 4
 1523              		.cfi_offset 14, -4
 1524              		.pad #36
 1525 0002 89B0     		sub	sp, sp, #36
 1526              	.LCFI25:
 1527              		.cfi_def_cfa_offset 40
 561:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1528              		.loc 1 561 3 view .LVU464
 561:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1529              		.loc 1 561 26 is_stmt 0 view .LVU465
 1530 0004 0023     		movs	r3, #0
 1531 0006 0393     		str	r3, [sp, #12]
 1532 0008 0493     		str	r3, [sp, #16]
 1533 000a 0593     		str	r3, [sp, #20]
 1534 000c 0693     		str	r3, [sp, #24]
 1535 000e 0793     		str	r3, [sp, #28]
 562:Core/Src/main.cpp **** 
 1536              		.loc 1 562 3 is_stmt 1 view .LVU466
 562:Core/Src/main.cpp **** 
 1537              		.loc 1 562 27 is_stmt 0 view .LVU467
ARM GAS  /tmp/ccabPsmp.s 			page 52


 1538 0010 0193     		str	r3, [sp, #4]
 1539 0012 0293     		str	r3, [sp, #8]
 567:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1540              		.loc 1 567 3 is_stmt 1 view .LVU468
 567:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1541              		.loc 1 567 18 is_stmt 0 view .LVU469
 1542 0014 1248     		ldr	r0, .L118
 1543 0016 134A     		ldr	r2, .L118+4
 1544 0018 0260     		str	r2, [r0]
 568:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1545              		.loc 1 568 3 is_stmt 1 view .LVU470
 568:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1546              		.loc 1 568 24 is_stmt 0 view .LVU471
 1547 001a 4360     		str	r3, [r0, #4]
 569:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1548              		.loc 1 569 3 is_stmt 1 view .LVU472
 569:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1549              		.loc 1 569 26 is_stmt 0 view .LVU473
 1550 001c 8360     		str	r3, [r0, #8]
 570:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1551              		.loc 1 570 3 is_stmt 1 view .LVU474
 570:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1552              		.loc 1 570 21 is_stmt 0 view .LVU475
 1553 001e 4FF0FF32 		mov	r2, #-1
 1554 0022 C260     		str	r2, [r0, #12]
 571:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1555              		.loc 1 571 3 is_stmt 1 view .LVU476
 571:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1556              		.loc 1 571 28 is_stmt 0 view .LVU477
 1557 0024 0361     		str	r3, [r0, #16]
 572:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1558              		.loc 1 572 3 is_stmt 1 view .LVU478
 572:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1559              		.loc 1 572 32 is_stmt 0 view .LVU479
 1560 0026 8361     		str	r3, [r0, #24]
 573:Core/Src/main.cpp ****   {
 1561              		.loc 1 573 3 is_stmt 1 view .LVU480
 573:Core/Src/main.cpp ****   {
 1562              		.loc 1 573 24 is_stmt 0 view .LVU481
 1563 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1564              	.LVL46:
 573:Core/Src/main.cpp ****   {
 1565              		.loc 1 573 3 view .LVU482
 1566 002c 90B9     		cbnz	r0, .L115
 577:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1567              		.loc 1 577 3 is_stmt 1 view .LVU483
 577:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1568              		.loc 1 577 26 is_stmt 0 view .LVU484
 1569 002e 0023     		movs	r3, #0
 1570 0030 0393     		str	r3, [sp, #12]
 578:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1571              		.loc 1 578 3 is_stmt 1 view .LVU485
 578:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1572              		.loc 1 578 29 is_stmt 0 view .LVU486
 1573 0032 0493     		str	r3, [sp, #16]
 579:Core/Src/main.cpp ****   {
 1574              		.loc 1 579 3 is_stmt 1 view .LVU487
ARM GAS  /tmp/ccabPsmp.s 			page 53


 579:Core/Src/main.cpp ****   {
 1575              		.loc 1 579 33 is_stmt 0 view .LVU488
 1576 0034 03A9     		add	r1, sp, #12
 1577 0036 0A48     		ldr	r0, .L118
 1578 0038 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1579              	.LVL47:
 579:Core/Src/main.cpp ****   {
 1580              		.loc 1 579 3 view .LVU489
 1581 003c 60B9     		cbnz	r0, .L116
 583:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1582              		.loc 1 583 3 is_stmt 1 view .LVU490
 583:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1583              		.loc 1 583 37 is_stmt 0 view .LVU491
 1584 003e 0023     		movs	r3, #0
 1585 0040 0193     		str	r3, [sp, #4]
 584:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1586              		.loc 1 584 3 is_stmt 1 view .LVU492
 584:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1587              		.loc 1 584 33 is_stmt 0 view .LVU493
 1588 0042 0293     		str	r3, [sp, #8]
 585:Core/Src/main.cpp ****   {
 1589              		.loc 1 585 3 is_stmt 1 view .LVU494
 585:Core/Src/main.cpp ****   {
 1590              		.loc 1 585 44 is_stmt 0 view .LVU495
 1591 0044 01A9     		add	r1, sp, #4
 1592 0046 0648     		ldr	r0, .L118
 1593 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1594              	.LVL48:
 585:Core/Src/main.cpp ****   {
 1595              		.loc 1 585 3 view .LVU496
 1596 004c 30B9     		cbnz	r0, .L117
 593:Core/Src/main.cpp **** 
 1597              		.loc 1 593 1 view .LVU497
 1598 004e 09B0     		add	sp, sp, #36
 1599              	.LCFI26:
 1600              		.cfi_remember_state
 1601              		.cfi_def_cfa_offset 4
 1602              		@ sp needed
 1603 0050 5DF804FB 		ldr	pc, [sp], #4
 1604              	.L115:
 1605              	.LCFI27:
 1606              		.cfi_restore_state
 575:Core/Src/main.cpp ****   }
 1607              		.loc 1 575 5 is_stmt 1 view .LVU498
 575:Core/Src/main.cpp ****   }
 1608              		.loc 1 575 18 is_stmt 0 view .LVU499
 1609 0054 FFF7FEFF 		bl	Error_Handler
 1610              	.LVL49:
 1611              	.L116:
 581:Core/Src/main.cpp ****   }
 1612              		.loc 1 581 5 is_stmt 1 view .LVU500
 581:Core/Src/main.cpp ****   }
 1613              		.loc 1 581 18 is_stmt 0 view .LVU501
 1614 0058 FFF7FEFF 		bl	Error_Handler
 1615              	.LVL50:
 1616              	.L117:
 587:Core/Src/main.cpp ****   }
ARM GAS  /tmp/ccabPsmp.s 			page 54


 1617              		.loc 1 587 5 is_stmt 1 view .LVU502
 587:Core/Src/main.cpp ****   }
 1618              		.loc 1 587 18 is_stmt 0 view .LVU503
 1619 005c FFF7FEFF 		bl	Error_Handler
 1620              	.LVL51:
 1621              	.L119:
 1622              		.align	2
 1623              	.L118:
 1624 0060 00000000 		.word	.LANCHOR15
 1625 0064 000C0040 		.word	1073744896
 1626              		.cfi_endproc
 1627              	.LFE141:
 1628              		.fnend
 1630              		.section	.text._ZL12MX_TIM9_Initv,"ax",%progbits
 1631              		.align	1
 1632              		.syntax unified
 1633              		.thumb
 1634              		.thumb_func
 1635              		.fpu fpv4-sp-d16
 1637              	_ZL12MX_TIM9_Initv:
 1638              		.fnstart
 1639              	.LFB142:
 601:Core/Src/main.cpp **** 
 1640              		.loc 1 601 1 is_stmt 1 view -0
 1641              		.cfi_startproc
 1642              		@ args = 0, pretend = 0, frame = 24
 1643              		@ frame_needed = 0, uses_anonymous_args = 0
 1644 0000 00B5     		push	{lr}
 1645              		.save {lr}
 1646              	.LCFI28:
 1647              		.cfi_def_cfa_offset 4
 1648              		.cfi_offset 14, -4
 1649              		.pad #28
 1650 0002 87B0     		sub	sp, sp, #28
 1651              	.LCFI29:
 1652              		.cfi_def_cfa_offset 32
 607:Core/Src/main.cpp **** 
 1653              		.loc 1 607 3 view .LVU505
 607:Core/Src/main.cpp **** 
 1654              		.loc 1 607 26 is_stmt 0 view .LVU506
 1655 0004 0023     		movs	r3, #0
 1656 0006 0193     		str	r3, [sp, #4]
 1657 0008 0293     		str	r3, [sp, #8]
 1658 000a 0393     		str	r3, [sp, #12]
 1659 000c 0493     		str	r3, [sp, #16]
 1660 000e 0593     		str	r3, [sp, #20]
 612:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1661              		.loc 1 612 3 is_stmt 1 view .LVU507
 612:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1662              		.loc 1 612 18 is_stmt 0 view .LVU508
 1663 0010 0D48     		ldr	r0, .L126
 1664 0012 0E4A     		ldr	r2, .L126+4
 1665 0014 0260     		str	r2, [r0]
 613:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1666              		.loc 1 613 3 is_stmt 1 view .LVU509
 613:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1667              		.loc 1 613 24 is_stmt 0 view .LVU510
ARM GAS  /tmp/ccabPsmp.s 			page 55


 1668 0016 4360     		str	r3, [r0, #4]
 614:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1669              		.loc 1 614 3 is_stmt 1 view .LVU511
 614:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1670              		.loc 1 614 26 is_stmt 0 view .LVU512
 1671 0018 8360     		str	r3, [r0, #8]
 615:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1672              		.loc 1 615 3 is_stmt 1 view .LVU513
 615:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1673              		.loc 1 615 21 is_stmt 0 view .LVU514
 1674 001a 4FF6FF72 		movw	r2, #65535
 1675 001e C260     		str	r2, [r0, #12]
 616:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1676              		.loc 1 616 3 is_stmt 1 view .LVU515
 616:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1677              		.loc 1 616 28 is_stmt 0 view .LVU516
 1678 0020 0361     		str	r3, [r0, #16]
 617:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1679              		.loc 1 617 3 is_stmt 1 view .LVU517
 617:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1680              		.loc 1 617 32 is_stmt 0 view .LVU518
 1681 0022 8361     		str	r3, [r0, #24]
 618:Core/Src/main.cpp ****   {
 1682              		.loc 1 618 3 is_stmt 1 view .LVU519
 618:Core/Src/main.cpp ****   {
 1683              		.loc 1 618 24 is_stmt 0 view .LVU520
 1684 0024 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1685              	.LVL52:
 618:Core/Src/main.cpp ****   {
 1686              		.loc 1 618 3 view .LVU521
 1687 0028 50B9     		cbnz	r0, .L124
 622:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1688              		.loc 1 622 3 is_stmt 1 view .LVU522
 622:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1689              		.loc 1 622 26 is_stmt 0 view .LVU523
 1690 002a 0023     		movs	r3, #0
 1691 002c 0193     		str	r3, [sp, #4]
 623:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1692              		.loc 1 623 3 is_stmt 1 view .LVU524
 623:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1693              		.loc 1 623 29 is_stmt 0 view .LVU525
 1694 002e 0293     		str	r3, [sp, #8]
 624:Core/Src/main.cpp ****   {
 1695              		.loc 1 624 3 is_stmt 1 view .LVU526
 624:Core/Src/main.cpp ****   {
 1696              		.loc 1 624 33 is_stmt 0 view .LVU527
 1697 0030 01A9     		add	r1, sp, #4
 1698 0032 0548     		ldr	r0, .L126
 1699 0034 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1700              	.LVL53:
 624:Core/Src/main.cpp ****   {
 1701              		.loc 1 624 3 view .LVU528
 1702 0038 20B9     		cbnz	r0, .L125
 632:Core/Src/main.cpp **** 
 1703              		.loc 1 632 1 view .LVU529
 1704 003a 07B0     		add	sp, sp, #28
 1705              	.LCFI30:
ARM GAS  /tmp/ccabPsmp.s 			page 56


 1706              		.cfi_remember_state
 1707              		.cfi_def_cfa_offset 4
 1708              		@ sp needed
 1709 003c 5DF804FB 		ldr	pc, [sp], #4
 1710              	.L124:
 1711              	.LCFI31:
 1712              		.cfi_restore_state
 620:Core/Src/main.cpp ****   }
 1713              		.loc 1 620 5 is_stmt 1 view .LVU530
 620:Core/Src/main.cpp ****   }
 1714              		.loc 1 620 18 is_stmt 0 view .LVU531
 1715 0040 FFF7FEFF 		bl	Error_Handler
 1716              	.LVL54:
 1717              	.L125:
 626:Core/Src/main.cpp ****   }
 1718              		.loc 1 626 5 is_stmt 1 view .LVU532
 626:Core/Src/main.cpp ****   }
 1719              		.loc 1 626 18 is_stmt 0 view .LVU533
 1720 0044 FFF7FEFF 		bl	Error_Handler
 1721              	.LVL55:
 1722              	.L127:
 1723              		.align	2
 1724              	.L126:
 1725 0048 00000000 		.word	.LANCHOR16
 1726 004c 00400140 		.word	1073823744
 1727              		.cfi_endproc
 1728              	.LFE142:
 1729              		.fnend
 1731              		.section	.text._Z18SystemClock_Configv,"ax",%progbits
 1732              		.align	1
 1733              		.global	_Z18SystemClock_Configv
 1734              		.syntax unified
 1735              		.thumb
 1736              		.thumb_func
 1737              		.fpu fpv4-sp-d16
 1739              	_Z18SystemClock_Configv:
 1740              		.fnstart
 1741              	.LFB131:
 168:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1742              		.loc 1 168 1 is_stmt 1 view -0
 1743              		.cfi_startproc
 1744              		@ args = 0, pretend = 0, frame = 104
 1745              		@ frame_needed = 0, uses_anonymous_args = 0
 1746 0000 00B5     		push	{lr}
 1747              		.save {lr}
 1748              	.LCFI32:
 1749              		.cfi_def_cfa_offset 4
 1750              		.cfi_offset 14, -4
 1751              		.pad #108
 1752 0002 9BB0     		sub	sp, sp, #108
 1753              	.LCFI33:
 1754              		.cfi_def_cfa_offset 112
 169:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1755              		.loc 1 169 3 view .LVU535
 169:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1756              		.loc 1 169 22 is_stmt 0 view .LVU536
 1757 0004 3022     		movs	r2, #48
ARM GAS  /tmp/ccabPsmp.s 			page 57


 1758 0006 0021     		movs	r1, #0
 1759 0008 0EA8     		add	r0, sp, #56
 1760 000a FFF7FEFF 		bl	memset
 1761              	.LVL56:
 170:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1762              		.loc 1 170 3 is_stmt 1 view .LVU537
 170:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1763              		.loc 1 170 22 is_stmt 0 view .LVU538
 1764 000e 0023     		movs	r3, #0
 1765 0010 0993     		str	r3, [sp, #36]
 1766 0012 0A93     		str	r3, [sp, #40]
 1767 0014 0B93     		str	r3, [sp, #44]
 1768 0016 0C93     		str	r3, [sp, #48]
 1769 0018 0D93     		str	r3, [sp, #52]
 171:Core/Src/main.cpp **** 
 1770              		.loc 1 171 3 is_stmt 1 view .LVU539
 171:Core/Src/main.cpp **** 
 1771              		.loc 1 171 28 is_stmt 0 view .LVU540
 1772 001a 0393     		str	r3, [sp, #12]
 1773 001c 0493     		str	r3, [sp, #16]
 1774 001e 0593     		str	r3, [sp, #20]
 1775 0020 0693     		str	r3, [sp, #24]
 1776 0022 0793     		str	r3, [sp, #28]
 1777 0024 0893     		str	r3, [sp, #32]
 175:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1778              		.loc 1 175 3 is_stmt 1 view .LVU541
 1779              	.LBB12:
 175:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1780              		.loc 1 175 3 view .LVU542
 1781 0026 0193     		str	r3, [sp, #4]
 175:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1782              		.loc 1 175 3 view .LVU543
 1783 0028 264A     		ldr	r2, .L136
 1784 002a 116C     		ldr	r1, [r2, #64]
 1785 002c 41F08051 		orr	r1, r1, #268435456
 1786 0030 1164     		str	r1, [r2, #64]
 175:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1787              		.loc 1 175 3 view .LVU544
 1788 0032 126C     		ldr	r2, [r2, #64]
 1789 0034 02F08052 		and	r2, r2, #268435456
 1790 0038 0192     		str	r2, [sp, #4]
 175:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1791              		.loc 1 175 3 view .LVU545
 1792 003a 019A     		ldr	r2, [sp, #4]
 1793              	.LBE12:
 176:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1794              		.loc 1 176 3 view .LVU546
 1795              	.LBB13:
 176:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1796              		.loc 1 176 3 view .LVU547
 1797 003c 0293     		str	r3, [sp, #8]
 176:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1798              		.loc 1 176 3 view .LVU548
 1799 003e 224B     		ldr	r3, .L136+4
 1800 0040 1A68     		ldr	r2, [r3]
 1801 0042 42F44042 		orr	r2, r2, #49152
 1802 0046 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccabPsmp.s 			page 58


 176:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1803              		.loc 1 176 3 view .LVU549
 1804 0048 1B68     		ldr	r3, [r3]
 1805 004a 03F44043 		and	r3, r3, #49152
 1806 004e 0293     		str	r3, [sp, #8]
 176:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1807              		.loc 1 176 3 view .LVU550
 1808 0050 029B     		ldr	r3, [sp, #8]
 1809              	.LBE13:
 180:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1810              		.loc 1 180 3 view .LVU551
 180:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1811              		.loc 1 180 36 is_stmt 0 view .LVU552
 1812 0052 0323     		movs	r3, #3
 1813 0054 0E93     		str	r3, [sp, #56]
 181:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1814              		.loc 1 181 3 is_stmt 1 view .LVU553
 181:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1815              		.loc 1 181 30 is_stmt 0 view .LVU554
 1816 0056 4FF48032 		mov	r2, #65536
 1817 005a 0F92     		str	r2, [sp, #60]
 182:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1818              		.loc 1 182 3 is_stmt 1 view .LVU555
 182:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1819              		.loc 1 182 30 is_stmt 0 view .LVU556
 1820 005c 0122     		movs	r2, #1
 1821 005e 1192     		str	r2, [sp, #68]
 183:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1822              		.loc 1 183 3 is_stmt 1 view .LVU557
 183:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1823              		.loc 1 183 41 is_stmt 0 view .LVU558
 1824 0060 1022     		movs	r2, #16
 1825 0062 1292     		str	r2, [sp, #72]
 184:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1826              		.loc 1 184 3 is_stmt 1 view .LVU559
 184:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1827              		.loc 1 184 34 is_stmt 0 view .LVU560
 1828 0064 0222     		movs	r2, #2
 1829 0066 1492     		str	r2, [sp, #80]
 185:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1830              		.loc 1 185 3 is_stmt 1 view .LVU561
 185:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1831              		.loc 1 185 35 is_stmt 0 view .LVU562
 1832 0068 4FF48001 		mov	r1, #4194304
 1833 006c 1591     		str	r1, [sp, #84]
 186:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1834              		.loc 1 186 3 is_stmt 1 view .LVU563
 186:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1835              		.loc 1 186 30 is_stmt 0 view .LVU564
 1836 006e 0421     		movs	r1, #4
 1837 0070 1691     		str	r1, [sp, #88]
 187:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1838              		.loc 1 187 3 is_stmt 1 view .LVU565
 187:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1839              		.loc 1 187 30 is_stmt 0 view .LVU566
 1840 0072 4821     		movs	r1, #72
 1841 0074 1791     		str	r1, [sp, #92]
ARM GAS  /tmp/ccabPsmp.s 			page 59


 188:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1842              		.loc 1 188 3 is_stmt 1 view .LVU567
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1843              		.loc 1 188 30 is_stmt 0 view .LVU568
 1844 0076 1892     		str	r2, [sp, #96]
 189:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1845              		.loc 1 189 3 is_stmt 1 view .LVU569
 189:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1846              		.loc 1 189 30 is_stmt 0 view .LVU570
 1847 0078 1993     		str	r3, [sp, #100]
 190:Core/Src/main.cpp ****   {
 1848              		.loc 1 190 3 is_stmt 1 view .LVU571
 190:Core/Src/main.cpp ****   {
 1849              		.loc 1 190 24 is_stmt 0 view .LVU572
 1850 007a 0EA8     		add	r0, sp, #56
 1851 007c FFF7FEFF 		bl	HAL_RCC_OscConfig
 1852              	.LVL57:
 190:Core/Src/main.cpp ****   {
 1853              		.loc 1 190 3 view .LVU573
 1854 0080 C8B9     		cbnz	r0, .L133
 196:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1855              		.loc 1 196 3 is_stmt 1 view .LVU574
 196:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1856              		.loc 1 196 31 is_stmt 0 view .LVU575
 1857 0082 0F23     		movs	r3, #15
 1858 0084 0993     		str	r3, [sp, #36]
 198:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1859              		.loc 1 198 3 is_stmt 1 view .LVU576
 198:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1860              		.loc 1 198 34 is_stmt 0 view .LVU577
 1861 0086 0021     		movs	r1, #0
 1862 0088 0A91     		str	r1, [sp, #40]
 199:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1863              		.loc 1 199 3 is_stmt 1 view .LVU578
 199:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1864              		.loc 1 199 35 is_stmt 0 view .LVU579
 1865 008a 0B91     		str	r1, [sp, #44]
 200:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1866              		.loc 1 200 3 is_stmt 1 view .LVU580
 200:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1867              		.loc 1 200 36 is_stmt 0 view .LVU581
 1868 008c 0C91     		str	r1, [sp, #48]
 201:Core/Src/main.cpp **** 
 1869              		.loc 1 201 3 is_stmt 1 view .LVU582
 201:Core/Src/main.cpp **** 
 1870              		.loc 1 201 36 is_stmt 0 view .LVU583
 1871 008e 0D91     		str	r1, [sp, #52]
 203:Core/Src/main.cpp ****   {
 1872              		.loc 1 203 3 is_stmt 1 view .LVU584
 203:Core/Src/main.cpp ****   {
 1873              		.loc 1 203 26 is_stmt 0 view .LVU585
 1874 0090 09A8     		add	r0, sp, #36
 1875 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1876              	.LVL58:
 203:Core/Src/main.cpp ****   {
 1877              		.loc 1 203 3 view .LVU586
 1878 0096 80B9     		cbnz	r0, .L134
ARM GAS  /tmp/ccabPsmp.s 			page 60


 207:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 1879              		.loc 1 207 3 is_stmt 1 view .LVU587
 207:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 1880              		.loc 1 207 44 is_stmt 0 view .LVU588
 1881 0098 0123     		movs	r3, #1
 1882 009a 0393     		str	r3, [sp, #12]
 208:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 1883              		.loc 1 208 3 is_stmt 1 view .LVU589
 208:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 1884              		.loc 1 208 38 is_stmt 0 view .LVU590
 1885 009c C023     		movs	r3, #192
 1886 009e 0593     		str	r3, [sp, #20]
 209:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 1887              		.loc 1 209 3 is_stmt 1 view .LVU591
 209:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 1888              		.loc 1 209 38 is_stmt 0 view .LVU592
 1889 00a0 0423     		movs	r3, #4
 1890 00a2 0493     		str	r3, [sp, #16]
 210:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1891              		.loc 1 210 3 is_stmt 1 view .LVU593
 210:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1892              		.loc 1 210 38 is_stmt 0 view .LVU594
 1893 00a4 0223     		movs	r3, #2
 1894 00a6 0693     		str	r3, [sp, #24]
 211:Core/Src/main.cpp ****   {
 1895              		.loc 1 211 3 is_stmt 1 view .LVU595
 211:Core/Src/main.cpp ****   {
 1896              		.loc 1 211 32 is_stmt 0 view .LVU596
 1897 00a8 03A8     		add	r0, sp, #12
 1898 00aa FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1899              	.LVL59:
 211:Core/Src/main.cpp ****   {
 1900              		.loc 1 211 3 view .LVU597
 1901 00ae 30B9     		cbnz	r0, .L135
 215:Core/Src/main.cpp **** 
 1902              		.loc 1 215 1 view .LVU598
 1903 00b0 1BB0     		add	sp, sp, #108
 1904              	.LCFI34:
 1905              		.cfi_remember_state
 1906              		.cfi_def_cfa_offset 4
 1907              		@ sp needed
 1908 00b2 5DF804FB 		ldr	pc, [sp], #4
 1909              	.L133:
 1910              	.LCFI35:
 1911              		.cfi_restore_state
 192:Core/Src/main.cpp ****   }
 1912              		.loc 1 192 5 is_stmt 1 view .LVU599
 192:Core/Src/main.cpp ****   }
 1913              		.loc 1 192 18 is_stmt 0 view .LVU600
 1914 00b6 FFF7FEFF 		bl	Error_Handler
 1915              	.LVL60:
 1916              	.L134:
 205:Core/Src/main.cpp ****   }
 1917              		.loc 1 205 5 is_stmt 1 view .LVU601
 205:Core/Src/main.cpp ****   }
 1918              		.loc 1 205 18 is_stmt 0 view .LVU602
 1919 00ba FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccabPsmp.s 			page 61


 1920              	.LVL61:
 1921              	.L135:
 213:Core/Src/main.cpp ****   }
 1922              		.loc 1 213 5 is_stmt 1 view .LVU603
 213:Core/Src/main.cpp ****   }
 1923              		.loc 1 213 18 is_stmt 0 view .LVU604
 1924 00be FFF7FEFF 		bl	Error_Handler
 1925              	.LVL62:
 1926              	.L137:
 1927 00c2 00BF     		.align	2
 1928              	.L136:
 1929 00c4 00380240 		.word	1073887232
 1930 00c8 00700040 		.word	1073770496
 1931              		.cfi_endproc
 1932              	.LFE131:
 1933              		.fnend
 1935              		.section	.text.main,"ax",%progbits
 1936              		.align	1
 1937              		.global	main
 1938              		.syntax unified
 1939              		.thumb
 1940              		.thumb_func
 1941              		.fpu fpv4-sp-d16
 1943              	main:
 1944              		.fnstart
 1945              	.LFB130:
 104:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 1946              		.loc 1 104 1 is_stmt 1 view -0
 1947              		.cfi_startproc
 1948              		@ args = 0, pretend = 0, frame = 0
 1949              		@ frame_needed = 0, uses_anonymous_args = 0
 1950 0000 10B5     		push	{r4, lr}
 1951              		.save {r4, lr}
 1952              	.LCFI36:
 1953              		.cfi_def_cfa_offset 8
 1954              		.cfi_offset 4, -8
 1955              		.cfi_offset 14, -4
 112:Core/Src/main.cpp **** 
 1956              		.loc 1 112 3 view .LVU606
 112:Core/Src/main.cpp **** 
 1957              		.loc 1 112 11 is_stmt 0 view .LVU607
 1958 0002 FFF7FEFF 		bl	HAL_Init
 1959              	.LVL63:
 119:Core/Src/main.cpp **** 
 1960              		.loc 1 119 3 is_stmt 1 view .LVU608
 119:Core/Src/main.cpp **** 
 1961              		.loc 1 119 21 is_stmt 0 view .LVU609
 1962 0006 FFF7FEFF 		bl	_Z18SystemClock_Configv
 1963              	.LVL64:
 126:Core/Src/main.cpp ****   MX_I2C1_Init();
 1964              		.loc 1 126 3 is_stmt 1 view .LVU610
 126:Core/Src/main.cpp ****   MX_I2C1_Init();
 1965              		.loc 1 126 15 is_stmt 0 view .LVU611
 1966 000a FFF7FEFF 		bl	_ZL12MX_GPIO_Initv
 1967              	.LVL65:
 127:Core/Src/main.cpp ****   MX_I2C3_Init();
 1968              		.loc 1 127 3 is_stmt 1 view .LVU612
ARM GAS  /tmp/ccabPsmp.s 			page 62


 127:Core/Src/main.cpp ****   MX_I2C3_Init();
 1969              		.loc 1 127 15 is_stmt 0 view .LVU613
 1970 000e FFF7FEFF 		bl	_ZL12MX_I2C1_Initv
 1971              	.LVL66:
 128:Core/Src/main.cpp ****   MX_I2S2_Init();
 1972              		.loc 1 128 3 is_stmt 1 view .LVU614
 128:Core/Src/main.cpp ****   MX_I2S2_Init();
 1973              		.loc 1 128 15 is_stmt 0 view .LVU615
 1974 0012 FFF7FEFF 		bl	_ZL12MX_I2C3_Initv
 1975              	.LVL67:
 129:Core/Src/main.cpp ****   MX_I2S3_Init();
 1976              		.loc 1 129 3 is_stmt 1 view .LVU616
 129:Core/Src/main.cpp ****   MX_I2S3_Init();
 1977              		.loc 1 129 15 is_stmt 0 view .LVU617
 1978 0016 FFF7FEFF 		bl	_ZL12MX_I2S2_Initv
 1979              	.LVL68:
 130:Core/Src/main.cpp ****   MX_I2S4_Init();
 1980              		.loc 1 130 3 is_stmt 1 view .LVU618
 130:Core/Src/main.cpp ****   MX_I2S4_Init();
 1981              		.loc 1 130 15 is_stmt 0 view .LVU619
 1982 001a FFF7FEFF 		bl	_ZL12MX_I2S3_Initv
 1983              	.LVL69:
 131:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 1984              		.loc 1 131 3 is_stmt 1 view .LVU620
 131:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 1985              		.loc 1 131 15 is_stmt 0 view .LVU621
 1986 001e FFF7FEFF 		bl	_ZL12MX_I2S4_Initv
 1987              	.LVL70:
 132:Core/Src/main.cpp ****   MX_SPI1_Init();
 1988              		.loc 1 132 3 is_stmt 1 view .LVU622
 132:Core/Src/main.cpp ****   MX_SPI1_Init();
 1989              		.loc 1 132 18 is_stmt 0 view .LVU623
 1990 0022 FFF7FEFF 		bl	_ZL15MX_SDIO_SD_Initv
 1991              	.LVL71:
 133:Core/Src/main.cpp ****   MX_SPI5_Init();
 1992              		.loc 1 133 3 is_stmt 1 view .LVU624
 133:Core/Src/main.cpp ****   MX_SPI5_Init();
 1993              		.loc 1 133 15 is_stmt 0 view .LVU625
 1994 0026 FFF7FEFF 		bl	_ZL12MX_SPI1_Initv
 1995              	.LVL72:
 134:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 1996              		.loc 1 134 3 is_stmt 1 view .LVU626
 134:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 1997              		.loc 1 134 15 is_stmt 0 view .LVU627
 1998 002a FFF7FEFF 		bl	_ZL12MX_SPI5_Initv
 1999              	.LVL73:
 135:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 2000              		.loc 1 135 3 is_stmt 1 view .LVU628
 135:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 2001              		.loc 1 135 22 is_stmt 0 view .LVU629
 2002 002e FFF7FEFF 		bl	_ZL19MX_USART1_UART_Initv
 2003              	.LVL74:
 136:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 2004              		.loc 1 136 3 is_stmt 1 view .LVU630
 136:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 2005              		.loc 1 136 22 is_stmt 0 view .LVU631
 2006 0032 FFF7FEFF 		bl	_ZL19MX_USART2_UART_Initv
ARM GAS  /tmp/ccabPsmp.s 			page 63


 2007              	.LVL75:
 137:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2008              		.loc 1 137 3 is_stmt 1 view .LVU632
 137:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2009              		.loc 1 137 22 is_stmt 0 view .LVU633
 2010 0036 FFF7FEFF 		bl	_ZL19MX_USART6_UART_Initv
 2011              	.LVL76:
 138:Core/Src/main.cpp ****   MX_ADC1_Init();
 2012              		.loc 1 138 3 is_stmt 1 view .LVU634
 138:Core/Src/main.cpp ****   MX_ADC1_Init();
 2013              		.loc 1 138 25 is_stmt 0 view .LVU635
 2014 003a FFF7FEFF 		bl	_ZL22MX_USB_OTG_FS_PCD_Initv
 2015              	.LVL77:
 139:Core/Src/main.cpp ****   MX_TIM10_Init();
 2016              		.loc 1 139 3 is_stmt 1 view .LVU636
 139:Core/Src/main.cpp ****   MX_TIM10_Init();
 2017              		.loc 1 139 15 is_stmt 0 view .LVU637
 2018 003e FFF7FEFF 		bl	_ZL12MX_ADC1_Initv
 2019              	.LVL78:
 140:Core/Src/main.cpp ****   MX_TIM5_Init();
 2020              		.loc 1 140 3 is_stmt 1 view .LVU638
 140:Core/Src/main.cpp ****   MX_TIM5_Init();
 2021              		.loc 1 140 16 is_stmt 0 view .LVU639
 2022 0042 FFF7FEFF 		bl	_ZL13MX_TIM10_Initv
 2023              	.LVL79:
 141:Core/Src/main.cpp ****   MX_TIM9_Init();
 2024              		.loc 1 141 3 is_stmt 1 view .LVU640
 141:Core/Src/main.cpp ****   MX_TIM9_Init();
 2025              		.loc 1 141 15 is_stmt 0 view .LVU641
 2026 0046 FFF7FEFF 		bl	_ZL12MX_TIM5_Initv
 2027              	.LVL80:
 142:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2028              		.loc 1 142 3 is_stmt 1 view .LVU642
 142:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2029              		.loc 1 142 15 is_stmt 0 view .LVU643
 2030 004a FFF7FEFF 		bl	_ZL12MX_TIM9_Initv
 2031              	.LVL81:
 2032              	.L139:
 149:Core/Src/main.cpp ****   {
 2033              		.loc 1 149 3 is_stmt 1 discriminator 1 view .LVU644
 152:Core/Src/main.cpp ****     HAL_Delay(500);
 2034              		.loc 1 152 5 discriminator 1 view .LVU645
 152:Core/Src/main.cpp ****     HAL_Delay(500);
 2035              		.loc 1 152 20 is_stmt 0 discriminator 1 view .LVU646
 2036 004e 094C     		ldr	r4, .L141
 2037 0050 0021     		movs	r1, #0
 2038 0052 2046     		mov	r0, r4
 2039 0054 FFF7FEFF 		bl	_ZN4oled9OLED_FillENS_12OLED_COLOR_tE
 2040              	.LVL82:
 153:Core/Src/main.cpp ****     oled1.OLED_Fill(oled::OLED_WHITE);
 2041              		.loc 1 153 5 is_stmt 1 discriminator 1 view .LVU647
 153:Core/Src/main.cpp ****     oled1.OLED_Fill(oled::OLED_WHITE);
 2042              		.loc 1 153 14 is_stmt 0 discriminator 1 view .LVU648
 2043 0058 4FF4FA70 		mov	r0, #500
 2044 005c FFF7FEFF 		bl	HAL_Delay
 2045              	.LVL83:
 154:Core/Src/main.cpp ****     HAL_Delay(500);
ARM GAS  /tmp/ccabPsmp.s 			page 64


 2046              		.loc 1 154 5 is_stmt 1 discriminator 1 view .LVU649
 154:Core/Src/main.cpp ****     HAL_Delay(500);
 2047              		.loc 1 154 20 is_stmt 0 discriminator 1 view .LVU650
 2048 0060 FF21     		movs	r1, #255
 2049 0062 2046     		mov	r0, r4
 2050 0064 FFF7FEFF 		bl	_ZN4oled9OLED_FillENS_12OLED_COLOR_tE
 2051              	.LVL84:
 155:Core/Src/main.cpp **** 
 2052              		.loc 1 155 5 is_stmt 1 discriminator 1 view .LVU651
 155:Core/Src/main.cpp **** 
 2053              		.loc 1 155 14 is_stmt 0 discriminator 1 view .LVU652
 2054 0068 4FF4FA70 		mov	r0, #500
 2055 006c FFF7FEFF 		bl	HAL_Delay
 2056              	.LVL85:
 149:Core/Src/main.cpp ****   {
 2057              		.loc 1 149 3 is_stmt 1 discriminator 1 view .LVU653
 2058 0070 EDE7     		b	.L139
 2059              	.L142:
 2060 0072 00BF     		.align	2
 2061              	.L141:
 2062 0074 00000000 		.word	.LANCHOR1
 2063              		.cfi_endproc
 2064              	.LFE130:
 2065              		.fnend
 2067              		.section	.text._GLOBAL__sub_I_hadc1,"ax",%progbits
 2068              		.align	1
 2069              		.syntax unified
 2070              		.thumb
 2071              		.thumb_func
 2072              		.fpu fpv4-sp-d16
 2074              	_GLOBAL__sub_I_hadc1:
 2075              		.fnstart
 2076              	.LFB152:
 2077              		.loc 1 871 1 view -0
 2078              		.cfi_startproc
 2079              		@ args = 0, pretend = 0, frame = 0
 2080              		@ frame_needed = 0, uses_anonymous_args = 0
 2081 0000 08B5     		push	{r3, lr}
 2082              	.LCFI37:
 2083              		.cfi_def_cfa_offset 8
 2084              		.cfi_offset 3, -8
 2085              		.cfi_offset 14, -4
 2086              		.loc 1 871 1 is_stmt 0 view .LVU655
 2087 0002 4FF6FF71 		movw	r1, #65535
 2088 0006 0120     		movs	r0, #1
 2089 0008 FFF7FEFF 		bl	_Z41__static_initialization_and_destruction_0ii
 2090              	.LVL86:
 2091 000c 08BD     		pop	{r3, pc}
 2092              		.cfi_endproc
 2093              	.LFE152:
 2094              		.cantunwind
 2095              		.fnend
 2097              		.section	.init_array,"aw",%init_array
 2098              		.align	2
 2099 0000 00000000 		.word	_GLOBAL__sub_I_hadc1(target1)
 2100              		.global	oled1
 2101              		.global	hpcd_USB_OTG_FS
ARM GAS  /tmp/ccabPsmp.s 			page 65


 2102              		.global	huart6
 2103              		.global	huart2
 2104              		.global	huart1
 2105              		.global	htim10
 2106              		.global	htim9
 2107              		.global	htim5
 2108              		.global	hspi5
 2109              		.global	hspi1
 2110              		.global	hsd
 2111              		.global	hi2s4
 2112              		.global	hi2s3
 2113              		.global	hi2s2
 2114              		.global	hi2c3
 2115              		.global	hi2c1
 2116              		.global	hadc1
 2117              		.section	.bss.hadc1,"aw",%nobits
 2118              		.align	2
 2119              		.set	.LANCHOR14,. + 0
 2122              	hadc1:
 2123 0000 00000000 		.space	72
 2123      00000000 
 2123      00000000 
 2123      00000000 
 2123      00000000 
 2124              		.section	.bss.hi2c1,"aw",%nobits
 2125              		.align	2
 2126              		.set	.LANCHOR3,. + 0
 2129              	hi2c1:
 2130 0000 00000000 		.space	84
 2130      00000000 
 2130      00000000 
 2130      00000000 
 2130      00000000 
 2131              		.section	.bss.hi2c3,"aw",%nobits
 2132              		.align	2
 2133              		.set	.LANCHOR0,. + 0
 2136              	hi2c3:
 2137 0000 00000000 		.space	84
 2137      00000000 
 2137      00000000 
 2137      00000000 
 2137      00000000 
 2138              		.section	.bss.hi2s2,"aw",%nobits
 2139              		.align	2
 2140              		.set	.LANCHOR4,. + 0
 2143              	hi2s2:
 2144 0000 00000000 		.space	72
 2144      00000000 
 2144      00000000 
 2144      00000000 
 2144      00000000 
 2145              		.section	.bss.hi2s3,"aw",%nobits
 2146              		.align	2
 2147              		.set	.LANCHOR5,. + 0
 2150              	hi2s3:
 2151 0000 00000000 		.space	72
 2151      00000000 
ARM GAS  /tmp/ccabPsmp.s 			page 66


 2151      00000000 
 2151      00000000 
 2151      00000000 
 2152              		.section	.bss.hi2s4,"aw",%nobits
 2153              		.align	2
 2154              		.set	.LANCHOR6,. + 0
 2157              	hi2s4:
 2158 0000 00000000 		.space	72
 2158      00000000 
 2158      00000000 
 2158      00000000 
 2158      00000000 
 2159              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 2160              		.align	2
 2161              		.set	.LANCHOR13,. + 0
 2164              	hpcd_USB_OTG_FS:
 2165 0000 00000000 		.space	1032
 2165      00000000 
 2165      00000000 
 2165      00000000 
 2165      00000000 
 2166              		.section	.bss.hsd,"aw",%nobits
 2167              		.align	2
 2168              		.set	.LANCHOR7,. + 0
 2171              	hsd:
 2172 0000 00000000 		.space	132
 2172      00000000 
 2172      00000000 
 2172      00000000 
 2172      00000000 
 2173              		.section	.bss.hspi1,"aw",%nobits
 2174              		.align	2
 2175              		.set	.LANCHOR8,. + 0
 2178              	hspi1:
 2179 0000 00000000 		.space	88
 2179      00000000 
 2179      00000000 
 2179      00000000 
 2179      00000000 
 2180              		.section	.bss.hspi5,"aw",%nobits
 2181              		.align	2
 2182              		.set	.LANCHOR9,. + 0
 2185              	hspi5:
 2186 0000 00000000 		.space	88
 2186      00000000 
 2186      00000000 
 2186      00000000 
 2186      00000000 
 2187              		.section	.bss.htim10,"aw",%nobits
 2188              		.align	2
 2189              		.set	.LANCHOR2,. + 0
 2192              	htim10:
 2193 0000 00000000 		.space	64
 2193      00000000 
 2193      00000000 
 2193      00000000 
 2193      00000000 
ARM GAS  /tmp/ccabPsmp.s 			page 67


 2194              		.section	.bss.htim5,"aw",%nobits
 2195              		.align	2
 2196              		.set	.LANCHOR15,. + 0
 2199              	htim5:
 2200 0000 00000000 		.space	64
 2200      00000000 
 2200      00000000 
 2200      00000000 
 2200      00000000 
 2201              		.section	.bss.htim9,"aw",%nobits
 2202              		.align	2
 2203              		.set	.LANCHOR16,. + 0
 2206              	htim9:
 2207 0000 00000000 		.space	64
 2207      00000000 
 2207      00000000 
 2207      00000000 
 2207      00000000 
 2208              		.section	.bss.huart1,"aw",%nobits
 2209              		.align	2
 2210              		.set	.LANCHOR10,. + 0
 2213              	huart1:
 2214 0000 00000000 		.space	64
 2214      00000000 
 2214      00000000 
 2214      00000000 
 2214      00000000 
 2215              		.section	.bss.huart2,"aw",%nobits
 2216              		.align	2
 2217              		.set	.LANCHOR11,. + 0
 2220              	huart2:
 2221 0000 00000000 		.space	64
 2221      00000000 
 2221      00000000 
 2221      00000000 
 2221      00000000 
 2222              		.section	.bss.huart6,"aw",%nobits
 2223              		.align	2
 2224              		.set	.LANCHOR12,. + 0
 2227              	huart6:
 2228 0000 00000000 		.space	64
 2228      00000000 
 2228      00000000 
 2228      00000000 
 2228      00000000 
 2229              		.section	.bss.oled1,"aw",%nobits
 2230              		.align	2
 2231              		.set	.LANCHOR1,. + 0
 2234              	oled1:
 2235 0000 00000000 		.space	1120
 2235      00000000 
 2235      00000000 
 2235      00000000 
 2235      00000000 
 2236              		.text
 2237              	.Letext0:
 2238              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
ARM GAS  /tmp/ccabPsmp.s 			page 68


 2239              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 2240              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2241              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 2242              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2243              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2244              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2245              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2246              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2247              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2248              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2249              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2250              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 2251              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 2252              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 2253              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2254              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2255              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2256              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 2257              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
 2258              		.file 23 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2259              		.file 24 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 2260              		.file 25 "/usr/include/newlib/sys/_types.h"
 2261              		.file 26 "/usr/include/newlib/sys/reent.h"
 2262              		.file 27 "/usr/include/newlib/sys/lock.h"
 2263              		.file 28 "Core/Inc/oled.hpp"
 2264              		.file 29 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
ARM GAS  /tmp/ccabPsmp.s 			page 69


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/ccabPsmp.s:18     .text._ZL12MX_GPIO_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:25     .text._ZL12MX_GPIO_Initv:0000000000000000 _ZL12MX_GPIO_Initv
     /tmp/ccabPsmp.s:225    .text._ZL12MX_GPIO_Initv:00000000000000e0 $d
.ARM.exidx.text._ZL12MX_GPIO_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:233    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $t
     /tmp/ccabPsmp.s:239    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 _Z41__static_initialization_and_destruction_0ii
     /tmp/ccabPsmp.s:302    .text._Z41__static_initialization_and_destruction_0ii:000000000000004c $d
.ARM.exidx.text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $d
     /tmp/ccabPsmp.s:311    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccabPsmp.s:318    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccabPsmp.s:360    .text.HAL_TIM_PeriodElapsedCallback:0000000000000018 $d
.ARM.extab.text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $d
.ARM.exidx.text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $d
     /tmp/ccabPsmp.s:367    .text.Error_Handler:0000000000000000 $t
     /tmp/ccabPsmp.s:374    .text.Error_Handler:0000000000000000 Error_Handler
    .ARM.exidx.text.Error_Handler:0000000000000000 $d
     /tmp/ccabPsmp.s:409    .text._ZL12MX_I2C1_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:415    .text._ZL12MX_I2C1_Initv:0000000000000000 _ZL12MX_I2C1_Initv
     /tmp/ccabPsmp.s:476    .text._ZL12MX_I2C1_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C1_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:484    .text._ZL12MX_I2C3_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:490    .text._ZL12MX_I2C3_Initv:0000000000000000 _ZL12MX_I2C3_Initv
     /tmp/ccabPsmp.s:551    .text._ZL12MX_I2C3_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C3_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:559    .text._ZL12MX_I2S2_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:565    .text._ZL12MX_I2S2_Initv:0000000000000000 _ZL12MX_I2S2_Initv
     /tmp/ccabPsmp.s:626    .text._ZL12MX_I2S2_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S2_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S2_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:633    .text._ZL12MX_I2S3_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:639    .text._ZL12MX_I2S3_Initv:0000000000000000 _ZL12MX_I2S3_Initv
     /tmp/ccabPsmp.s:701    .text._ZL12MX_I2S3_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S3_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:708    .text._ZL12MX_I2S4_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:714    .text._ZL12MX_I2S4_Initv:0000000000000000 _ZL12MX_I2S4_Initv
     /tmp/ccabPsmp.s:775    .text._ZL12MX_I2S4_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S4_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S4_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:782    .text._ZL15MX_SDIO_SD_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:788    .text._ZL15MX_SDIO_SD_Initv:0000000000000000 _ZL15MX_SDIO_SD_Initv
     /tmp/ccabPsmp.s:854    .text._ZL15MX_SDIO_SD_Initv:0000000000000034 $d
.ARM.extab.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:861    .text._ZL12MX_SPI1_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:867    .text._ZL12MX_SPI1_Initv:0000000000000000 _ZL12MX_SPI1_Initv
     /tmp/ccabPsmp.s:937    .text._ZL12MX_SPI1_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI1_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:944    .text._ZL12MX_SPI5_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:950    .text._ZL12MX_SPI5_Initv:0000000000000000 _ZL12MX_SPI5_Initv
     /tmp/ccabPsmp.s:1020   .text._ZL12MX_SPI5_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI5_Initv:0000000000000000 $d
ARM GAS  /tmp/ccabPsmp.s 			page 70


.ARM.exidx.text._ZL12MX_SPI5_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:1027   .text._ZL19MX_USART1_UART_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:1033   .text._ZL19MX_USART1_UART_Initv:0000000000000000 _ZL19MX_USART1_UART_Initv
     /tmp/ccabPsmp.s:1091   .text._ZL19MX_USART1_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART1_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART1_UART_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:1098   .text._ZL19MX_USART2_UART_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:1104   .text._ZL19MX_USART2_UART_Initv:0000000000000000 _ZL19MX_USART2_UART_Initv
     /tmp/ccabPsmp.s:1162   .text._ZL19MX_USART2_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART2_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART2_UART_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:1169   .text._ZL19MX_USART6_UART_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:1175   .text._ZL19MX_USART6_UART_Initv:0000000000000000 _ZL19MX_USART6_UART_Initv
     /tmp/ccabPsmp.s:1233   .text._ZL19MX_USART6_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART6_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART6_UART_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:1240   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:1246   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 _ZL22MX_USB_OTG_FS_PCD_Initv
     /tmp/ccabPsmp.s:1310   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000030 $d
.ARM.extab.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:1316   .text._ZL12MX_ADC1_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:1322   .text._ZL12MX_ADC1_Initv:0000000000000000 _ZL12MX_ADC1_Initv
     /tmp/ccabPsmp.s:1433   .text._ZL12MX_ADC1_Initv:000000000000005c $d
.ARM.exidx.text._ZL12MX_ADC1_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:1441   .text._ZL13MX_TIM10_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:1447   .text._ZL13MX_TIM10_Initv:0000000000000000 _ZL13MX_TIM10_Initv
     /tmp/ccabPsmp.s:1499   .text._ZL13MX_TIM10_Initv:0000000000000028 $d
.ARM.extab.text._ZL13MX_TIM10_Initv:0000000000000000 $d
.ARM.exidx.text._ZL13MX_TIM10_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:1506   .text._ZL12MX_TIM5_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:1512   .text._ZL12MX_TIM5_Initv:0000000000000000 _ZL12MX_TIM5_Initv
     /tmp/ccabPsmp.s:1624   .text._ZL12MX_TIM5_Initv:0000000000000060 $d
.ARM.exidx.text._ZL12MX_TIM5_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:1631   .text._ZL12MX_TIM9_Initv:0000000000000000 $t
     /tmp/ccabPsmp.s:1637   .text._ZL12MX_TIM9_Initv:0000000000000000 _ZL12MX_TIM9_Initv
     /tmp/ccabPsmp.s:1725   .text._ZL12MX_TIM9_Initv:0000000000000048 $d
.ARM.exidx.text._ZL12MX_TIM9_Initv:0000000000000000 $d
     /tmp/ccabPsmp.s:1732   .text._Z18SystemClock_Configv:0000000000000000 $t
     /tmp/ccabPsmp.s:1739   .text._Z18SystemClock_Configv:0000000000000000 _Z18SystemClock_Configv
     /tmp/ccabPsmp.s:1929   .text._Z18SystemClock_Configv:00000000000000c4 $d
.ARM.exidx.text._Z18SystemClock_Configv:0000000000000000 $d
     /tmp/ccabPsmp.s:1936   .text.main:0000000000000000 $t
     /tmp/ccabPsmp.s:1943   .text.main:0000000000000000 main
     /tmp/ccabPsmp.s:2062   .text.main:0000000000000074 $d
             .ARM.exidx.text.main:0000000000000000 $d
     /tmp/ccabPsmp.s:2068   .text._GLOBAL__sub_I_hadc1:0000000000000000 $t
     /tmp/ccabPsmp.s:2074   .text._GLOBAL__sub_I_hadc1:0000000000000000 _GLOBAL__sub_I_hadc1
.ARM.exidx.text._GLOBAL__sub_I_hadc1:0000000000000000 $d
     /tmp/ccabPsmp.s:2098   .init_array:0000000000000000 $d
     /tmp/ccabPsmp.s:2234   .bss.oled1:0000000000000000 oled1
     /tmp/ccabPsmp.s:2164   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
     /tmp/ccabPsmp.s:2227   .bss.huart6:0000000000000000 huart6
     /tmp/ccabPsmp.s:2220   .bss.huart2:0000000000000000 huart2
     /tmp/ccabPsmp.s:2213   .bss.huart1:0000000000000000 huart1
     /tmp/ccabPsmp.s:2192   .bss.htim10:0000000000000000 htim10
     /tmp/ccabPsmp.s:2206   .bss.htim9:0000000000000000 htim9
ARM GAS  /tmp/ccabPsmp.s 			page 71


     /tmp/ccabPsmp.s:2199   .bss.htim5:0000000000000000 htim5
     /tmp/ccabPsmp.s:2185   .bss.hspi5:0000000000000000 hspi5
     /tmp/ccabPsmp.s:2178   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccabPsmp.s:2171   .bss.hsd:0000000000000000 hsd
     /tmp/ccabPsmp.s:2157   .bss.hi2s4:0000000000000000 hi2s4
     /tmp/ccabPsmp.s:2150   .bss.hi2s3:0000000000000000 hi2s3
     /tmp/ccabPsmp.s:2143   .bss.hi2s2:0000000000000000 hi2s2
     /tmp/ccabPsmp.s:2136   .bss.hi2c3:0000000000000000 hi2c3
     /tmp/ccabPsmp.s:2129   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccabPsmp.s:2122   .bss.hadc1:0000000000000000 hadc1
     /tmp/ccabPsmp.s:2118   .bss.hadc1:0000000000000000 $d
     /tmp/ccabPsmp.s:2125   .bss.hi2c1:0000000000000000 $d
     /tmp/ccabPsmp.s:2132   .bss.hi2c3:0000000000000000 $d
     /tmp/ccabPsmp.s:2139   .bss.hi2s2:0000000000000000 $d
     /tmp/ccabPsmp.s:2146   .bss.hi2s3:0000000000000000 $d
     /tmp/ccabPsmp.s:2153   .bss.hi2s4:0000000000000000 $d
     /tmp/ccabPsmp.s:2160   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
     /tmp/ccabPsmp.s:2167   .bss.hsd:0000000000000000 $d
     /tmp/ccabPsmp.s:2174   .bss.hspi1:0000000000000000 $d
     /tmp/ccabPsmp.s:2181   .bss.hspi5:0000000000000000 $d
     /tmp/ccabPsmp.s:2188   .bss.htim10:0000000000000000 $d
     /tmp/ccabPsmp.s:2195   .bss.htim5:0000000000000000 $d
     /tmp/ccabPsmp.s:2202   .bss.htim9:0000000000000000 $d
     /tmp/ccabPsmp.s:2209   .bss.huart1:0000000000000000 $d
     /tmp/ccabPsmp.s:2216   .bss.huart2:0000000000000000 $d
     /tmp/ccabPsmp.s:2223   .bss.huart6:0000000000000000 $d
     /tmp/ccabPsmp.s:2230   .bss.oled1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
__aeabi_unwind_cpp_pr0
memcpy
_ZN4oledC1E17I2C_HandleTypeDefh17TIM_HandleTypeDef
_ZN4oled12oled_refreshEv
__aeabi_unwind_cpp_pr1
HAL_I2C_Init
HAL_I2S_Init
HAL_SD_Init
HAL_SD_ConfigWideBusOperation
HAL_SPI_Init
HAL_UART_Init
HAL_PCD_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIM_SlaveConfigSynchro
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
_ZN4oled9OLED_FillENS_12OLED_COLOR_tE
HAL_Delay
