#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Oct  6 14:12:35 2023
# Process ID: 15168
# Current directory: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18468 C:\Users\aa409t\Desktop\Recap-VHDL\FullAdder\project_1.xpr
# Log file: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/vivado.log
# Journal file: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/aa409t/Desktop/GitHub/Recap-VHDL/FullAdder/project_1' since last save.
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1/project_1.cache/ip'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.gen/sources_1', nor could it be found using path 'C:/Users/aa409t/Desktop/GitHub/Recap-VHDL/FullAdder/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
write_project_tcl -dump_project_info {C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.tcl}
INFO: [Vivado-projutils-8] Tcl script 'project_1.tcl' generated in output directory 'C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder'

INFO: [Vivado-projutils-15] Please note that by default, the file path for the project source files were set wth respect to the 'origin_dir' variable in the
 generated script. When this script is executed from the output directory, these source files will be referenced with respect to this 'origin_dir' path value.
 In case this script was later moved to a different directory, the 'origin_dir' value must be set manually in the script with the path
 relative to the new output directory to make sure that the source files are referenced correctly from the original project. You can also set the
 'origin_dir' automatically by setting the 'origin_dir_loc' variable in the tcl shell before sourcing this generated script. The 'origin_dir_loc'
 variable should be set to the path relative to the new output directory. Alternatively, if you are sourcing the script from the Vivado command line,
 then set the origin dir using '-tclargs --origin_dir <path>'. For example, 'vivado -mode tcl -source project_1.tcl -tclargs --origin_dir ".."

WARNING: [Vivado-projutils-10] Found source(s) that were local or imported into the project. If this project is being source controlled, then
 please ensure that the project source(s) are also part of this source controlled data. The list of these local source(s) can be found in the generated script
 under the header section.

close [ open C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sources_1/new/FullAdder_8bits.vhd w ]
add_files C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sources_1/new/FullAdder_8bits.vhd
update_compile_order -fileset sources_1
set_property top FullAdder_8bits [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_fileset -simset sim_8bits
file mkdir C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new
set_property SOURCE_SET sources_1 [get_filesets sim_8bits]
close [ open C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd w ]
add_files -fileset sim_8bits C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
update_compile_order -fileset sim_8bits
current_fileset -simset [ get_filesets sim_8bits ]
update_compile_order -fileset sim_8bits
launch_simulation -simset [get_filesets sim_8bits ]
Command: launch_simulation -simset sim_8bits
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.sim/sim_8bits/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_8bits'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder_8bits_tb' in fileset 'sim_8bits'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_8bits'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.sim/sim_8bits/behav/xsim'
"xvhdl --incr --relax -prj FullAdder_8bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sources_1/new/FullAdder_2bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_2bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sources_1/new/FullAdder_4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_4bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sources_1/new/FullAdder_8bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_8bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_8bits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.sim/sim_8bits/behav/xsim'
"xelab -wto 71f5ad140c5b41828112edcefcfdde62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FullAdder_8bits_tb_behav xil_defaultlib.FullAdder_8bits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71f5ad140c5b41828112edcefcfdde62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FullAdder_8bits_tb_behav xil_defaultlib.FullAdder_8bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_1bit [fulladder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_2bits [fulladder_2bits_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_4bits [fulladder_4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_8bits [fulladder_8bits_default]
Compiling architecture bench of entity xil_defaultlib.fulladder_8bits_tb
Built simulation snapshot FullAdder_8bits_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.sim/sim_8bits/behav/xsim/xsim.dir/FullAdder_8bits_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 116.418 ; gain = 17.602
INFO: [Common 17-206] Exiting Webtalk at Fri Oct  6 15:31:46 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1008.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.sim/sim_8bits/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FullAdder_8bits_tb_behav -key {Behavioral:sim_8bits:Functional:FullAdder_8bits_tb} -tclbatch {FullAdder_8bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source FullAdder_8bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 8 elements, right array has 4 elements
Time: 0 ps  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus
  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd

HDL Line: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd:67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FullAdder_8bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 1008.379 ; gain = 0.000
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
ERROR: Array sizes do not match, left array has 8 elements, right array has 4 elements
Time: 0 ps  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus
  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd

HDL Line: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd:67
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1008.379 ; gain = 0.000
launch_simulation -simset [get_filesets sim_8bits ]
Command: launch_simulation -simset sim_8bits
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.sim/sim_8bits/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_8bits'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder_8bits_tb' in fileset 'sim_8bits'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_8bits'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.sim/sim_8bits/behav/xsim'
"xvhdl --incr --relax -prj FullAdder_8bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_8bits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.sim/sim_8bits/behav/xsim'
"xelab -wto 71f5ad140c5b41828112edcefcfdde62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FullAdder_8bits_tb_behav xil_defaultlib.FullAdder_8bits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71f5ad140c5b41828112edcefcfdde62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FullAdder_8bits_tb_behav xil_defaultlib.FullAdder_8bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_1bit [fulladder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_2bits [fulladder_2bits_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_4bits [fulladder_4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_8bits [fulladder_8bits_default]
Compiling architecture bench of entity xil_defaultlib.fulladder_8bits_tb
Built simulation snapshot FullAdder_8bits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.sim/sim_8bits/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FullAdder_8bits_tb_behav -key {Behavioral:sim_8bits:Functional:FullAdder_8bits_tb} -tclbatch {FullAdder_8bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source FullAdder_8bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FullAdder_8bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Note: Simulation Finished
Time: 1310720 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  6 15:46:46 2023...
