{
  "module_name": "a5xx.xml.h",
  "hash_id": "4f6b51274fb77449b08dc47771afc1e06c2b9cc5cd526126e9ad249d57f8499f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/adreno/a5xx.xml.h",
  "human_readable_source": "#ifndef A5XX_XML\n#define A5XX_XML\n\n \n\n\nenum a5xx_color_fmt {\n\tRB5_A8_UNORM = 2,\n\tRB5_R8_UNORM = 3,\n\tRB5_R8_SNORM = 4,\n\tRB5_R8_UINT = 5,\n\tRB5_R8_SINT = 6,\n\tRB5_R4G4B4A4_UNORM = 8,\n\tRB5_R5G5B5A1_UNORM = 10,\n\tRB5_R5G6B5_UNORM = 14,\n\tRB5_R8G8_UNORM = 15,\n\tRB5_R8G8_SNORM = 16,\n\tRB5_R8G8_UINT = 17,\n\tRB5_R8G8_SINT = 18,\n\tRB5_R16_UNORM = 21,\n\tRB5_R16_SNORM = 22,\n\tRB5_R16_FLOAT = 23,\n\tRB5_R16_UINT = 24,\n\tRB5_R16_SINT = 25,\n\tRB5_R8G8B8A8_UNORM = 48,\n\tRB5_R8G8B8_UNORM = 49,\n\tRB5_R8G8B8A8_SNORM = 50,\n\tRB5_R8G8B8A8_UINT = 51,\n\tRB5_R8G8B8A8_SINT = 52,\n\tRB5_R10G10B10A2_UNORM = 55,\n\tRB5_R10G10B10A2_UINT = 58,\n\tRB5_R11G11B10_FLOAT = 66,\n\tRB5_R16G16_UNORM = 67,\n\tRB5_R16G16_SNORM = 68,\n\tRB5_R16G16_FLOAT = 69,\n\tRB5_R16G16_UINT = 70,\n\tRB5_R16G16_SINT = 71,\n\tRB5_R32_FLOAT = 74,\n\tRB5_R32_UINT = 75,\n\tRB5_R32_SINT = 76,\n\tRB5_R16G16B16A16_UNORM = 96,\n\tRB5_R16G16B16A16_SNORM = 97,\n\tRB5_R16G16B16A16_FLOAT = 98,\n\tRB5_R16G16B16A16_UINT = 99,\n\tRB5_R16G16B16A16_SINT = 100,\n\tRB5_R32G32_FLOAT = 103,\n\tRB5_R32G32_UINT = 104,\n\tRB5_R32G32_SINT = 105,\n\tRB5_R32G32B32A32_FLOAT = 130,\n\tRB5_R32G32B32A32_UINT = 131,\n\tRB5_R32G32B32A32_SINT = 132,\n\tRB5_NONE = 255,\n};\n\nenum a5xx_tile_mode {\n\tTILE5_LINEAR = 0,\n\tTILE5_2 = 2,\n\tTILE5_3 = 3,\n};\n\nenum a5xx_vtx_fmt {\n\tVFMT5_8_UNORM = 3,\n\tVFMT5_8_SNORM = 4,\n\tVFMT5_8_UINT = 5,\n\tVFMT5_8_SINT = 6,\n\tVFMT5_8_8_UNORM = 15,\n\tVFMT5_8_8_SNORM = 16,\n\tVFMT5_8_8_UINT = 17,\n\tVFMT5_8_8_SINT = 18,\n\tVFMT5_16_UNORM = 21,\n\tVFMT5_16_SNORM = 22,\n\tVFMT5_16_FLOAT = 23,\n\tVFMT5_16_UINT = 24,\n\tVFMT5_16_SINT = 25,\n\tVFMT5_8_8_8_UNORM = 33,\n\tVFMT5_8_8_8_SNORM = 34,\n\tVFMT5_8_8_8_UINT = 35,\n\tVFMT5_8_8_8_SINT = 36,\n\tVFMT5_8_8_8_8_UNORM = 48,\n\tVFMT5_8_8_8_8_SNORM = 50,\n\tVFMT5_8_8_8_8_UINT = 51,\n\tVFMT5_8_8_8_8_SINT = 52,\n\tVFMT5_10_10_10_2_UNORM = 54,\n\tVFMT5_10_10_10_2_SNORM = 57,\n\tVFMT5_10_10_10_2_UINT = 58,\n\tVFMT5_10_10_10_2_SINT = 59,\n\tVFMT5_11_11_10_FLOAT = 66,\n\tVFMT5_16_16_UNORM = 67,\n\tVFMT5_16_16_SNORM = 68,\n\tVFMT5_16_16_FLOAT = 69,\n\tVFMT5_16_16_UINT = 70,\n\tVFMT5_16_16_SINT = 71,\n\tVFMT5_32_UNORM = 72,\n\tVFMT5_32_SNORM = 73,\n\tVFMT5_32_FLOAT = 74,\n\tVFMT5_32_UINT = 75,\n\tVFMT5_32_SINT = 76,\n\tVFMT5_32_FIXED = 77,\n\tVFMT5_16_16_16_UNORM = 88,\n\tVFMT5_16_16_16_SNORM = 89,\n\tVFMT5_16_16_16_FLOAT = 90,\n\tVFMT5_16_16_16_UINT = 91,\n\tVFMT5_16_16_16_SINT = 92,\n\tVFMT5_16_16_16_16_UNORM = 96,\n\tVFMT5_16_16_16_16_SNORM = 97,\n\tVFMT5_16_16_16_16_FLOAT = 98,\n\tVFMT5_16_16_16_16_UINT = 99,\n\tVFMT5_16_16_16_16_SINT = 100,\n\tVFMT5_32_32_UNORM = 101,\n\tVFMT5_32_32_SNORM = 102,\n\tVFMT5_32_32_FLOAT = 103,\n\tVFMT5_32_32_UINT = 104,\n\tVFMT5_32_32_SINT = 105,\n\tVFMT5_32_32_FIXED = 106,\n\tVFMT5_32_32_32_UNORM = 112,\n\tVFMT5_32_32_32_SNORM = 113,\n\tVFMT5_32_32_32_UINT = 114,\n\tVFMT5_32_32_32_SINT = 115,\n\tVFMT5_32_32_32_FLOAT = 116,\n\tVFMT5_32_32_32_FIXED = 117,\n\tVFMT5_32_32_32_32_UNORM = 128,\n\tVFMT5_32_32_32_32_SNORM = 129,\n\tVFMT5_32_32_32_32_FLOAT = 130,\n\tVFMT5_32_32_32_32_UINT = 131,\n\tVFMT5_32_32_32_32_SINT = 132,\n\tVFMT5_32_32_32_32_FIXED = 133,\n\tVFMT5_NONE = 255,\n};\n\nenum a5xx_tex_fmt {\n\tTFMT5_A8_UNORM = 2,\n\tTFMT5_8_UNORM = 3,\n\tTFMT5_8_SNORM = 4,\n\tTFMT5_8_UINT = 5,\n\tTFMT5_8_SINT = 6,\n\tTFMT5_4_4_4_4_UNORM = 8,\n\tTFMT5_5_5_5_1_UNORM = 10,\n\tTFMT5_5_6_5_UNORM = 14,\n\tTFMT5_8_8_UNORM = 15,\n\tTFMT5_8_8_SNORM = 16,\n\tTFMT5_8_8_UINT = 17,\n\tTFMT5_8_8_SINT = 18,\n\tTFMT5_L8_A8_UNORM = 19,\n\tTFMT5_16_UNORM = 21,\n\tTFMT5_16_SNORM = 22,\n\tTFMT5_16_FLOAT = 23,\n\tTFMT5_16_UINT = 24,\n\tTFMT5_16_SINT = 25,\n\tTFMT5_8_8_8_8_UNORM = 48,\n\tTFMT5_8_8_8_UNORM = 49,\n\tTFMT5_8_8_8_8_SNORM = 50,\n\tTFMT5_8_8_8_8_UINT = 51,\n\tTFMT5_8_8_8_8_SINT = 52,\n\tTFMT5_9_9_9_E5_FLOAT = 53,\n\tTFMT5_10_10_10_2_UNORM = 54,\n\tTFMT5_10_10_10_2_UINT = 58,\n\tTFMT5_11_11_10_FLOAT = 66,\n\tTFMT5_16_16_UNORM = 67,\n\tTFMT5_16_16_SNORM = 68,\n\tTFMT5_16_16_FLOAT = 69,\n\tTFMT5_16_16_UINT = 70,\n\tTFMT5_16_16_SINT = 71,\n\tTFMT5_32_FLOAT = 74,\n\tTFMT5_32_UINT = 75,\n\tTFMT5_32_SINT = 76,\n\tTFMT5_16_16_16_16_UNORM = 96,\n\tTFMT5_16_16_16_16_SNORM = 97,\n\tTFMT5_16_16_16_16_FLOAT = 98,\n\tTFMT5_16_16_16_16_UINT = 99,\n\tTFMT5_16_16_16_16_SINT = 100,\n\tTFMT5_32_32_FLOAT = 103,\n\tTFMT5_32_32_UINT = 104,\n\tTFMT5_32_32_SINT = 105,\n\tTFMT5_32_32_32_UINT = 114,\n\tTFMT5_32_32_32_SINT = 115,\n\tTFMT5_32_32_32_FLOAT = 116,\n\tTFMT5_32_32_32_32_FLOAT = 130,\n\tTFMT5_32_32_32_32_UINT = 131,\n\tTFMT5_32_32_32_32_SINT = 132,\n\tTFMT5_X8Z24_UNORM = 160,\n\tTFMT5_ETC2_RG11_UNORM = 171,\n\tTFMT5_ETC2_RG11_SNORM = 172,\n\tTFMT5_ETC2_R11_UNORM = 173,\n\tTFMT5_ETC2_R11_SNORM = 174,\n\tTFMT5_ETC1 = 175,\n\tTFMT5_ETC2_RGB8 = 176,\n\tTFMT5_ETC2_RGBA8 = 177,\n\tTFMT5_ETC2_RGB8A1 = 178,\n\tTFMT5_DXT1 = 179,\n\tTFMT5_DXT3 = 180,\n\tTFMT5_DXT5 = 181,\n\tTFMT5_RGTC1_UNORM = 183,\n\tTFMT5_RGTC1_SNORM = 184,\n\tTFMT5_RGTC2_UNORM = 187,\n\tTFMT5_RGTC2_SNORM = 188,\n\tTFMT5_BPTC_UFLOAT = 190,\n\tTFMT5_BPTC_FLOAT = 191,\n\tTFMT5_BPTC = 192,\n\tTFMT5_ASTC_4x4 = 193,\n\tTFMT5_ASTC_5x4 = 194,\n\tTFMT5_ASTC_5x5 = 195,\n\tTFMT5_ASTC_6x5 = 196,\n\tTFMT5_ASTC_6x6 = 197,\n\tTFMT5_ASTC_8x5 = 198,\n\tTFMT5_ASTC_8x6 = 199,\n\tTFMT5_ASTC_8x8 = 200,\n\tTFMT5_ASTC_10x5 = 201,\n\tTFMT5_ASTC_10x6 = 202,\n\tTFMT5_ASTC_10x8 = 203,\n\tTFMT5_ASTC_10x10 = 204,\n\tTFMT5_ASTC_12x10 = 205,\n\tTFMT5_ASTC_12x12 = 206,\n\tTFMT5_NONE = 255,\n};\n\nenum a5xx_depth_format {\n\tDEPTH5_NONE = 0,\n\tDEPTH5_16 = 1,\n\tDEPTH5_24_8 = 2,\n\tDEPTH5_32 = 4,\n};\n\nenum a5xx_blit_buf {\n\tBLIT_MRT0 = 0,\n\tBLIT_MRT1 = 1,\n\tBLIT_MRT2 = 2,\n\tBLIT_MRT3 = 3,\n\tBLIT_MRT4 = 4,\n\tBLIT_MRT5 = 5,\n\tBLIT_MRT6 = 6,\n\tBLIT_MRT7 = 7,\n\tBLIT_ZS = 8,\n\tBLIT_S = 9,\n};\n\nenum a5xx_cp_perfcounter_select {\n\tPERF_CP_ALWAYS_COUNT = 0,\n\tPERF_CP_BUSY_GFX_CORE_IDLE = 1,\n\tPERF_CP_BUSY_CYCLES = 2,\n\tPERF_CP_PFP_IDLE = 3,\n\tPERF_CP_PFP_BUSY_WORKING = 4,\n\tPERF_CP_PFP_STALL_CYCLES_ANY = 5,\n\tPERF_CP_PFP_STARVE_CYCLES_ANY = 6,\n\tPERF_CP_PFP_ICACHE_MISS = 7,\n\tPERF_CP_PFP_ICACHE_HIT = 8,\n\tPERF_CP_PFP_MATCH_PM4_PKT_PROFILE = 9,\n\tPERF_CP_ME_BUSY_WORKING = 10,\n\tPERF_CP_ME_IDLE = 11,\n\tPERF_CP_ME_STARVE_CYCLES_ANY = 12,\n\tPERF_CP_ME_FIFO_EMPTY_PFP_IDLE = 13,\n\tPERF_CP_ME_FIFO_EMPTY_PFP_BUSY = 14,\n\tPERF_CP_ME_FIFO_FULL_ME_BUSY = 15,\n\tPERF_CP_ME_FIFO_FULL_ME_NON_WORKING = 16,\n\tPERF_CP_ME_STALL_CYCLES_ANY = 17,\n\tPERF_CP_ME_ICACHE_MISS = 18,\n\tPERF_CP_ME_ICACHE_HIT = 19,\n\tPERF_CP_NUM_PREEMPTIONS = 20,\n\tPERF_CP_PREEMPTION_REACTION_DELAY = 21,\n\tPERF_CP_PREEMPTION_SWITCH_OUT_TIME = 22,\n\tPERF_CP_PREEMPTION_SWITCH_IN_TIME = 23,\n\tPERF_CP_DEAD_DRAWS_IN_BIN_RENDER = 24,\n\tPERF_CP_PREDICATED_DRAWS_KILLED = 25,\n\tPERF_CP_MODE_SWITCH = 26,\n\tPERF_CP_ZPASS_DONE = 27,\n\tPERF_CP_CONTEXT_DONE = 28,\n\tPERF_CP_CACHE_FLUSH = 29,\n\tPERF_CP_LONG_PREEMPTIONS = 30,\n};\n\nenum a5xx_rbbm_perfcounter_select {\n\tPERF_RBBM_ALWAYS_COUNT = 0,\n\tPERF_RBBM_ALWAYS_ON = 1,\n\tPERF_RBBM_TSE_BUSY = 2,\n\tPERF_RBBM_RAS_BUSY = 3,\n\tPERF_RBBM_PC_DCALL_BUSY = 4,\n\tPERF_RBBM_PC_VSD_BUSY = 5,\n\tPERF_RBBM_STATUS_MASKED = 6,\n\tPERF_RBBM_COM_BUSY = 7,\n\tPERF_RBBM_DCOM_BUSY = 8,\n\tPERF_RBBM_VBIF_BUSY = 9,\n\tPERF_RBBM_VSC_BUSY = 10,\n\tPERF_RBBM_TESS_BUSY = 11,\n\tPERF_RBBM_UCHE_BUSY = 12,\n\tPERF_RBBM_HLSQ_BUSY = 13,\n};\n\nenum a5xx_pc_perfcounter_select {\n\tPERF_PC_BUSY_CYCLES = 0,\n\tPERF_PC_WORKING_CYCLES = 1,\n\tPERF_PC_STALL_CYCLES_VFD = 2,\n\tPERF_PC_STALL_CYCLES_TSE = 3,\n\tPERF_PC_STALL_CYCLES_VPC = 4,\n\tPERF_PC_STALL_CYCLES_UCHE = 5,\n\tPERF_PC_STALL_CYCLES_TESS = 6,\n\tPERF_PC_STALL_CYCLES_TSE_ONLY = 7,\n\tPERF_PC_STALL_CYCLES_VPC_ONLY = 8,\n\tPERF_PC_PASS1_TF_STALL_CYCLES = 9,\n\tPERF_PC_STARVE_CYCLES_FOR_INDEX = 10,\n\tPERF_PC_STARVE_CYCLES_FOR_TESS_FACTOR = 11,\n\tPERF_PC_STARVE_CYCLES_FOR_VIZ_STREAM = 12,\n\tPERF_PC_STARVE_CYCLES_FOR_POSITION = 13,\n\tPERF_PC_STARVE_CYCLES_DI = 14,\n\tPERF_PC_VIS_STREAMS_LOADED = 15,\n\tPERF_PC_INSTANCES = 16,\n\tPERF_PC_VPC_PRIMITIVES = 17,\n\tPERF_PC_DEAD_PRIM = 18,\n\tPERF_PC_LIVE_PRIM = 19,\n\tPERF_PC_VERTEX_HITS = 20,\n\tPERF_PC_IA_VERTICES = 21,\n\tPERF_PC_IA_PRIMITIVES = 22,\n\tPERF_PC_GS_PRIMITIVES = 23,\n\tPERF_PC_HS_INVOCATIONS = 24,\n\tPERF_PC_DS_INVOCATIONS = 25,\n\tPERF_PC_VS_INVOCATIONS = 26,\n\tPERF_PC_GS_INVOCATIONS = 27,\n\tPERF_PC_DS_PRIMITIVES = 28,\n\tPERF_PC_VPC_POS_DATA_TRANSACTION = 29,\n\tPERF_PC_3D_DRAWCALLS = 30,\n\tPERF_PC_2D_DRAWCALLS = 31,\n\tPERF_PC_NON_DRAWCALL_GLOBAL_EVENTS = 32,\n\tPERF_TESS_BUSY_CYCLES = 33,\n\tPERF_TESS_WORKING_CYCLES = 34,\n\tPERF_TESS_STALL_CYCLES_PC = 35,\n\tPERF_TESS_STARVE_CYCLES_PC = 36,\n};\n\nenum a5xx_vfd_perfcounter_select {\n\tPERF_VFD_BUSY_CYCLES = 0,\n\tPERF_VFD_STALL_CYCLES_UCHE = 1,\n\tPERF_VFD_STALL_CYCLES_VPC_ALLOC = 2,\n\tPERF_VFD_STALL_CYCLES_MISS_VB = 3,\n\tPERF_VFD_STALL_CYCLES_MISS_Q = 4,\n\tPERF_VFD_STALL_CYCLES_SP_INFO = 5,\n\tPERF_VFD_STALL_CYCLES_SP_ATTR = 6,\n\tPERF_VFD_STALL_CYCLES_VFDP_VB = 7,\n\tPERF_VFD_STALL_CYCLES_VFDP_Q = 8,\n\tPERF_VFD_DECODER_PACKER_STALL = 9,\n\tPERF_VFD_STARVE_CYCLES_UCHE = 10,\n\tPERF_VFD_RBUFFER_FULL = 11,\n\tPERF_VFD_ATTR_INFO_FIFO_FULL = 12,\n\tPERF_VFD_DECODED_ATTRIBUTE_BYTES = 13,\n\tPERF_VFD_NUM_ATTRIBUTES = 14,\n\tPERF_VFD_INSTRUCTIONS = 15,\n\tPERF_VFD_UPPER_SHADER_FIBERS = 16,\n\tPERF_VFD_LOWER_SHADER_FIBERS = 17,\n\tPERF_VFD_MODE_0_FIBERS = 18,\n\tPERF_VFD_MODE_1_FIBERS = 19,\n\tPERF_VFD_MODE_2_FIBERS = 20,\n\tPERF_VFD_MODE_3_FIBERS = 21,\n\tPERF_VFD_MODE_4_FIBERS = 22,\n\tPERF_VFD_TOTAL_VERTICES = 23,\n\tPERF_VFD_NUM_ATTR_MISS = 24,\n\tPERF_VFD_1_BURST_REQ = 25,\n\tPERF_VFDP_STALL_CYCLES_VFD = 26,\n\tPERF_VFDP_STALL_CYCLES_VFD_INDEX = 27,\n\tPERF_VFDP_STALL_CYCLES_VFD_PROG = 28,\n\tPERF_VFDP_STARVE_CYCLES_PC = 29,\n\tPERF_VFDP_VS_STAGE_32_WAVES = 30,\n};\n\nenum a5xx_hlsq_perfcounter_select {\n\tPERF_HLSQ_BUSY_CYCLES = 0,\n\tPERF_HLSQ_STALL_CYCLES_UCHE = 1,\n\tPERF_HLSQ_STALL_CYCLES_SP_STATE = 2,\n\tPERF_HLSQ_STALL_CYCLES_SP_FS_STAGE = 3,\n\tPERF_HLSQ_UCHE_LATENCY_CYCLES = 4,\n\tPERF_HLSQ_UCHE_LATENCY_COUNT = 5,\n\tPERF_HLSQ_FS_STAGE_32_WAVES = 6,\n\tPERF_HLSQ_FS_STAGE_64_WAVES = 7,\n\tPERF_HLSQ_QUADS = 8,\n\tPERF_HLSQ_SP_STATE_COPY_TRANS_FS_STAGE = 9,\n\tPERF_HLSQ_SP_STATE_COPY_TRANS_VS_STAGE = 10,\n\tPERF_HLSQ_TP_STATE_COPY_TRANS_FS_STAGE = 11,\n\tPERF_HLSQ_TP_STATE_COPY_TRANS_VS_STAGE = 12,\n\tPERF_HLSQ_CS_INVOCATIONS = 13,\n\tPERF_HLSQ_COMPUTE_DRAWCALLS = 14,\n};\n\nenum a5xx_vpc_perfcounter_select {\n\tPERF_VPC_BUSY_CYCLES = 0,\n\tPERF_VPC_WORKING_CYCLES = 1,\n\tPERF_VPC_STALL_CYCLES_UCHE = 2,\n\tPERF_VPC_STALL_CYCLES_VFD_WACK = 3,\n\tPERF_VPC_STALL_CYCLES_HLSQ_PRIM_ALLOC = 4,\n\tPERF_VPC_STALL_CYCLES_PC = 5,\n\tPERF_VPC_STALL_CYCLES_SP_LM = 6,\n\tPERF_VPC_POS_EXPORT_STALL_CYCLES = 7,\n\tPERF_VPC_STARVE_CYCLES_SP = 8,\n\tPERF_VPC_STARVE_CYCLES_LRZ = 9,\n\tPERF_VPC_PC_PRIMITIVES = 10,\n\tPERF_VPC_SP_COMPONENTS = 11,\n\tPERF_VPC_SP_LM_PRIMITIVES = 12,\n\tPERF_VPC_SP_LM_COMPONENTS = 13,\n\tPERF_VPC_SP_LM_DWORDS = 14,\n\tPERF_VPC_STREAMOUT_COMPONENTS = 15,\n\tPERF_VPC_GRANT_PHASES = 16,\n};\n\nenum a5xx_tse_perfcounter_select {\n\tPERF_TSE_BUSY_CYCLES = 0,\n\tPERF_TSE_CLIPPING_CYCLES = 1,\n\tPERF_TSE_STALL_CYCLES_RAS = 2,\n\tPERF_TSE_STALL_CYCLES_LRZ_BARYPLANE = 3,\n\tPERF_TSE_STALL_CYCLES_LRZ_ZPLANE = 4,\n\tPERF_TSE_STARVE_CYCLES_PC = 5,\n\tPERF_TSE_INPUT_PRIM = 6,\n\tPERF_TSE_INPUT_NULL_PRIM = 7,\n\tPERF_TSE_TRIVAL_REJ_PRIM = 8,\n\tPERF_TSE_CLIPPED_PRIM = 9,\n\tPERF_TSE_ZERO_AREA_PRIM = 10,\n\tPERF_TSE_FACENESS_CULLED_PRIM = 11,\n\tPERF_TSE_ZERO_PIXEL_PRIM = 12,\n\tPERF_TSE_OUTPUT_NULL_PRIM = 13,\n\tPERF_TSE_OUTPUT_VISIBLE_PRIM = 14,\n\tPERF_TSE_CINVOCATION = 15,\n\tPERF_TSE_CPRIMITIVES = 16,\n\tPERF_TSE_2D_INPUT_PRIM = 17,\n\tPERF_TSE_2D_ALIVE_CLCLES = 18,\n};\n\nenum a5xx_ras_perfcounter_select {\n\tPERF_RAS_BUSY_CYCLES = 0,\n\tPERF_RAS_SUPERTILE_ACTIVE_CYCLES = 1,\n\tPERF_RAS_STALL_CYCLES_LRZ = 2,\n\tPERF_RAS_STARVE_CYCLES_TSE = 3,\n\tPERF_RAS_SUPER_TILES = 4,\n\tPERF_RAS_8X4_TILES = 5,\n\tPERF_RAS_MASKGEN_ACTIVE = 6,\n\tPERF_RAS_FULLY_COVERED_SUPER_TILES = 7,\n\tPERF_RAS_FULLY_COVERED_8X4_TILES = 8,\n\tPERF_RAS_PRIM_KILLED_INVISILBE = 9,\n};\n\nenum a5xx_lrz_perfcounter_select {\n\tPERF_LRZ_BUSY_CYCLES = 0,\n\tPERF_LRZ_STARVE_CYCLES_RAS = 1,\n\tPERF_LRZ_STALL_CYCLES_RB = 2,\n\tPERF_LRZ_STALL_CYCLES_VSC = 3,\n\tPERF_LRZ_STALL_CYCLES_VPC = 4,\n\tPERF_LRZ_STALL_CYCLES_FLAG_PREFETCH = 5,\n\tPERF_LRZ_STALL_CYCLES_UCHE = 6,\n\tPERF_LRZ_LRZ_READ = 7,\n\tPERF_LRZ_LRZ_WRITE = 8,\n\tPERF_LRZ_READ_LATENCY = 9,\n\tPERF_LRZ_MERGE_CACHE_UPDATING = 10,\n\tPERF_LRZ_PRIM_KILLED_BY_MASKGEN = 11,\n\tPERF_LRZ_PRIM_KILLED_BY_LRZ = 12,\n\tPERF_LRZ_VISIBLE_PRIM_AFTER_LRZ = 13,\n\tPERF_LRZ_FULL_8X8_TILES = 14,\n\tPERF_LRZ_PARTIAL_8X8_TILES = 15,\n\tPERF_LRZ_TILE_KILLED = 16,\n\tPERF_LRZ_TOTAL_PIXEL = 17,\n\tPERF_LRZ_VISIBLE_PIXEL_AFTER_LRZ = 18,\n};\n\nenum a5xx_uche_perfcounter_select {\n\tPERF_UCHE_BUSY_CYCLES = 0,\n\tPERF_UCHE_STALL_CYCLES_VBIF = 1,\n\tPERF_UCHE_VBIF_LATENCY_CYCLES = 2,\n\tPERF_UCHE_VBIF_LATENCY_SAMPLES = 3,\n\tPERF_UCHE_VBIF_READ_BEATS_TP = 4,\n\tPERF_UCHE_VBIF_READ_BEATS_VFD = 5,\n\tPERF_UCHE_VBIF_READ_BEATS_HLSQ = 6,\n\tPERF_UCHE_VBIF_READ_BEATS_LRZ = 7,\n\tPERF_UCHE_VBIF_READ_BEATS_SP = 8,\n\tPERF_UCHE_READ_REQUESTS_TP = 9,\n\tPERF_UCHE_READ_REQUESTS_VFD = 10,\n\tPERF_UCHE_READ_REQUESTS_HLSQ = 11,\n\tPERF_UCHE_READ_REQUESTS_LRZ = 12,\n\tPERF_UCHE_READ_REQUESTS_SP = 13,\n\tPERF_UCHE_WRITE_REQUESTS_LRZ = 14,\n\tPERF_UCHE_WRITE_REQUESTS_SP = 15,\n\tPERF_UCHE_WRITE_REQUESTS_VPC = 16,\n\tPERF_UCHE_WRITE_REQUESTS_VSC = 17,\n\tPERF_UCHE_EVICTS = 18,\n\tPERF_UCHE_BANK_REQ0 = 19,\n\tPERF_UCHE_BANK_REQ1 = 20,\n\tPERF_UCHE_BANK_REQ2 = 21,\n\tPERF_UCHE_BANK_REQ3 = 22,\n\tPERF_UCHE_BANK_REQ4 = 23,\n\tPERF_UCHE_BANK_REQ5 = 24,\n\tPERF_UCHE_BANK_REQ6 = 25,\n\tPERF_UCHE_BANK_REQ7 = 26,\n\tPERF_UCHE_VBIF_READ_BEATS_CH0 = 27,\n\tPERF_UCHE_VBIF_READ_BEATS_CH1 = 28,\n\tPERF_UCHE_GMEM_READ_BEATS = 29,\n\tPERF_UCHE_FLAG_COUNT = 30,\n};\n\nenum a5xx_tp_perfcounter_select {\n\tPERF_TP_BUSY_CYCLES = 0,\n\tPERF_TP_STALL_CYCLES_UCHE = 1,\n\tPERF_TP_LATENCY_CYCLES = 2,\n\tPERF_TP_LATENCY_TRANS = 3,\n\tPERF_TP_FLAG_CACHE_REQUEST_SAMPLES = 4,\n\tPERF_TP_FLAG_CACHE_REQUEST_LATENCY = 5,\n\tPERF_TP_L1_CACHELINE_REQUESTS = 6,\n\tPERF_TP_L1_CACHELINE_MISSES = 7,\n\tPERF_TP_SP_TP_TRANS = 8,\n\tPERF_TP_TP_SP_TRANS = 9,\n\tPERF_TP_OUTPUT_PIXELS = 10,\n\tPERF_TP_FILTER_WORKLOAD_16BIT = 11,\n\tPERF_TP_FILTER_WORKLOAD_32BIT = 12,\n\tPERF_TP_QUADS_RECEIVED = 13,\n\tPERF_TP_QUADS_OFFSET = 14,\n\tPERF_TP_QUADS_SHADOW = 15,\n\tPERF_TP_QUADS_ARRAY = 16,\n\tPERF_TP_QUADS_GRADIENT = 17,\n\tPERF_TP_QUADS_1D = 18,\n\tPERF_TP_QUADS_2D = 19,\n\tPERF_TP_QUADS_BUFFER = 20,\n\tPERF_TP_QUADS_3D = 21,\n\tPERF_TP_QUADS_CUBE = 22,\n\tPERF_TP_STATE_CACHE_REQUESTS = 23,\n\tPERF_TP_STATE_CACHE_MISSES = 24,\n\tPERF_TP_DIVERGENT_QUADS_RECEIVED = 25,\n\tPERF_TP_BINDLESS_STATE_CACHE_REQUESTS = 26,\n\tPERF_TP_BINDLESS_STATE_CACHE_MISSES = 27,\n\tPERF_TP_PRT_NON_RESIDENT_EVENTS = 28,\n\tPERF_TP_OUTPUT_PIXELS_POINT = 29,\n\tPERF_TP_OUTPUT_PIXELS_BILINEAR = 30,\n\tPERF_TP_OUTPUT_PIXELS_MIP = 31,\n\tPERF_TP_OUTPUT_PIXELS_ANISO = 32,\n\tPERF_TP_OUTPUT_PIXELS_ZERO_LOD = 33,\n\tPERF_TP_FLAG_CACHE_REQUESTS = 34,\n\tPERF_TP_FLAG_CACHE_MISSES = 35,\n\tPERF_TP_L1_5_L2_REQUESTS = 36,\n\tPERF_TP_2D_OUTPUT_PIXELS = 37,\n\tPERF_TP_2D_OUTPUT_PIXELS_POINT = 38,\n\tPERF_TP_2D_OUTPUT_PIXELS_BILINEAR = 39,\n\tPERF_TP_2D_FILTER_WORKLOAD_16BIT = 40,\n\tPERF_TP_2D_FILTER_WORKLOAD_32BIT = 41,\n};\n\nenum a5xx_sp_perfcounter_select {\n\tPERF_SP_BUSY_CYCLES = 0,\n\tPERF_SP_ALU_WORKING_CYCLES = 1,\n\tPERF_SP_EFU_WORKING_CYCLES = 2,\n\tPERF_SP_STALL_CYCLES_VPC = 3,\n\tPERF_SP_STALL_CYCLES_TP = 4,\n\tPERF_SP_STALL_CYCLES_UCHE = 5,\n\tPERF_SP_STALL_CYCLES_RB = 6,\n\tPERF_SP_SCHEDULER_NON_WORKING = 7,\n\tPERF_SP_WAVE_CONTEXTS = 8,\n\tPERF_SP_WAVE_CONTEXT_CYCLES = 9,\n\tPERF_SP_FS_STAGE_WAVE_CYCLES = 10,\n\tPERF_SP_FS_STAGE_WAVE_SAMPLES = 11,\n\tPERF_SP_VS_STAGE_WAVE_CYCLES = 12,\n\tPERF_SP_VS_STAGE_WAVE_SAMPLES = 13,\n\tPERF_SP_FS_STAGE_DURATION_CYCLES = 14,\n\tPERF_SP_VS_STAGE_DURATION_CYCLES = 15,\n\tPERF_SP_WAVE_CTRL_CYCLES = 16,\n\tPERF_SP_WAVE_LOAD_CYCLES = 17,\n\tPERF_SP_WAVE_EMIT_CYCLES = 18,\n\tPERF_SP_WAVE_NOP_CYCLES = 19,\n\tPERF_SP_WAVE_WAIT_CYCLES = 20,\n\tPERF_SP_WAVE_FETCH_CYCLES = 21,\n\tPERF_SP_WAVE_IDLE_CYCLES = 22,\n\tPERF_SP_WAVE_END_CYCLES = 23,\n\tPERF_SP_WAVE_LONG_SYNC_CYCLES = 24,\n\tPERF_SP_WAVE_SHORT_SYNC_CYCLES = 25,\n\tPERF_SP_WAVE_JOIN_CYCLES = 26,\n\tPERF_SP_LM_LOAD_INSTRUCTIONS = 27,\n\tPERF_SP_LM_STORE_INSTRUCTIONS = 28,\n\tPERF_SP_LM_ATOMICS = 29,\n\tPERF_SP_GM_LOAD_INSTRUCTIONS = 30,\n\tPERF_SP_GM_STORE_INSTRUCTIONS = 31,\n\tPERF_SP_GM_ATOMICS = 32,\n\tPERF_SP_VS_STAGE_TEX_INSTRUCTIONS = 33,\n\tPERF_SP_VS_STAGE_CFLOW_INSTRUCTIONS = 34,\n\tPERF_SP_VS_STAGE_EFU_INSTRUCTIONS = 35,\n\tPERF_SP_VS_STAGE_FULL_ALU_INSTRUCTIONS = 36,\n\tPERF_SP_VS_STAGE_HALF_ALU_INSTRUCTIONS = 37,\n\tPERF_SP_FS_STAGE_TEX_INSTRUCTIONS = 38,\n\tPERF_SP_FS_STAGE_CFLOW_INSTRUCTIONS = 39,\n\tPERF_SP_FS_STAGE_EFU_INSTRUCTIONS = 40,\n\tPERF_SP_FS_STAGE_FULL_ALU_INSTRUCTIONS = 41,\n\tPERF_SP_FS_STAGE_HALF_ALU_INSTRUCTIONS = 42,\n\tPERF_SP_FS_STAGE_BARY_INSTRUCTIONS = 43,\n\tPERF_SP_VS_INSTRUCTIONS = 44,\n\tPERF_SP_FS_INSTRUCTIONS = 45,\n\tPERF_SP_ADDR_LOCK_COUNT = 46,\n\tPERF_SP_UCHE_READ_TRANS = 47,\n\tPERF_SP_UCHE_WRITE_TRANS = 48,\n\tPERF_SP_EXPORT_VPC_TRANS = 49,\n\tPERF_SP_EXPORT_RB_TRANS = 50,\n\tPERF_SP_PIXELS_KILLED = 51,\n\tPERF_SP_ICL1_REQUESTS = 52,\n\tPERF_SP_ICL1_MISSES = 53,\n\tPERF_SP_ICL0_REQUESTS = 54,\n\tPERF_SP_ICL0_MISSES = 55,\n\tPERF_SP_HS_INSTRUCTIONS = 56,\n\tPERF_SP_DS_INSTRUCTIONS = 57,\n\tPERF_SP_GS_INSTRUCTIONS = 58,\n\tPERF_SP_CS_INSTRUCTIONS = 59,\n\tPERF_SP_GPR_READ = 60,\n\tPERF_SP_GPR_WRITE = 61,\n\tPERF_SP_LM_CH0_REQUESTS = 62,\n\tPERF_SP_LM_CH1_REQUESTS = 63,\n\tPERF_SP_LM_BANK_CONFLICTS = 64,\n};\n\nenum a5xx_rb_perfcounter_select {\n\tPERF_RB_BUSY_CYCLES = 0,\n\tPERF_RB_STALL_CYCLES_CCU = 1,\n\tPERF_RB_STALL_CYCLES_HLSQ = 2,\n\tPERF_RB_STALL_CYCLES_FIFO0_FULL = 3,\n\tPERF_RB_STALL_CYCLES_FIFO1_FULL = 4,\n\tPERF_RB_STALL_CYCLES_FIFO2_FULL = 5,\n\tPERF_RB_STARVE_CYCLES_SP = 6,\n\tPERF_RB_STARVE_CYCLES_LRZ_TILE = 7,\n\tPERF_RB_STARVE_CYCLES_CCU = 8,\n\tPERF_RB_STARVE_CYCLES_Z_PLANE = 9,\n\tPERF_RB_STARVE_CYCLES_BARY_PLANE = 10,\n\tPERF_RB_Z_WORKLOAD = 11,\n\tPERF_RB_HLSQ_ACTIVE = 12,\n\tPERF_RB_Z_READ = 13,\n\tPERF_RB_Z_WRITE = 14,\n\tPERF_RB_C_READ = 15,\n\tPERF_RB_C_WRITE = 16,\n\tPERF_RB_TOTAL_PASS = 17,\n\tPERF_RB_Z_PASS = 18,\n\tPERF_RB_Z_FAIL = 19,\n\tPERF_RB_S_FAIL = 20,\n\tPERF_RB_BLENDED_FXP_COMPONENTS = 21,\n\tPERF_RB_BLENDED_FP16_COMPONENTS = 22,\n\tRB_RESERVED = 23,\n\tPERF_RB_2D_ALIVE_CYCLES = 24,\n\tPERF_RB_2D_STALL_CYCLES_A2D = 25,\n\tPERF_RB_2D_STARVE_CYCLES_SRC = 26,\n\tPERF_RB_2D_STARVE_CYCLES_SP = 27,\n\tPERF_RB_2D_STARVE_CYCLES_DST = 28,\n\tPERF_RB_2D_VALID_PIXELS = 29,\n};\n\nenum a5xx_rb_samples_perfcounter_select {\n\tTOTAL_SAMPLES = 0,\n\tZPASS_SAMPLES = 1,\n\tZFAIL_SAMPLES = 2,\n\tSFAIL_SAMPLES = 3,\n};\n\nenum a5xx_vsc_perfcounter_select {\n\tPERF_VSC_BUSY_CYCLES = 0,\n\tPERF_VSC_WORKING_CYCLES = 1,\n\tPERF_VSC_STALL_CYCLES_UCHE = 2,\n\tPERF_VSC_EOT_NUM = 3,\n};\n\nenum a5xx_ccu_perfcounter_select {\n\tPERF_CCU_BUSY_CYCLES = 0,\n\tPERF_CCU_STALL_CYCLES_RB_DEPTH_RETURN = 1,\n\tPERF_CCU_STALL_CYCLES_RB_COLOR_RETURN = 2,\n\tPERF_CCU_STARVE_CYCLES_FLAG_RETURN = 3,\n\tPERF_CCU_DEPTH_BLOCKS = 4,\n\tPERF_CCU_COLOR_BLOCKS = 5,\n\tPERF_CCU_DEPTH_BLOCK_HIT = 6,\n\tPERF_CCU_COLOR_BLOCK_HIT = 7,\n\tPERF_CCU_PARTIAL_BLOCK_READ = 8,\n\tPERF_CCU_GMEM_READ = 9,\n\tPERF_CCU_GMEM_WRITE = 10,\n\tPERF_CCU_DEPTH_READ_FLAG0_COUNT = 11,\n\tPERF_CCU_DEPTH_READ_FLAG1_COUNT = 12,\n\tPERF_CCU_DEPTH_READ_FLAG2_COUNT = 13,\n\tPERF_CCU_DEPTH_READ_FLAG3_COUNT = 14,\n\tPERF_CCU_DEPTH_READ_FLAG4_COUNT = 15,\n\tPERF_CCU_COLOR_READ_FLAG0_COUNT = 16,\n\tPERF_CCU_COLOR_READ_FLAG1_COUNT = 17,\n\tPERF_CCU_COLOR_READ_FLAG2_COUNT = 18,\n\tPERF_CCU_COLOR_READ_FLAG3_COUNT = 19,\n\tPERF_CCU_COLOR_READ_FLAG4_COUNT = 20,\n\tPERF_CCU_2D_BUSY_CYCLES = 21,\n\tPERF_CCU_2D_RD_REQ = 22,\n\tPERF_CCU_2D_WR_REQ = 23,\n\tPERF_CCU_2D_REORDER_STARVE_CYCLES = 24,\n\tPERF_CCU_2D_PIXELS = 25,\n};\n\nenum a5xx_cmp_perfcounter_select {\n\tPERF_CMPDECMP_STALL_CYCLES_VBIF = 0,\n\tPERF_CMPDECMP_VBIF_LATENCY_CYCLES = 1,\n\tPERF_CMPDECMP_VBIF_LATENCY_SAMPLES = 2,\n\tPERF_CMPDECMP_VBIF_READ_DATA_CCU = 3,\n\tPERF_CMPDECMP_VBIF_WRITE_DATA_CCU = 4,\n\tPERF_CMPDECMP_VBIF_READ_REQUEST = 5,\n\tPERF_CMPDECMP_VBIF_WRITE_REQUEST = 6,\n\tPERF_CMPDECMP_VBIF_READ_DATA = 7,\n\tPERF_CMPDECMP_VBIF_WRITE_DATA = 8,\n\tPERF_CMPDECMP_FLAG_FETCH_CYCLES = 9,\n\tPERF_CMPDECMP_FLAG_FETCH_SAMPLES = 10,\n\tPERF_CMPDECMP_DEPTH_WRITE_FLAG1_COUNT = 11,\n\tPERF_CMPDECMP_DEPTH_WRITE_FLAG2_COUNT = 12,\n\tPERF_CMPDECMP_DEPTH_WRITE_FLAG3_COUNT = 13,\n\tPERF_CMPDECMP_DEPTH_WRITE_FLAG4_COUNT = 14,\n\tPERF_CMPDECMP_COLOR_WRITE_FLAG1_COUNT = 15,\n\tPERF_CMPDECMP_COLOR_WRITE_FLAG2_COUNT = 16,\n\tPERF_CMPDECMP_COLOR_WRITE_FLAG3_COUNT = 17,\n\tPERF_CMPDECMP_COLOR_WRITE_FLAG4_COUNT = 18,\n\tPERF_CMPDECMP_2D_STALL_CYCLES_VBIF_REQ = 19,\n\tPERF_CMPDECMP_2D_STALL_CYCLES_VBIF_WR = 20,\n\tPERF_CMPDECMP_2D_STALL_CYCLES_VBIF_RETURN = 21,\n\tPERF_CMPDECMP_2D_RD_DATA = 22,\n\tPERF_CMPDECMP_2D_WR_DATA = 23,\n};\n\nenum a5xx_vbif_perfcounter_select {\n\tAXI_READ_REQUESTS_ID_0 = 0,\n\tAXI_READ_REQUESTS_ID_1 = 1,\n\tAXI_READ_REQUESTS_ID_2 = 2,\n\tAXI_READ_REQUESTS_ID_3 = 3,\n\tAXI_READ_REQUESTS_ID_4 = 4,\n\tAXI_READ_REQUESTS_ID_5 = 5,\n\tAXI_READ_REQUESTS_ID_6 = 6,\n\tAXI_READ_REQUESTS_ID_7 = 7,\n\tAXI_READ_REQUESTS_ID_8 = 8,\n\tAXI_READ_REQUESTS_ID_9 = 9,\n\tAXI_READ_REQUESTS_ID_10 = 10,\n\tAXI_READ_REQUESTS_ID_11 = 11,\n\tAXI_READ_REQUESTS_ID_12 = 12,\n\tAXI_READ_REQUESTS_ID_13 = 13,\n\tAXI_READ_REQUESTS_ID_14 = 14,\n\tAXI_READ_REQUESTS_ID_15 = 15,\n\tAXI0_READ_REQUESTS_TOTAL = 16,\n\tAXI1_READ_REQUESTS_TOTAL = 17,\n\tAXI2_READ_REQUESTS_TOTAL = 18,\n\tAXI3_READ_REQUESTS_TOTAL = 19,\n\tAXI_READ_REQUESTS_TOTAL = 20,\n\tAXI_WRITE_REQUESTS_ID_0 = 21,\n\tAXI_WRITE_REQUESTS_ID_1 = 22,\n\tAXI_WRITE_REQUESTS_ID_2 = 23,\n\tAXI_WRITE_REQUESTS_ID_3 = 24,\n\tAXI_WRITE_REQUESTS_ID_4 = 25,\n\tAXI_WRITE_REQUESTS_ID_5 = 26,\n\tAXI_WRITE_REQUESTS_ID_6 = 27,\n\tAXI_WRITE_REQUESTS_ID_7 = 28,\n\tAXI_WRITE_REQUESTS_ID_8 = 29,\n\tAXI_WRITE_REQUESTS_ID_9 = 30,\n\tAXI_WRITE_REQUESTS_ID_10 = 31,\n\tAXI_WRITE_REQUESTS_ID_11 = 32,\n\tAXI_WRITE_REQUESTS_ID_12 = 33,\n\tAXI_WRITE_REQUESTS_ID_13 = 34,\n\tAXI_WRITE_REQUESTS_ID_14 = 35,\n\tAXI_WRITE_REQUESTS_ID_15 = 36,\n\tAXI0_WRITE_REQUESTS_TOTAL = 37,\n\tAXI1_WRITE_REQUESTS_TOTAL = 38,\n\tAXI2_WRITE_REQUESTS_TOTAL = 39,\n\tAXI3_WRITE_REQUESTS_TOTAL = 40,\n\tAXI_WRITE_REQUESTS_TOTAL = 41,\n\tAXI_TOTAL_REQUESTS = 42,\n\tAXI_READ_DATA_BEATS_ID_0 = 43,\n\tAXI_READ_DATA_BEATS_ID_1 = 44,\n\tAXI_READ_DATA_BEATS_ID_2 = 45,\n\tAXI_READ_DATA_BEATS_ID_3 = 46,\n\tAXI_READ_DATA_BEATS_ID_4 = 47,\n\tAXI_READ_DATA_BEATS_ID_5 = 48,\n\tAXI_READ_DATA_BEATS_ID_6 = 49,\n\tAXI_READ_DATA_BEATS_ID_7 = 50,\n\tAXI_READ_DATA_BEATS_ID_8 = 51,\n\tAXI_READ_DATA_BEATS_ID_9 = 52,\n\tAXI_READ_DATA_BEATS_ID_10 = 53,\n\tAXI_READ_DATA_BEATS_ID_11 = 54,\n\tAXI_READ_DATA_BEATS_ID_12 = 55,\n\tAXI_READ_DATA_BEATS_ID_13 = 56,\n\tAXI_READ_DATA_BEATS_ID_14 = 57,\n\tAXI_READ_DATA_BEATS_ID_15 = 58,\n\tAXI0_READ_DATA_BEATS_TOTAL = 59,\n\tAXI1_READ_DATA_BEATS_TOTAL = 60,\n\tAXI2_READ_DATA_BEATS_TOTAL = 61,\n\tAXI3_READ_DATA_BEATS_TOTAL = 62,\n\tAXI_READ_DATA_BEATS_TOTAL = 63,\n\tAXI_WRITE_DATA_BEATS_ID_0 = 64,\n\tAXI_WRITE_DATA_BEATS_ID_1 = 65,\n\tAXI_WRITE_DATA_BEATS_ID_2 = 66,\n\tAXI_WRITE_DATA_BEATS_ID_3 = 67,\n\tAXI_WRITE_DATA_BEATS_ID_4 = 68,\n\tAXI_WRITE_DATA_BEATS_ID_5 = 69,\n\tAXI_WRITE_DATA_BEATS_ID_6 = 70,\n\tAXI_WRITE_DATA_BEATS_ID_7 = 71,\n\tAXI_WRITE_DATA_BEATS_ID_8 = 72,\n\tAXI_WRITE_DATA_BEATS_ID_9 = 73,\n\tAXI_WRITE_DATA_BEATS_ID_10 = 74,\n\tAXI_WRITE_DATA_BEATS_ID_11 = 75,\n\tAXI_WRITE_DATA_BEATS_ID_12 = 76,\n\tAXI_WRITE_DATA_BEATS_ID_13 = 77,\n\tAXI_WRITE_DATA_BEATS_ID_14 = 78,\n\tAXI_WRITE_DATA_BEATS_ID_15 = 79,\n\tAXI0_WRITE_DATA_BEATS_TOTAL = 80,\n\tAXI1_WRITE_DATA_BEATS_TOTAL = 81,\n\tAXI2_WRITE_DATA_BEATS_TOTAL = 82,\n\tAXI3_WRITE_DATA_BEATS_TOTAL = 83,\n\tAXI_WRITE_DATA_BEATS_TOTAL = 84,\n\tAXI_DATA_BEATS_TOTAL = 85,\n};\n\nenum a5xx_tex_filter {\n\tA5XX_TEX_NEAREST = 0,\n\tA5XX_TEX_LINEAR = 1,\n\tA5XX_TEX_ANISO = 2,\n};\n\nenum a5xx_tex_clamp {\n\tA5XX_TEX_REPEAT = 0,\n\tA5XX_TEX_CLAMP_TO_EDGE = 1,\n\tA5XX_TEX_MIRROR_REPEAT = 2,\n\tA5XX_TEX_CLAMP_TO_BORDER = 3,\n\tA5XX_TEX_MIRROR_CLAMP = 4,\n};\n\nenum a5xx_tex_aniso {\n\tA5XX_TEX_ANISO_1 = 0,\n\tA5XX_TEX_ANISO_2 = 1,\n\tA5XX_TEX_ANISO_4 = 2,\n\tA5XX_TEX_ANISO_8 = 3,\n\tA5XX_TEX_ANISO_16 = 4,\n};\n\nenum a5xx_tex_swiz {\n\tA5XX_TEX_X = 0,\n\tA5XX_TEX_Y = 1,\n\tA5XX_TEX_Z = 2,\n\tA5XX_TEX_W = 3,\n\tA5XX_TEX_ZERO = 4,\n\tA5XX_TEX_ONE = 5,\n};\n\nenum a5xx_tex_type {\n\tA5XX_TEX_1D = 0,\n\tA5XX_TEX_2D = 1,\n\tA5XX_TEX_CUBE = 2,\n\tA5XX_TEX_3D = 3,\n\tA5XX_TEX_BUFFER = 4,\n};\n\n#define A5XX_INT0_RBBM_GPU_IDLE\t\t\t\t\t0x00000001\n#define A5XX_INT0_RBBM_AHB_ERROR\t\t\t\t0x00000002\n#define A5XX_INT0_RBBM_TRANSFER_TIMEOUT\t\t\t\t0x00000004\n#define A5XX_INT0_RBBM_ME_MS_TIMEOUT\t\t\t\t0x00000008\n#define A5XX_INT0_RBBM_PFP_MS_TIMEOUT\t\t\t\t0x00000010\n#define A5XX_INT0_RBBM_ETS_MS_TIMEOUT\t\t\t\t0x00000020\n#define A5XX_INT0_RBBM_ATB_ASYNC_OVERFLOW\t\t\t0x00000040\n#define A5XX_INT0_RBBM_GPC_ERROR\t\t\t\t0x00000080\n#define A5XX_INT0_CP_SW\t\t\t\t\t\t0x00000100\n#define A5XX_INT0_CP_HW_ERROR\t\t\t\t\t0x00000200\n#define A5XX_INT0_CP_CCU_FLUSH_DEPTH_TS\t\t\t\t0x00000400\n#define A5XX_INT0_CP_CCU_FLUSH_COLOR_TS\t\t\t\t0x00000800\n#define A5XX_INT0_CP_CCU_RESOLVE_TS\t\t\t\t0x00001000\n#define A5XX_INT0_CP_IB2\t\t\t\t\t0x00002000\n#define A5XX_INT0_CP_IB1\t\t\t\t\t0x00004000\n#define A5XX_INT0_CP_RB\t\t\t\t\t\t0x00008000\n#define A5XX_INT0_CP_UNUSED_1\t\t\t\t\t0x00010000\n#define A5XX_INT0_CP_RB_DONE_TS\t\t\t\t\t0x00020000\n#define A5XX_INT0_CP_WT_DONE_TS\t\t\t\t\t0x00040000\n#define A5XX_INT0_UNKNOWN_1\t\t\t\t\t0x00080000\n#define A5XX_INT0_CP_CACHE_FLUSH_TS\t\t\t\t0x00100000\n#define A5XX_INT0_UNUSED_2\t\t\t\t\t0x00200000\n#define A5XX_INT0_RBBM_ATB_BUS_OVERFLOW\t\t\t\t0x00400000\n#define A5XX_INT0_MISC_HANG_DETECT\t\t\t\t0x00800000\n#define A5XX_INT0_UCHE_OOB_ACCESS\t\t\t\t0x01000000\n#define A5XX_INT0_UCHE_TRAP_INTR\t\t\t\t0x02000000\n#define A5XX_INT0_DEBBUS_INTR_0\t\t\t\t\t0x04000000\n#define A5XX_INT0_DEBBUS_INTR_1\t\t\t\t\t0x08000000\n#define A5XX_INT0_GPMU_VOLTAGE_DROOP\t\t\t\t0x10000000\n#define A5XX_INT0_GPMU_FIRMWARE\t\t\t\t\t0x20000000\n#define A5XX_INT0_ISDB_CPU_IRQ\t\t\t\t\t0x40000000\n#define A5XX_INT0_ISDB_UNDER_DEBUG\t\t\t\t0x80000000\n#define A5XX_CP_INT_CP_OPCODE_ERROR\t\t\t\t0x00000001\n#define A5XX_CP_INT_CP_RESERVED_BIT_ERROR\t\t\t0x00000002\n#define A5XX_CP_INT_CP_HW_FAULT_ERROR\t\t\t\t0x00000004\n#define A5XX_CP_INT_CP_DMA_ERROR\t\t\t\t0x00000008\n#define A5XX_CP_INT_CP_REGISTER_PROTECTION_ERROR\t\t0x00000010\n#define A5XX_CP_INT_CP_AHB_ERROR\t\t\t\t0x00000020\n#define REG_A5XX_CP_RB_BASE\t\t\t\t\t0x00000800\n\n#define REG_A5XX_CP_RB_BASE_HI\t\t\t\t\t0x00000801\n\n#define REG_A5XX_CP_RB_CNTL\t\t\t\t\t0x00000802\n\n#define REG_A5XX_CP_RB_RPTR_ADDR\t\t\t\t0x00000804\n\n#define REG_A5XX_CP_RB_RPTR_ADDR_HI\t\t\t\t0x00000805\n\n#define REG_A5XX_CP_RB_RPTR\t\t\t\t\t0x00000806\n\n#define REG_A5XX_CP_RB_WPTR\t\t\t\t\t0x00000807\n\n#define REG_A5XX_CP_PFP_STAT_ADDR\t\t\t\t0x00000808\n\n#define REG_A5XX_CP_PFP_STAT_DATA\t\t\t\t0x00000809\n\n#define REG_A5XX_CP_DRAW_STATE_ADDR\t\t\t\t0x0000080b\n\n#define REG_A5XX_CP_DRAW_STATE_DATA\t\t\t\t0x0000080c\n\n#define REG_A5XX_CP_ME_NRT_ADDR_LO\t\t\t\t0x0000080d\n\n#define REG_A5XX_CP_ME_NRT_ADDR_HI\t\t\t\t0x0000080e\n\n#define REG_A5XX_CP_ME_NRT_DATA\t\t\t\t\t0x00000810\n\n#define REG_A5XX_CP_CRASH_SCRIPT_BASE_LO\t\t\t0x00000817\n\n#define REG_A5XX_CP_CRASH_SCRIPT_BASE_HI\t\t\t0x00000818\n\n#define REG_A5XX_CP_CRASH_DUMP_CNTL\t\t\t\t0x00000819\n\n#define REG_A5XX_CP_ME_STAT_ADDR\t\t\t\t0x0000081a\n\n#define REG_A5XX_CP_ROQ_THRESHOLDS_1\t\t\t\t0x0000081f\n\n#define REG_A5XX_CP_ROQ_THRESHOLDS_2\t\t\t\t0x00000820\n\n#define REG_A5XX_CP_ROQ_DBG_ADDR\t\t\t\t0x00000821\n\n#define REG_A5XX_CP_ROQ_DBG_DATA\t\t\t\t0x00000822\n\n#define REG_A5XX_CP_MEQ_DBG_ADDR\t\t\t\t0x00000823\n\n#define REG_A5XX_CP_MEQ_DBG_DATA\t\t\t\t0x00000824\n\n#define REG_A5XX_CP_MEQ_THRESHOLDS\t\t\t\t0x00000825\n\n#define REG_A5XX_CP_MERCIU_SIZE\t\t\t\t\t0x00000826\n\n#define REG_A5XX_CP_MERCIU_DBG_ADDR\t\t\t\t0x00000827\n\n#define REG_A5XX_CP_MERCIU_DBG_DATA_1\t\t\t\t0x00000828\n\n#define REG_A5XX_CP_MERCIU_DBG_DATA_2\t\t\t\t0x00000829\n\n#define REG_A5XX_CP_PFP_UCODE_DBG_ADDR\t\t\t\t0x0000082a\n\n#define REG_A5XX_CP_PFP_UCODE_DBG_DATA\t\t\t\t0x0000082b\n\n#define REG_A5XX_CP_ME_UCODE_DBG_ADDR\t\t\t\t0x0000082f\n\n#define REG_A5XX_CP_ME_UCODE_DBG_DATA\t\t\t\t0x00000830\n\n#define REG_A5XX_CP_CNTL\t\t\t\t\t0x00000831\n\n#define REG_A5XX_CP_PFP_ME_CNTL\t\t\t\t\t0x00000832\n\n#define REG_A5XX_CP_CHICKEN_DBG\t\t\t\t\t0x00000833\n\n#define REG_A5XX_CP_PFP_INSTR_BASE_LO\t\t\t\t0x00000835\n\n#define REG_A5XX_CP_PFP_INSTR_BASE_HI\t\t\t\t0x00000836\n\n#define REG_A5XX_CP_ME_INSTR_BASE_LO\t\t\t\t0x00000838\n\n#define REG_A5XX_CP_ME_INSTR_BASE_HI\t\t\t\t0x00000839\n\n#define REG_A5XX_CP_CONTEXT_SWITCH_CNTL\t\t\t\t0x0000083b\n\n#define REG_A5XX_CP_CONTEXT_SWITCH_RESTORE_ADDR_LO\t\t0x0000083c\n\n#define REG_A5XX_CP_CONTEXT_SWITCH_RESTORE_ADDR_HI\t\t0x0000083d\n\n#define REG_A5XX_CP_CONTEXT_SWITCH_SAVE_ADDR_LO\t\t\t0x0000083e\n\n#define REG_A5XX_CP_CONTEXT_SWITCH_SAVE_ADDR_HI\t\t\t0x0000083f\n\n#define REG_A5XX_CP_CONTEXT_SWITCH_SMMU_INFO_LO\t\t\t0x00000840\n\n#define REG_A5XX_CP_CONTEXT_SWITCH_SMMU_INFO_HI\t\t\t0x00000841\n\n#define REG_A5XX_CP_ADDR_MODE_CNTL\t\t\t\t0x00000860\n\n#define REG_A5XX_CP_ME_STAT_DATA\t\t\t\t0x00000b14\n\n#define REG_A5XX_CP_WFI_PEND_CTR\t\t\t\t0x00000b15\n\n#define REG_A5XX_CP_INTERRUPT_STATUS\t\t\t\t0x00000b18\n\n#define REG_A5XX_CP_HW_FAULT\t\t\t\t\t0x00000b1a\n\n#define REG_A5XX_CP_PROTECT_STATUS\t\t\t\t0x00000b1c\n\n#define REG_A5XX_CP_IB1_BASE\t\t\t\t\t0x00000b1f\n\n#define REG_A5XX_CP_IB1_BASE_HI\t\t\t\t\t0x00000b20\n\n#define REG_A5XX_CP_IB1_BUFSZ\t\t\t\t\t0x00000b21\n\n#define REG_A5XX_CP_IB2_BASE\t\t\t\t\t0x00000b22\n\n#define REG_A5XX_CP_IB2_BASE_HI\t\t\t\t\t0x00000b23\n\n#define REG_A5XX_CP_IB2_BUFSZ\t\t\t\t\t0x00000b24\n\nstatic inline uint32_t REG_A5XX_CP_SCRATCH(uint32_t i0) { return 0x00000b78 + 0x1*i0; }\n\nstatic inline uint32_t REG_A5XX_CP_SCRATCH_REG(uint32_t i0) { return 0x00000b78 + 0x1*i0; }\n\nstatic inline uint32_t REG_A5XX_CP_PROTECT(uint32_t i0) { return 0x00000880 + 0x1*i0; }\n\nstatic inline uint32_t REG_A5XX_CP_PROTECT_REG(uint32_t i0) { return 0x00000880 + 0x1*i0; }\n#define A5XX_CP_PROTECT_REG_BASE_ADDR__MASK\t\t\t0x0001ffff\n#define A5XX_CP_PROTECT_REG_BASE_ADDR__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_CP_PROTECT_REG_BASE_ADDR(uint32_t val)\n{\n\treturn ((val) << A5XX_CP_PROTECT_REG_BASE_ADDR__SHIFT) & A5XX_CP_PROTECT_REG_BASE_ADDR__MASK;\n}\n#define A5XX_CP_PROTECT_REG_MASK_LEN__MASK\t\t\t0x1f000000\n#define A5XX_CP_PROTECT_REG_MASK_LEN__SHIFT\t\t\t24\nstatic inline uint32_t A5XX_CP_PROTECT_REG_MASK_LEN(uint32_t val)\n{\n\treturn ((val) << A5XX_CP_PROTECT_REG_MASK_LEN__SHIFT) & A5XX_CP_PROTECT_REG_MASK_LEN__MASK;\n}\n#define A5XX_CP_PROTECT_REG_TRAP_WRITE__MASK\t\t\t0x20000000\n#define A5XX_CP_PROTECT_REG_TRAP_WRITE__SHIFT\t\t\t29\nstatic inline uint32_t A5XX_CP_PROTECT_REG_TRAP_WRITE(uint32_t val)\n{\n\treturn ((val) << A5XX_CP_PROTECT_REG_TRAP_WRITE__SHIFT) & A5XX_CP_PROTECT_REG_TRAP_WRITE__MASK;\n}\n#define A5XX_CP_PROTECT_REG_TRAP_READ__MASK\t\t\t0x40000000\n#define A5XX_CP_PROTECT_REG_TRAP_READ__SHIFT\t\t\t30\nstatic inline uint32_t A5XX_CP_PROTECT_REG_TRAP_READ(uint32_t val)\n{\n\treturn ((val) << A5XX_CP_PROTECT_REG_TRAP_READ__SHIFT) & A5XX_CP_PROTECT_REG_TRAP_READ__MASK;\n}\n\n#define REG_A5XX_CP_PROTECT_CNTL\t\t\t\t0x000008a0\n\n#define REG_A5XX_CP_AHB_FAULT\t\t\t\t\t0x00000b1b\n\n#define REG_A5XX_CP_PERFCTR_CP_SEL_0\t\t\t\t0x00000bb0\n\n#define REG_A5XX_CP_PERFCTR_CP_SEL_1\t\t\t\t0x00000bb1\n\n#define REG_A5XX_CP_PERFCTR_CP_SEL_2\t\t\t\t0x00000bb2\n\n#define REG_A5XX_CP_PERFCTR_CP_SEL_3\t\t\t\t0x00000bb3\n\n#define REG_A5XX_CP_PERFCTR_CP_SEL_4\t\t\t\t0x00000bb4\n\n#define REG_A5XX_CP_PERFCTR_CP_SEL_5\t\t\t\t0x00000bb5\n\n#define REG_A5XX_CP_PERFCTR_CP_SEL_6\t\t\t\t0x00000bb6\n\n#define REG_A5XX_CP_PERFCTR_CP_SEL_7\t\t\t\t0x00000bb7\n\n#define REG_A5XX_VSC_ADDR_MODE_CNTL\t\t\t\t0x00000bc1\n\n#define REG_A5XX_CP_POWERCTR_CP_SEL_0\t\t\t\t0x00000bba\n\n#define REG_A5XX_CP_POWERCTR_CP_SEL_1\t\t\t\t0x00000bbb\n\n#define REG_A5XX_CP_POWERCTR_CP_SEL_2\t\t\t\t0x00000bbc\n\n#define REG_A5XX_CP_POWERCTR_CP_SEL_3\t\t\t\t0x00000bbd\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_SEL_A\t\t\t\t0x00000004\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_SEL_B\t\t\t\t0x00000005\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_SEL_C\t\t\t\t0x00000006\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_SEL_D\t\t\t\t0x00000007\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_CNTLT\t\t\t\t0x00000008\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_CNTLM\t\t\t\t0x00000009\n\n#define REG_A5XX_RBBM_CFG_DEBBUS_CTLTM_ENABLE_SHIFT\t\t0x00000018\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_OPL\t\t\t\t0x0000000a\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_OPE\t\t\t\t0x0000000b\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_IVTL_0\t\t\t\t0x0000000c\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_IVTL_1\t\t\t\t0x0000000d\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_IVTL_2\t\t\t\t0x0000000e\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_IVTL_3\t\t\t\t0x0000000f\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_MASKL_0\t\t\t0x00000010\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_MASKL_1\t\t\t0x00000011\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_MASKL_2\t\t\t0x00000012\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_MASKL_3\t\t\t0x00000013\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_BYTEL_0\t\t\t0x00000014\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_BYTEL_1\t\t\t0x00000015\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_IVTE_0\t\t\t\t0x00000016\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_IVTE_1\t\t\t\t0x00000017\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_IVTE_2\t\t\t\t0x00000018\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_IVTE_3\t\t\t\t0x00000019\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_MASKE_0\t\t\t0x0000001a\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_MASKE_1\t\t\t0x0000001b\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_MASKE_2\t\t\t0x0000001c\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_MASKE_3\t\t\t0x0000001d\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_NIBBLEE\t\t\t0x0000001e\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_PTRC0\t\t\t\t0x0000001f\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_PTRC1\t\t\t\t0x00000020\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_LOADREG\t\t\t0x00000021\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_IDX\t\t\t\t0x00000022\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_CLRC\t\t\t\t0x00000023\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_LOADIVT\t\t\t0x00000024\n\n#define REG_A5XX_RBBM_INTERFACE_HANG_INT_CNTL\t\t\t0x0000002f\n\n#define REG_A5XX_RBBM_INT_CLEAR_CMD\t\t\t\t0x00000037\n\n#define REG_A5XX_RBBM_INT_0_MASK\t\t\t\t0x00000038\n#define A5XX_RBBM_INT_0_MASK_RBBM_GPU_IDLE\t\t\t0x00000001\n#define A5XX_RBBM_INT_0_MASK_RBBM_AHB_ERROR\t\t\t0x00000002\n#define A5XX_RBBM_INT_0_MASK_RBBM_TRANSFER_TIMEOUT\t\t0x00000004\n#define A5XX_RBBM_INT_0_MASK_RBBM_ME_MS_TIMEOUT\t\t\t0x00000008\n#define A5XX_RBBM_INT_0_MASK_RBBM_PFP_MS_TIMEOUT\t\t0x00000010\n#define A5XX_RBBM_INT_0_MASK_RBBM_ETS_MS_TIMEOUT\t\t0x00000020\n#define A5XX_RBBM_INT_0_MASK_RBBM_ATB_ASYNC_OVERFLOW\t\t0x00000040\n#define A5XX_RBBM_INT_0_MASK_RBBM_GPC_ERROR\t\t\t0x00000080\n#define A5XX_RBBM_INT_0_MASK_CP_SW\t\t\t\t0x00000100\n#define A5XX_RBBM_INT_0_MASK_CP_HW_ERROR\t\t\t0x00000200\n#define A5XX_RBBM_INT_0_MASK_CP_CCU_FLUSH_DEPTH_TS\t\t0x00000400\n#define A5XX_RBBM_INT_0_MASK_CP_CCU_FLUSH_COLOR_TS\t\t0x00000800\n#define A5XX_RBBM_INT_0_MASK_CP_CCU_RESOLVE_TS\t\t\t0x00001000\n#define A5XX_RBBM_INT_0_MASK_CP_IB2\t\t\t\t0x00002000\n#define A5XX_RBBM_INT_0_MASK_CP_IB1\t\t\t\t0x00004000\n#define A5XX_RBBM_INT_0_MASK_CP_RB\t\t\t\t0x00008000\n#define A5XX_RBBM_INT_0_MASK_CP_RB_DONE_TS\t\t\t0x00020000\n#define A5XX_RBBM_INT_0_MASK_CP_WT_DONE_TS\t\t\t0x00040000\n#define A5XX_RBBM_INT_0_MASK_CP_CACHE_FLUSH_TS\t\t\t0x00100000\n#define A5XX_RBBM_INT_0_MASK_RBBM_ATB_BUS_OVERFLOW\t\t0x00400000\n#define A5XX_RBBM_INT_0_MASK_MISC_HANG_DETECT\t\t\t0x00800000\n#define A5XX_RBBM_INT_0_MASK_UCHE_OOB_ACCESS\t\t\t0x01000000\n#define A5XX_RBBM_INT_0_MASK_UCHE_TRAP_INTR\t\t\t0x02000000\n#define A5XX_RBBM_INT_0_MASK_DEBBUS_INTR_0\t\t\t0x04000000\n#define A5XX_RBBM_INT_0_MASK_DEBBUS_INTR_1\t\t\t0x08000000\n#define A5XX_RBBM_INT_0_MASK_GPMU_VOLTAGE_DROOP\t\t\t0x10000000\n#define A5XX_RBBM_INT_0_MASK_GPMU_FIRMWARE\t\t\t0x20000000\n#define A5XX_RBBM_INT_0_MASK_ISDB_CPU_IRQ\t\t\t0x40000000\n#define A5XX_RBBM_INT_0_MASK_ISDB_UNDER_DEBUG\t\t\t0x80000000\n\n#define REG_A5XX_RBBM_AHB_DBG_CNTL\t\t\t\t0x0000003f\n\n#define REG_A5XX_RBBM_EXT_VBIF_DBG_CNTL\t\t\t\t0x00000041\n\n#define REG_A5XX_RBBM_SW_RESET_CMD\t\t\t\t0x00000043\n\n#define REG_A5XX_RBBM_BLOCK_SW_RESET_CMD\t\t\t0x00000045\n\n#define REG_A5XX_RBBM_BLOCK_SW_RESET_CMD2\t\t\t0x00000046\n\n#define REG_A5XX_RBBM_DBG_LO_HI_GPIO\t\t\t\t0x00000048\n\n#define REG_A5XX_RBBM_EXT_TRACE_BUS_CNTL\t\t\t0x00000049\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_TP0\t\t\t\t0x0000004a\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_TP1\t\t\t\t0x0000004b\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_TP2\t\t\t\t0x0000004c\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_TP3\t\t\t\t0x0000004d\n\n#define REG_A5XX_RBBM_CLOCK_CNTL2_TP0\t\t\t\t0x0000004e\n\n#define REG_A5XX_RBBM_CLOCK_CNTL2_TP1\t\t\t\t0x0000004f\n\n#define REG_A5XX_RBBM_CLOCK_CNTL2_TP2\t\t\t\t0x00000050\n\n#define REG_A5XX_RBBM_CLOCK_CNTL2_TP3\t\t\t\t0x00000051\n\n#define REG_A5XX_RBBM_CLOCK_CNTL3_TP0\t\t\t\t0x00000052\n\n#define REG_A5XX_RBBM_CLOCK_CNTL3_TP1\t\t\t\t0x00000053\n\n#define REG_A5XX_RBBM_CLOCK_CNTL3_TP2\t\t\t\t0x00000054\n\n#define REG_A5XX_RBBM_CLOCK_CNTL3_TP3\t\t\t\t0x00000055\n\n#define REG_A5XX_RBBM_READ_AHB_THROUGH_DBG\t\t\t0x00000059\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_UCHE\t\t\t\t0x0000005a\n\n#define REG_A5XX_RBBM_CLOCK_CNTL2_UCHE\t\t\t\t0x0000005b\n\n#define REG_A5XX_RBBM_CLOCK_CNTL3_UCHE\t\t\t\t0x0000005c\n\n#define REG_A5XX_RBBM_CLOCK_CNTL4_UCHE\t\t\t\t0x0000005d\n\n#define REG_A5XX_RBBM_CLOCK_HYST_UCHE\t\t\t\t0x0000005e\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_UCHE\t\t\t\t0x0000005f\n\n#define REG_A5XX_RBBM_CLOCK_MODE_GPC\t\t\t\t0x00000060\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_GPC\t\t\t\t0x00000061\n\n#define REG_A5XX_RBBM_CLOCK_HYST_GPC\t\t\t\t0x00000062\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_TSE_RAS_RBBM\t\t\t0x00000063\n\n#define REG_A5XX_RBBM_CLOCK_HYST_TSE_RAS_RBBM\t\t\t0x00000064\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_TSE_RAS_RBBM\t\t\t0x00000065\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_HLSQ\t\t\t\t0x00000066\n\n#define REG_A5XX_RBBM_CLOCK_CNTL\t\t\t\t0x00000067\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_SP0\t\t\t\t0x00000068\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_SP1\t\t\t\t0x00000069\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_SP2\t\t\t\t0x0000006a\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_SP3\t\t\t\t0x0000006b\n\n#define REG_A5XX_RBBM_CLOCK_CNTL2_SP0\t\t\t\t0x0000006c\n\n#define REG_A5XX_RBBM_CLOCK_CNTL2_SP1\t\t\t\t0x0000006d\n\n#define REG_A5XX_RBBM_CLOCK_CNTL2_SP2\t\t\t\t0x0000006e\n\n#define REG_A5XX_RBBM_CLOCK_CNTL2_SP3\t\t\t\t0x0000006f\n\n#define REG_A5XX_RBBM_CLOCK_HYST_SP0\t\t\t\t0x00000070\n\n#define REG_A5XX_RBBM_CLOCK_HYST_SP1\t\t\t\t0x00000071\n\n#define REG_A5XX_RBBM_CLOCK_HYST_SP2\t\t\t\t0x00000072\n\n#define REG_A5XX_RBBM_CLOCK_HYST_SP3\t\t\t\t0x00000073\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_SP0\t\t\t\t0x00000074\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_SP1\t\t\t\t0x00000075\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_SP2\t\t\t\t0x00000076\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_SP3\t\t\t\t0x00000077\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_RB0\t\t\t\t0x00000078\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_RB1\t\t\t\t0x00000079\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_RB2\t\t\t\t0x0000007a\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_RB3\t\t\t\t0x0000007b\n\n#define REG_A5XX_RBBM_CLOCK_CNTL2_RB0\t\t\t\t0x0000007c\n\n#define REG_A5XX_RBBM_CLOCK_CNTL2_RB1\t\t\t\t0x0000007d\n\n#define REG_A5XX_RBBM_CLOCK_CNTL2_RB2\t\t\t\t0x0000007e\n\n#define REG_A5XX_RBBM_CLOCK_CNTL2_RB3\t\t\t\t0x0000007f\n\n#define REG_A5XX_RBBM_CLOCK_HYST_RAC\t\t\t\t0x00000080\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_RAC\t\t\t\t0x00000081\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_CCU0\t\t\t\t0x00000082\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_CCU1\t\t\t\t0x00000083\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_CCU2\t\t\t\t0x00000084\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_CCU3\t\t\t\t0x00000085\n\n#define REG_A5XX_RBBM_CLOCK_HYST_RB_CCU0\t\t\t0x00000086\n\n#define REG_A5XX_RBBM_CLOCK_HYST_RB_CCU1\t\t\t0x00000087\n\n#define REG_A5XX_RBBM_CLOCK_HYST_RB_CCU2\t\t\t0x00000088\n\n#define REG_A5XX_RBBM_CLOCK_HYST_RB_CCU3\t\t\t0x00000089\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_RAC\t\t\t\t0x0000008a\n\n#define REG_A5XX_RBBM_CLOCK_CNTL2_RAC\t\t\t\t0x0000008b\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_RB_CCU_L1_0\t\t\t0x0000008c\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_RB_CCU_L1_1\t\t\t0x0000008d\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_RB_CCU_L1_2\t\t\t0x0000008e\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_RB_CCU_L1_3\t\t\t0x0000008f\n\n#define REG_A5XX_RBBM_CLOCK_HYST_VFD\t\t\t\t0x00000090\n\n#define REG_A5XX_RBBM_CLOCK_MODE_VFD\t\t\t\t0x00000091\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_VFD\t\t\t\t0x00000092\n\n#define REG_A5XX_RBBM_AHB_CNTL0\t\t\t\t\t0x00000093\n\n#define REG_A5XX_RBBM_AHB_CNTL1\t\t\t\t\t0x00000094\n\n#define REG_A5XX_RBBM_AHB_CNTL2\t\t\t\t\t0x00000095\n\n#define REG_A5XX_RBBM_AHB_CMD\t\t\t\t\t0x00000096\n\n#define REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL11\t\t0x0000009c\n\n#define REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL12\t\t0x0000009d\n\n#define REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL13\t\t0x0000009e\n\n#define REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL14\t\t0x0000009f\n\n#define REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL15\t\t0x000000a0\n\n#define REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL16\t\t0x000000a1\n\n#define REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL17\t\t0x000000a2\n\n#define REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL18\t\t0x000000a3\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_TP0\t\t\t\t0x000000a4\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_TP1\t\t\t\t0x000000a5\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_TP2\t\t\t\t0x000000a6\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_TP3\t\t\t\t0x000000a7\n\n#define REG_A5XX_RBBM_CLOCK_DELAY2_TP0\t\t\t\t0x000000a8\n\n#define REG_A5XX_RBBM_CLOCK_DELAY2_TP1\t\t\t\t0x000000a9\n\n#define REG_A5XX_RBBM_CLOCK_DELAY2_TP2\t\t\t\t0x000000aa\n\n#define REG_A5XX_RBBM_CLOCK_DELAY2_TP3\t\t\t\t0x000000ab\n\n#define REG_A5XX_RBBM_CLOCK_DELAY3_TP0\t\t\t\t0x000000ac\n\n#define REG_A5XX_RBBM_CLOCK_DELAY3_TP1\t\t\t\t0x000000ad\n\n#define REG_A5XX_RBBM_CLOCK_DELAY3_TP2\t\t\t\t0x000000ae\n\n#define REG_A5XX_RBBM_CLOCK_DELAY3_TP3\t\t\t\t0x000000af\n\n#define REG_A5XX_RBBM_CLOCK_HYST_TP0\t\t\t\t0x000000b0\n\n#define REG_A5XX_RBBM_CLOCK_HYST_TP1\t\t\t\t0x000000b1\n\n#define REG_A5XX_RBBM_CLOCK_HYST_TP2\t\t\t\t0x000000b2\n\n#define REG_A5XX_RBBM_CLOCK_HYST_TP3\t\t\t\t0x000000b3\n\n#define REG_A5XX_RBBM_CLOCK_HYST2_TP0\t\t\t\t0x000000b4\n\n#define REG_A5XX_RBBM_CLOCK_HYST2_TP1\t\t\t\t0x000000b5\n\n#define REG_A5XX_RBBM_CLOCK_HYST2_TP2\t\t\t\t0x000000b6\n\n#define REG_A5XX_RBBM_CLOCK_HYST2_TP3\t\t\t\t0x000000b7\n\n#define REG_A5XX_RBBM_CLOCK_HYST3_TP0\t\t\t\t0x000000b8\n\n#define REG_A5XX_RBBM_CLOCK_HYST3_TP1\t\t\t\t0x000000b9\n\n#define REG_A5XX_RBBM_CLOCK_HYST3_TP2\t\t\t\t0x000000ba\n\n#define REG_A5XX_RBBM_CLOCK_HYST3_TP3\t\t\t\t0x000000bb\n\n#define REG_A5XX_RBBM_CLOCK_CNTL_GPMU\t\t\t\t0x000000c8\n\n#define REG_A5XX_RBBM_CLOCK_DELAY_GPMU\t\t\t\t0x000000c9\n\n#define REG_A5XX_RBBM_CLOCK_HYST_GPMU\t\t\t\t0x000000ca\n\n#define REG_A5XX_RBBM_PERFCTR_CP_0_LO\t\t\t\t0x000003a0\n\n#define REG_A5XX_RBBM_PERFCTR_CP_0_HI\t\t\t\t0x000003a1\n\n#define REG_A5XX_RBBM_PERFCTR_CP_1_LO\t\t\t\t0x000003a2\n\n#define REG_A5XX_RBBM_PERFCTR_CP_1_HI\t\t\t\t0x000003a3\n\n#define REG_A5XX_RBBM_PERFCTR_CP_2_LO\t\t\t\t0x000003a4\n\n#define REG_A5XX_RBBM_PERFCTR_CP_2_HI\t\t\t\t0x000003a5\n\n#define REG_A5XX_RBBM_PERFCTR_CP_3_LO\t\t\t\t0x000003a6\n\n#define REG_A5XX_RBBM_PERFCTR_CP_3_HI\t\t\t\t0x000003a7\n\n#define REG_A5XX_RBBM_PERFCTR_CP_4_LO\t\t\t\t0x000003a8\n\n#define REG_A5XX_RBBM_PERFCTR_CP_4_HI\t\t\t\t0x000003a9\n\n#define REG_A5XX_RBBM_PERFCTR_CP_5_LO\t\t\t\t0x000003aa\n\n#define REG_A5XX_RBBM_PERFCTR_CP_5_HI\t\t\t\t0x000003ab\n\n#define REG_A5XX_RBBM_PERFCTR_CP_6_LO\t\t\t\t0x000003ac\n\n#define REG_A5XX_RBBM_PERFCTR_CP_6_HI\t\t\t\t0x000003ad\n\n#define REG_A5XX_RBBM_PERFCTR_CP_7_LO\t\t\t\t0x000003ae\n\n#define REG_A5XX_RBBM_PERFCTR_CP_7_HI\t\t\t\t0x000003af\n\n#define REG_A5XX_RBBM_PERFCTR_RBBM_0_LO\t\t\t\t0x000003b0\n\n#define REG_A5XX_RBBM_PERFCTR_RBBM_0_HI\t\t\t\t0x000003b1\n\n#define REG_A5XX_RBBM_PERFCTR_RBBM_1_LO\t\t\t\t0x000003b2\n\n#define REG_A5XX_RBBM_PERFCTR_RBBM_1_HI\t\t\t\t0x000003b3\n\n#define REG_A5XX_RBBM_PERFCTR_RBBM_2_LO\t\t\t\t0x000003b4\n\n#define REG_A5XX_RBBM_PERFCTR_RBBM_2_HI\t\t\t\t0x000003b5\n\n#define REG_A5XX_RBBM_PERFCTR_RBBM_3_LO\t\t\t\t0x000003b6\n\n#define REG_A5XX_RBBM_PERFCTR_RBBM_3_HI\t\t\t\t0x000003b7\n\n#define REG_A5XX_RBBM_PERFCTR_PC_0_LO\t\t\t\t0x000003b8\n\n#define REG_A5XX_RBBM_PERFCTR_PC_0_HI\t\t\t\t0x000003b9\n\n#define REG_A5XX_RBBM_PERFCTR_PC_1_LO\t\t\t\t0x000003ba\n\n#define REG_A5XX_RBBM_PERFCTR_PC_1_HI\t\t\t\t0x000003bb\n\n#define REG_A5XX_RBBM_PERFCTR_PC_2_LO\t\t\t\t0x000003bc\n\n#define REG_A5XX_RBBM_PERFCTR_PC_2_HI\t\t\t\t0x000003bd\n\n#define REG_A5XX_RBBM_PERFCTR_PC_3_LO\t\t\t\t0x000003be\n\n#define REG_A5XX_RBBM_PERFCTR_PC_3_HI\t\t\t\t0x000003bf\n\n#define REG_A5XX_RBBM_PERFCTR_PC_4_LO\t\t\t\t0x000003c0\n\n#define REG_A5XX_RBBM_PERFCTR_PC_4_HI\t\t\t\t0x000003c1\n\n#define REG_A5XX_RBBM_PERFCTR_PC_5_LO\t\t\t\t0x000003c2\n\n#define REG_A5XX_RBBM_PERFCTR_PC_5_HI\t\t\t\t0x000003c3\n\n#define REG_A5XX_RBBM_PERFCTR_PC_6_LO\t\t\t\t0x000003c4\n\n#define REG_A5XX_RBBM_PERFCTR_PC_6_HI\t\t\t\t0x000003c5\n\n#define REG_A5XX_RBBM_PERFCTR_PC_7_LO\t\t\t\t0x000003c6\n\n#define REG_A5XX_RBBM_PERFCTR_PC_7_HI\t\t\t\t0x000003c7\n\n#define REG_A5XX_RBBM_PERFCTR_VFD_0_LO\t\t\t\t0x000003c8\n\n#define REG_A5XX_RBBM_PERFCTR_VFD_0_HI\t\t\t\t0x000003c9\n\n#define REG_A5XX_RBBM_PERFCTR_VFD_1_LO\t\t\t\t0x000003ca\n\n#define REG_A5XX_RBBM_PERFCTR_VFD_1_HI\t\t\t\t0x000003cb\n\n#define REG_A5XX_RBBM_PERFCTR_VFD_2_LO\t\t\t\t0x000003cc\n\n#define REG_A5XX_RBBM_PERFCTR_VFD_2_HI\t\t\t\t0x000003cd\n\n#define REG_A5XX_RBBM_PERFCTR_VFD_3_LO\t\t\t\t0x000003ce\n\n#define REG_A5XX_RBBM_PERFCTR_VFD_3_HI\t\t\t\t0x000003cf\n\n#define REG_A5XX_RBBM_PERFCTR_VFD_4_LO\t\t\t\t0x000003d0\n\n#define REG_A5XX_RBBM_PERFCTR_VFD_4_HI\t\t\t\t0x000003d1\n\n#define REG_A5XX_RBBM_PERFCTR_VFD_5_LO\t\t\t\t0x000003d2\n\n#define REG_A5XX_RBBM_PERFCTR_VFD_5_HI\t\t\t\t0x000003d3\n\n#define REG_A5XX_RBBM_PERFCTR_VFD_6_LO\t\t\t\t0x000003d4\n\n#define REG_A5XX_RBBM_PERFCTR_VFD_6_HI\t\t\t\t0x000003d5\n\n#define REG_A5XX_RBBM_PERFCTR_VFD_7_LO\t\t\t\t0x000003d6\n\n#define REG_A5XX_RBBM_PERFCTR_VFD_7_HI\t\t\t\t0x000003d7\n\n#define REG_A5XX_RBBM_PERFCTR_HLSQ_0_LO\t\t\t\t0x000003d8\n\n#define REG_A5XX_RBBM_PERFCTR_HLSQ_0_HI\t\t\t\t0x000003d9\n\n#define REG_A5XX_RBBM_PERFCTR_HLSQ_1_LO\t\t\t\t0x000003da\n\n#define REG_A5XX_RBBM_PERFCTR_HLSQ_1_HI\t\t\t\t0x000003db\n\n#define REG_A5XX_RBBM_PERFCTR_HLSQ_2_LO\t\t\t\t0x000003dc\n\n#define REG_A5XX_RBBM_PERFCTR_HLSQ_2_HI\t\t\t\t0x000003dd\n\n#define REG_A5XX_RBBM_PERFCTR_HLSQ_3_LO\t\t\t\t0x000003de\n\n#define REG_A5XX_RBBM_PERFCTR_HLSQ_3_HI\t\t\t\t0x000003df\n\n#define REG_A5XX_RBBM_PERFCTR_HLSQ_4_LO\t\t\t\t0x000003e0\n\n#define REG_A5XX_RBBM_PERFCTR_HLSQ_4_HI\t\t\t\t0x000003e1\n\n#define REG_A5XX_RBBM_PERFCTR_HLSQ_5_LO\t\t\t\t0x000003e2\n\n#define REG_A5XX_RBBM_PERFCTR_HLSQ_5_HI\t\t\t\t0x000003e3\n\n#define REG_A5XX_RBBM_PERFCTR_HLSQ_6_LO\t\t\t\t0x000003e4\n\n#define REG_A5XX_RBBM_PERFCTR_HLSQ_6_HI\t\t\t\t0x000003e5\n\n#define REG_A5XX_RBBM_PERFCTR_HLSQ_7_LO\t\t\t\t0x000003e6\n\n#define REG_A5XX_RBBM_PERFCTR_HLSQ_7_HI\t\t\t\t0x000003e7\n\n#define REG_A5XX_RBBM_PERFCTR_VPC_0_LO\t\t\t\t0x000003e8\n\n#define REG_A5XX_RBBM_PERFCTR_VPC_0_HI\t\t\t\t0x000003e9\n\n#define REG_A5XX_RBBM_PERFCTR_VPC_1_LO\t\t\t\t0x000003ea\n\n#define REG_A5XX_RBBM_PERFCTR_VPC_1_HI\t\t\t\t0x000003eb\n\n#define REG_A5XX_RBBM_PERFCTR_VPC_2_LO\t\t\t\t0x000003ec\n\n#define REG_A5XX_RBBM_PERFCTR_VPC_2_HI\t\t\t\t0x000003ed\n\n#define REG_A5XX_RBBM_PERFCTR_VPC_3_LO\t\t\t\t0x000003ee\n\n#define REG_A5XX_RBBM_PERFCTR_VPC_3_HI\t\t\t\t0x000003ef\n\n#define REG_A5XX_RBBM_PERFCTR_CCU_0_LO\t\t\t\t0x000003f0\n\n#define REG_A5XX_RBBM_PERFCTR_CCU_0_HI\t\t\t\t0x000003f1\n\n#define REG_A5XX_RBBM_PERFCTR_CCU_1_LO\t\t\t\t0x000003f2\n\n#define REG_A5XX_RBBM_PERFCTR_CCU_1_HI\t\t\t\t0x000003f3\n\n#define REG_A5XX_RBBM_PERFCTR_CCU_2_LO\t\t\t\t0x000003f4\n\n#define REG_A5XX_RBBM_PERFCTR_CCU_2_HI\t\t\t\t0x000003f5\n\n#define REG_A5XX_RBBM_PERFCTR_CCU_3_LO\t\t\t\t0x000003f6\n\n#define REG_A5XX_RBBM_PERFCTR_CCU_3_HI\t\t\t\t0x000003f7\n\n#define REG_A5XX_RBBM_PERFCTR_TSE_0_LO\t\t\t\t0x000003f8\n\n#define REG_A5XX_RBBM_PERFCTR_TSE_0_HI\t\t\t\t0x000003f9\n\n#define REG_A5XX_RBBM_PERFCTR_TSE_1_LO\t\t\t\t0x000003fa\n\n#define REG_A5XX_RBBM_PERFCTR_TSE_1_HI\t\t\t\t0x000003fb\n\n#define REG_A5XX_RBBM_PERFCTR_TSE_2_LO\t\t\t\t0x000003fc\n\n#define REG_A5XX_RBBM_PERFCTR_TSE_2_HI\t\t\t\t0x000003fd\n\n#define REG_A5XX_RBBM_PERFCTR_TSE_3_LO\t\t\t\t0x000003fe\n\n#define REG_A5XX_RBBM_PERFCTR_TSE_3_HI\t\t\t\t0x000003ff\n\n#define REG_A5XX_RBBM_PERFCTR_RAS_0_LO\t\t\t\t0x00000400\n\n#define REG_A5XX_RBBM_PERFCTR_RAS_0_HI\t\t\t\t0x00000401\n\n#define REG_A5XX_RBBM_PERFCTR_RAS_1_LO\t\t\t\t0x00000402\n\n#define REG_A5XX_RBBM_PERFCTR_RAS_1_HI\t\t\t\t0x00000403\n\n#define REG_A5XX_RBBM_PERFCTR_RAS_2_LO\t\t\t\t0x00000404\n\n#define REG_A5XX_RBBM_PERFCTR_RAS_2_HI\t\t\t\t0x00000405\n\n#define REG_A5XX_RBBM_PERFCTR_RAS_3_LO\t\t\t\t0x00000406\n\n#define REG_A5XX_RBBM_PERFCTR_RAS_3_HI\t\t\t\t0x00000407\n\n#define REG_A5XX_RBBM_PERFCTR_UCHE_0_LO\t\t\t\t0x00000408\n\n#define REG_A5XX_RBBM_PERFCTR_UCHE_0_HI\t\t\t\t0x00000409\n\n#define REG_A5XX_RBBM_PERFCTR_UCHE_1_LO\t\t\t\t0x0000040a\n\n#define REG_A5XX_RBBM_PERFCTR_UCHE_1_HI\t\t\t\t0x0000040b\n\n#define REG_A5XX_RBBM_PERFCTR_UCHE_2_LO\t\t\t\t0x0000040c\n\n#define REG_A5XX_RBBM_PERFCTR_UCHE_2_HI\t\t\t\t0x0000040d\n\n#define REG_A5XX_RBBM_PERFCTR_UCHE_3_LO\t\t\t\t0x0000040e\n\n#define REG_A5XX_RBBM_PERFCTR_UCHE_3_HI\t\t\t\t0x0000040f\n\n#define REG_A5XX_RBBM_PERFCTR_UCHE_4_LO\t\t\t\t0x00000410\n\n#define REG_A5XX_RBBM_PERFCTR_UCHE_4_HI\t\t\t\t0x00000411\n\n#define REG_A5XX_RBBM_PERFCTR_UCHE_5_LO\t\t\t\t0x00000412\n\n#define REG_A5XX_RBBM_PERFCTR_UCHE_5_HI\t\t\t\t0x00000413\n\n#define REG_A5XX_RBBM_PERFCTR_UCHE_6_LO\t\t\t\t0x00000414\n\n#define REG_A5XX_RBBM_PERFCTR_UCHE_6_HI\t\t\t\t0x00000415\n\n#define REG_A5XX_RBBM_PERFCTR_UCHE_7_LO\t\t\t\t0x00000416\n\n#define REG_A5XX_RBBM_PERFCTR_UCHE_7_HI\t\t\t\t0x00000417\n\n#define REG_A5XX_RBBM_PERFCTR_TP_0_LO\t\t\t\t0x00000418\n\n#define REG_A5XX_RBBM_PERFCTR_TP_0_HI\t\t\t\t0x00000419\n\n#define REG_A5XX_RBBM_PERFCTR_TP_1_LO\t\t\t\t0x0000041a\n\n#define REG_A5XX_RBBM_PERFCTR_TP_1_HI\t\t\t\t0x0000041b\n\n#define REG_A5XX_RBBM_PERFCTR_TP_2_LO\t\t\t\t0x0000041c\n\n#define REG_A5XX_RBBM_PERFCTR_TP_2_HI\t\t\t\t0x0000041d\n\n#define REG_A5XX_RBBM_PERFCTR_TP_3_LO\t\t\t\t0x0000041e\n\n#define REG_A5XX_RBBM_PERFCTR_TP_3_HI\t\t\t\t0x0000041f\n\n#define REG_A5XX_RBBM_PERFCTR_TP_4_LO\t\t\t\t0x00000420\n\n#define REG_A5XX_RBBM_PERFCTR_TP_4_HI\t\t\t\t0x00000421\n\n#define REG_A5XX_RBBM_PERFCTR_TP_5_LO\t\t\t\t0x00000422\n\n#define REG_A5XX_RBBM_PERFCTR_TP_5_HI\t\t\t\t0x00000423\n\n#define REG_A5XX_RBBM_PERFCTR_TP_6_LO\t\t\t\t0x00000424\n\n#define REG_A5XX_RBBM_PERFCTR_TP_6_HI\t\t\t\t0x00000425\n\n#define REG_A5XX_RBBM_PERFCTR_TP_7_LO\t\t\t\t0x00000426\n\n#define REG_A5XX_RBBM_PERFCTR_TP_7_HI\t\t\t\t0x00000427\n\n#define REG_A5XX_RBBM_PERFCTR_SP_0_LO\t\t\t\t0x00000428\n\n#define REG_A5XX_RBBM_PERFCTR_SP_0_HI\t\t\t\t0x00000429\n\n#define REG_A5XX_RBBM_PERFCTR_SP_1_LO\t\t\t\t0x0000042a\n\n#define REG_A5XX_RBBM_PERFCTR_SP_1_HI\t\t\t\t0x0000042b\n\n#define REG_A5XX_RBBM_PERFCTR_SP_2_LO\t\t\t\t0x0000042c\n\n#define REG_A5XX_RBBM_PERFCTR_SP_2_HI\t\t\t\t0x0000042d\n\n#define REG_A5XX_RBBM_PERFCTR_SP_3_LO\t\t\t\t0x0000042e\n\n#define REG_A5XX_RBBM_PERFCTR_SP_3_HI\t\t\t\t0x0000042f\n\n#define REG_A5XX_RBBM_PERFCTR_SP_4_LO\t\t\t\t0x00000430\n\n#define REG_A5XX_RBBM_PERFCTR_SP_4_HI\t\t\t\t0x00000431\n\n#define REG_A5XX_RBBM_PERFCTR_SP_5_LO\t\t\t\t0x00000432\n\n#define REG_A5XX_RBBM_PERFCTR_SP_5_HI\t\t\t\t0x00000433\n\n#define REG_A5XX_RBBM_PERFCTR_SP_6_LO\t\t\t\t0x00000434\n\n#define REG_A5XX_RBBM_PERFCTR_SP_6_HI\t\t\t\t0x00000435\n\n#define REG_A5XX_RBBM_PERFCTR_SP_7_LO\t\t\t\t0x00000436\n\n#define REG_A5XX_RBBM_PERFCTR_SP_7_HI\t\t\t\t0x00000437\n\n#define REG_A5XX_RBBM_PERFCTR_SP_8_LO\t\t\t\t0x00000438\n\n#define REG_A5XX_RBBM_PERFCTR_SP_8_HI\t\t\t\t0x00000439\n\n#define REG_A5XX_RBBM_PERFCTR_SP_9_LO\t\t\t\t0x0000043a\n\n#define REG_A5XX_RBBM_PERFCTR_SP_9_HI\t\t\t\t0x0000043b\n\n#define REG_A5XX_RBBM_PERFCTR_SP_10_LO\t\t\t\t0x0000043c\n\n#define REG_A5XX_RBBM_PERFCTR_SP_10_HI\t\t\t\t0x0000043d\n\n#define REG_A5XX_RBBM_PERFCTR_SP_11_LO\t\t\t\t0x0000043e\n\n#define REG_A5XX_RBBM_PERFCTR_SP_11_HI\t\t\t\t0x0000043f\n\n#define REG_A5XX_RBBM_PERFCTR_RB_0_LO\t\t\t\t0x00000440\n\n#define REG_A5XX_RBBM_PERFCTR_RB_0_HI\t\t\t\t0x00000441\n\n#define REG_A5XX_RBBM_PERFCTR_RB_1_LO\t\t\t\t0x00000442\n\n#define REG_A5XX_RBBM_PERFCTR_RB_1_HI\t\t\t\t0x00000443\n\n#define REG_A5XX_RBBM_PERFCTR_RB_2_LO\t\t\t\t0x00000444\n\n#define REG_A5XX_RBBM_PERFCTR_RB_2_HI\t\t\t\t0x00000445\n\n#define REG_A5XX_RBBM_PERFCTR_RB_3_LO\t\t\t\t0x00000446\n\n#define REG_A5XX_RBBM_PERFCTR_RB_3_HI\t\t\t\t0x00000447\n\n#define REG_A5XX_RBBM_PERFCTR_RB_4_LO\t\t\t\t0x00000448\n\n#define REG_A5XX_RBBM_PERFCTR_RB_4_HI\t\t\t\t0x00000449\n\n#define REG_A5XX_RBBM_PERFCTR_RB_5_LO\t\t\t\t0x0000044a\n\n#define REG_A5XX_RBBM_PERFCTR_RB_5_HI\t\t\t\t0x0000044b\n\n#define REG_A5XX_RBBM_PERFCTR_RB_6_LO\t\t\t\t0x0000044c\n\n#define REG_A5XX_RBBM_PERFCTR_RB_6_HI\t\t\t\t0x0000044d\n\n#define REG_A5XX_RBBM_PERFCTR_RB_7_LO\t\t\t\t0x0000044e\n\n#define REG_A5XX_RBBM_PERFCTR_RB_7_HI\t\t\t\t0x0000044f\n\n#define REG_A5XX_RBBM_PERFCTR_VSC_0_LO\t\t\t\t0x00000450\n\n#define REG_A5XX_RBBM_PERFCTR_VSC_0_HI\t\t\t\t0x00000451\n\n#define REG_A5XX_RBBM_PERFCTR_VSC_1_LO\t\t\t\t0x00000452\n\n#define REG_A5XX_RBBM_PERFCTR_VSC_1_HI\t\t\t\t0x00000453\n\n#define REG_A5XX_RBBM_PERFCTR_LRZ_0_LO\t\t\t\t0x00000454\n\n#define REG_A5XX_RBBM_PERFCTR_LRZ_0_HI\t\t\t\t0x00000455\n\n#define REG_A5XX_RBBM_PERFCTR_LRZ_1_LO\t\t\t\t0x00000456\n\n#define REG_A5XX_RBBM_PERFCTR_LRZ_1_HI\t\t\t\t0x00000457\n\n#define REG_A5XX_RBBM_PERFCTR_LRZ_2_LO\t\t\t\t0x00000458\n\n#define REG_A5XX_RBBM_PERFCTR_LRZ_2_HI\t\t\t\t0x00000459\n\n#define REG_A5XX_RBBM_PERFCTR_LRZ_3_LO\t\t\t\t0x0000045a\n\n#define REG_A5XX_RBBM_PERFCTR_LRZ_3_HI\t\t\t\t0x0000045b\n\n#define REG_A5XX_RBBM_PERFCTR_CMP_0_LO\t\t\t\t0x0000045c\n\n#define REG_A5XX_RBBM_PERFCTR_CMP_0_HI\t\t\t\t0x0000045d\n\n#define REG_A5XX_RBBM_PERFCTR_CMP_1_LO\t\t\t\t0x0000045e\n\n#define REG_A5XX_RBBM_PERFCTR_CMP_1_HI\t\t\t\t0x0000045f\n\n#define REG_A5XX_RBBM_PERFCTR_CMP_2_LO\t\t\t\t0x00000460\n\n#define REG_A5XX_RBBM_PERFCTR_CMP_2_HI\t\t\t\t0x00000461\n\n#define REG_A5XX_RBBM_PERFCTR_CMP_3_LO\t\t\t\t0x00000462\n\n#define REG_A5XX_RBBM_PERFCTR_CMP_3_HI\t\t\t\t0x00000463\n\n#define REG_A5XX_RBBM_PERFCTR_RBBM_SEL_0\t\t\t0x0000046b\n\n#define REG_A5XX_RBBM_PERFCTR_RBBM_SEL_1\t\t\t0x0000046c\n\n#define REG_A5XX_RBBM_PERFCTR_RBBM_SEL_2\t\t\t0x0000046d\n\n#define REG_A5XX_RBBM_PERFCTR_RBBM_SEL_3\t\t\t0x0000046e\n\n#define REG_A5XX_RBBM_ALWAYSON_COUNTER_LO\t\t\t0x000004d2\n\n#define REG_A5XX_RBBM_ALWAYSON_COUNTER_HI\t\t\t0x000004d3\n\n#define REG_A5XX_RBBM_STATUS\t\t\t\t\t0x000004f5\n#define A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB__MASK\t\t\t0x80000000\n#define A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB__SHIFT\t\t31\nstatic inline uint32_t A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB__SHIFT) & A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB__MASK;\n}\n#define A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB_CP__MASK\t\t0x40000000\n#define A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB_CP__SHIFT\t\t30\nstatic inline uint32_t A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB_CP(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB_CP__SHIFT) & A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB_CP__MASK;\n}\n#define A5XX_RBBM_STATUS_HLSQ_BUSY__MASK\t\t\t0x20000000\n#define A5XX_RBBM_STATUS_HLSQ_BUSY__SHIFT\t\t\t29\nstatic inline uint32_t A5XX_RBBM_STATUS_HLSQ_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_HLSQ_BUSY__SHIFT) & A5XX_RBBM_STATUS_HLSQ_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_VSC_BUSY__MASK\t\t\t\t0x10000000\n#define A5XX_RBBM_STATUS_VSC_BUSY__SHIFT\t\t\t28\nstatic inline uint32_t A5XX_RBBM_STATUS_VSC_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_VSC_BUSY__SHIFT) & A5XX_RBBM_STATUS_VSC_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_TPL1_BUSY__MASK\t\t\t0x08000000\n#define A5XX_RBBM_STATUS_TPL1_BUSY__SHIFT\t\t\t27\nstatic inline uint32_t A5XX_RBBM_STATUS_TPL1_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_TPL1_BUSY__SHIFT) & A5XX_RBBM_STATUS_TPL1_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_SP_BUSY__MASK\t\t\t\t0x04000000\n#define A5XX_RBBM_STATUS_SP_BUSY__SHIFT\t\t\t\t26\nstatic inline uint32_t A5XX_RBBM_STATUS_SP_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_SP_BUSY__SHIFT) & A5XX_RBBM_STATUS_SP_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_UCHE_BUSY__MASK\t\t\t0x02000000\n#define A5XX_RBBM_STATUS_UCHE_BUSY__SHIFT\t\t\t25\nstatic inline uint32_t A5XX_RBBM_STATUS_UCHE_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_UCHE_BUSY__SHIFT) & A5XX_RBBM_STATUS_UCHE_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_VPC_BUSY__MASK\t\t\t\t0x01000000\n#define A5XX_RBBM_STATUS_VPC_BUSY__SHIFT\t\t\t24\nstatic inline uint32_t A5XX_RBBM_STATUS_VPC_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_VPC_BUSY__SHIFT) & A5XX_RBBM_STATUS_VPC_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_VFDP_BUSY__MASK\t\t\t0x00800000\n#define A5XX_RBBM_STATUS_VFDP_BUSY__SHIFT\t\t\t23\nstatic inline uint32_t A5XX_RBBM_STATUS_VFDP_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_VFDP_BUSY__SHIFT) & A5XX_RBBM_STATUS_VFDP_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_VFD_BUSY__MASK\t\t\t\t0x00400000\n#define A5XX_RBBM_STATUS_VFD_BUSY__SHIFT\t\t\t22\nstatic inline uint32_t A5XX_RBBM_STATUS_VFD_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_VFD_BUSY__SHIFT) & A5XX_RBBM_STATUS_VFD_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_TESS_BUSY__MASK\t\t\t0x00200000\n#define A5XX_RBBM_STATUS_TESS_BUSY__SHIFT\t\t\t21\nstatic inline uint32_t A5XX_RBBM_STATUS_TESS_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_TESS_BUSY__SHIFT) & A5XX_RBBM_STATUS_TESS_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_PC_VSD_BUSY__MASK\t\t\t0x00100000\n#define A5XX_RBBM_STATUS_PC_VSD_BUSY__SHIFT\t\t\t20\nstatic inline uint32_t A5XX_RBBM_STATUS_PC_VSD_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_PC_VSD_BUSY__SHIFT) & A5XX_RBBM_STATUS_PC_VSD_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_PC_DCALL_BUSY__MASK\t\t\t0x00080000\n#define A5XX_RBBM_STATUS_PC_DCALL_BUSY__SHIFT\t\t\t19\nstatic inline uint32_t A5XX_RBBM_STATUS_PC_DCALL_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_PC_DCALL_BUSY__SHIFT) & A5XX_RBBM_STATUS_PC_DCALL_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_GPMU_SLAVE_BUSY__MASK\t\t\t0x00040000\n#define A5XX_RBBM_STATUS_GPMU_SLAVE_BUSY__SHIFT\t\t\t18\nstatic inline uint32_t A5XX_RBBM_STATUS_GPMU_SLAVE_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_GPMU_SLAVE_BUSY__SHIFT) & A5XX_RBBM_STATUS_GPMU_SLAVE_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_DCOM_BUSY__MASK\t\t\t0x00020000\n#define A5XX_RBBM_STATUS_DCOM_BUSY__SHIFT\t\t\t17\nstatic inline uint32_t A5XX_RBBM_STATUS_DCOM_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_DCOM_BUSY__SHIFT) & A5XX_RBBM_STATUS_DCOM_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_COM_BUSY__MASK\t\t\t\t0x00010000\n#define A5XX_RBBM_STATUS_COM_BUSY__SHIFT\t\t\t16\nstatic inline uint32_t A5XX_RBBM_STATUS_COM_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_COM_BUSY__SHIFT) & A5XX_RBBM_STATUS_COM_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_LRZ_BUZY__MASK\t\t\t\t0x00008000\n#define A5XX_RBBM_STATUS_LRZ_BUZY__SHIFT\t\t\t15\nstatic inline uint32_t A5XX_RBBM_STATUS_LRZ_BUZY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_LRZ_BUZY__SHIFT) & A5XX_RBBM_STATUS_LRZ_BUZY__MASK;\n}\n#define A5XX_RBBM_STATUS_A2D_DSP_BUSY__MASK\t\t\t0x00004000\n#define A5XX_RBBM_STATUS_A2D_DSP_BUSY__SHIFT\t\t\t14\nstatic inline uint32_t A5XX_RBBM_STATUS_A2D_DSP_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_A2D_DSP_BUSY__SHIFT) & A5XX_RBBM_STATUS_A2D_DSP_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_CCUFCHE_BUSY__MASK\t\t\t0x00002000\n#define A5XX_RBBM_STATUS_CCUFCHE_BUSY__SHIFT\t\t\t13\nstatic inline uint32_t A5XX_RBBM_STATUS_CCUFCHE_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_CCUFCHE_BUSY__SHIFT) & A5XX_RBBM_STATUS_CCUFCHE_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_RB_BUSY__MASK\t\t\t\t0x00001000\n#define A5XX_RBBM_STATUS_RB_BUSY__SHIFT\t\t\t\t12\nstatic inline uint32_t A5XX_RBBM_STATUS_RB_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_RB_BUSY__SHIFT) & A5XX_RBBM_STATUS_RB_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_RAS_BUSY__MASK\t\t\t\t0x00000800\n#define A5XX_RBBM_STATUS_RAS_BUSY__SHIFT\t\t\t11\nstatic inline uint32_t A5XX_RBBM_STATUS_RAS_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_RAS_BUSY__SHIFT) & A5XX_RBBM_STATUS_RAS_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_TSE_BUSY__MASK\t\t\t\t0x00000400\n#define A5XX_RBBM_STATUS_TSE_BUSY__SHIFT\t\t\t10\nstatic inline uint32_t A5XX_RBBM_STATUS_TSE_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_TSE_BUSY__SHIFT) & A5XX_RBBM_STATUS_TSE_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_VBIF_BUSY__MASK\t\t\t0x00000200\n#define A5XX_RBBM_STATUS_VBIF_BUSY__SHIFT\t\t\t9\nstatic inline uint32_t A5XX_RBBM_STATUS_VBIF_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_VBIF_BUSY__SHIFT) & A5XX_RBBM_STATUS_VBIF_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB_HYST__MASK\t\t0x00000100\n#define A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB_HYST__SHIFT\t\t8\nstatic inline uint32_t A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB_HYST(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB_HYST__SHIFT) & A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB_HYST__MASK;\n}\n#define A5XX_RBBM_STATUS_CP_BUSY_IGN_HYST__MASK\t\t\t0x00000080\n#define A5XX_RBBM_STATUS_CP_BUSY_IGN_HYST__SHIFT\t\t7\nstatic inline uint32_t A5XX_RBBM_STATUS_CP_BUSY_IGN_HYST(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_CP_BUSY_IGN_HYST__SHIFT) & A5XX_RBBM_STATUS_CP_BUSY_IGN_HYST__MASK;\n}\n#define A5XX_RBBM_STATUS_CP_BUSY__MASK\t\t\t\t0x00000040\n#define A5XX_RBBM_STATUS_CP_BUSY__SHIFT\t\t\t\t6\nstatic inline uint32_t A5XX_RBBM_STATUS_CP_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_CP_BUSY__SHIFT) & A5XX_RBBM_STATUS_CP_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_GPMU_MASTER_BUSY__MASK\t\t\t0x00000020\n#define A5XX_RBBM_STATUS_GPMU_MASTER_BUSY__SHIFT\t\t5\nstatic inline uint32_t A5XX_RBBM_STATUS_GPMU_MASTER_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_GPMU_MASTER_BUSY__SHIFT) & A5XX_RBBM_STATUS_GPMU_MASTER_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_CP_CRASH_BUSY__MASK\t\t\t0x00000010\n#define A5XX_RBBM_STATUS_CP_CRASH_BUSY__SHIFT\t\t\t4\nstatic inline uint32_t A5XX_RBBM_STATUS_CP_CRASH_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_CP_CRASH_BUSY__SHIFT) & A5XX_RBBM_STATUS_CP_CRASH_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_CP_ETS_BUSY__MASK\t\t\t0x00000008\n#define A5XX_RBBM_STATUS_CP_ETS_BUSY__SHIFT\t\t\t3\nstatic inline uint32_t A5XX_RBBM_STATUS_CP_ETS_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_CP_ETS_BUSY__SHIFT) & A5XX_RBBM_STATUS_CP_ETS_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_CP_PFP_BUSY__MASK\t\t\t0x00000004\n#define A5XX_RBBM_STATUS_CP_PFP_BUSY__SHIFT\t\t\t2\nstatic inline uint32_t A5XX_RBBM_STATUS_CP_PFP_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_CP_PFP_BUSY__SHIFT) & A5XX_RBBM_STATUS_CP_PFP_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_CP_ME_BUSY__MASK\t\t\t0x00000002\n#define A5XX_RBBM_STATUS_CP_ME_BUSY__SHIFT\t\t\t1\nstatic inline uint32_t A5XX_RBBM_STATUS_CP_ME_BUSY(uint32_t val)\n{\n\treturn ((val) << A5XX_RBBM_STATUS_CP_ME_BUSY__SHIFT) & A5XX_RBBM_STATUS_CP_ME_BUSY__MASK;\n}\n#define A5XX_RBBM_STATUS_HI_BUSY\t\t\t\t0x00000001\n\n#define REG_A5XX_RBBM_STATUS3\t\t\t\t\t0x00000530\n#define A5XX_RBBM_STATUS3_SMMU_STALLED_ON_FAULT\t\t\t0x01000000\n\n#define REG_A5XX_RBBM_INT_0_STATUS\t\t\t\t0x000004e1\n\n#define REG_A5XX_RBBM_AHB_ME_SPLIT_STATUS\t\t\t0x000004f0\n\n#define REG_A5XX_RBBM_AHB_PFP_SPLIT_STATUS\t\t\t0x000004f1\n\n#define REG_A5XX_RBBM_AHB_ETS_SPLIT_STATUS\t\t\t0x000004f3\n\n#define REG_A5XX_RBBM_AHB_ERROR_STATUS\t\t\t\t0x000004f4\n\n#define REG_A5XX_RBBM_PERFCTR_CNTL\t\t\t\t0x00000464\n\n#define REG_A5XX_RBBM_PERFCTR_LOAD_CMD0\t\t\t\t0x00000465\n\n#define REG_A5XX_RBBM_PERFCTR_LOAD_CMD1\t\t\t\t0x00000466\n\n#define REG_A5XX_RBBM_PERFCTR_LOAD_CMD2\t\t\t\t0x00000467\n\n#define REG_A5XX_RBBM_PERFCTR_LOAD_CMD3\t\t\t\t0x00000468\n\n#define REG_A5XX_RBBM_PERFCTR_LOAD_VALUE_LO\t\t\t0x00000469\n\n#define REG_A5XX_RBBM_PERFCTR_LOAD_VALUE_HI\t\t\t0x0000046a\n\n#define REG_A5XX_RBBM_PERFCTR_GPU_BUSY_MASKED\t\t\t0x0000046f\n\n#define REG_A5XX_RBBM_AHB_ERROR\t\t\t\t\t0x000004ed\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_EVENT_LOGIC\t\t\t0x00000504\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_OVER\t\t\t\t0x00000505\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_COUNT0\t\t\t\t0x00000506\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_COUNT1\t\t\t\t0x00000507\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_COUNT2\t\t\t\t0x00000508\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_COUNT3\t\t\t\t0x00000509\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_COUNT4\t\t\t\t0x0000050a\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_COUNT5\t\t\t\t0x0000050b\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_TRACE_ADDR\t\t\t0x0000050c\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_TRACE_BUF0\t\t\t0x0000050d\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_TRACE_BUF1\t\t\t0x0000050e\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_TRACE_BUF2\t\t\t0x0000050f\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_TRACE_BUF3\t\t\t0x00000510\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_TRACE_BUF4\t\t\t0x00000511\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_MISR0\t\t\t\t0x00000512\n\n#define REG_A5XX_RBBM_CFG_DBGBUS_MISR1\t\t\t\t0x00000513\n\n#define REG_A5XX_RBBM_ISDB_CNT\t\t\t\t\t0x00000533\n\n#define REG_A5XX_RBBM_SECVID_TRUST_CONFIG\t\t\t0x0000f000\n\n#define REG_A5XX_RBBM_SECVID_TRUST_CNTL\t\t\t\t0x0000f400\n\n#define REG_A5XX_RBBM_SECVID_TSB_TRUSTED_BASE_LO\t\t0x0000f800\n\n#define REG_A5XX_RBBM_SECVID_TSB_TRUSTED_BASE_HI\t\t0x0000f801\n\n#define REG_A5XX_RBBM_SECVID_TSB_TRUSTED_SIZE\t\t\t0x0000f802\n\n#define REG_A5XX_RBBM_SECVID_TSB_CNTL\t\t\t\t0x0000f803\n\n#define REG_A5XX_RBBM_SECVID_TSB_COMP_STATUS_LO\t\t\t0x0000f804\n\n#define REG_A5XX_RBBM_SECVID_TSB_COMP_STATUS_HI\t\t\t0x0000f805\n\n#define REG_A5XX_RBBM_SECVID_TSB_UCHE_STATUS_LO\t\t\t0x0000f806\n\n#define REG_A5XX_RBBM_SECVID_TSB_UCHE_STATUS_HI\t\t\t0x0000f807\n\n#define REG_A5XX_RBBM_SECVID_TSB_ADDR_MODE_CNTL\t\t\t0x0000f810\n\n#define REG_A5XX_VSC_BIN_SIZE\t\t\t\t\t0x00000bc2\n#define A5XX_VSC_BIN_SIZE_WIDTH__MASK\t\t\t\t0x000000ff\n#define A5XX_VSC_BIN_SIZE_WIDTH__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_VSC_BIN_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val >> 5) << A5XX_VSC_BIN_SIZE_WIDTH__SHIFT) & A5XX_VSC_BIN_SIZE_WIDTH__MASK;\n}\n#define A5XX_VSC_BIN_SIZE_HEIGHT__MASK\t\t\t\t0x0001fe00\n#define A5XX_VSC_BIN_SIZE_HEIGHT__SHIFT\t\t\t\t9\nstatic inline uint32_t A5XX_VSC_BIN_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val >> 5) << A5XX_VSC_BIN_SIZE_HEIGHT__SHIFT) & A5XX_VSC_BIN_SIZE_HEIGHT__MASK;\n}\n\n#define REG_A5XX_VSC_SIZE_ADDRESS_LO\t\t\t\t0x00000bc3\n\n#define REG_A5XX_VSC_SIZE_ADDRESS_HI\t\t\t\t0x00000bc4\n\n#define REG_A5XX_UNKNOWN_0BC5\t\t\t\t\t0x00000bc5\n\n#define REG_A5XX_UNKNOWN_0BC6\t\t\t\t\t0x00000bc6\n\nstatic inline uint32_t REG_A5XX_VSC_PIPE_CONFIG(uint32_t i0) { return 0x00000bd0 + 0x1*i0; }\n\nstatic inline uint32_t REG_A5XX_VSC_PIPE_CONFIG_REG(uint32_t i0) { return 0x00000bd0 + 0x1*i0; }\n#define A5XX_VSC_PIPE_CONFIG_REG_X__MASK\t\t\t0x000003ff\n#define A5XX_VSC_PIPE_CONFIG_REG_X__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_VSC_PIPE_CONFIG_REG_X(uint32_t val)\n{\n\treturn ((val) << A5XX_VSC_PIPE_CONFIG_REG_X__SHIFT) & A5XX_VSC_PIPE_CONFIG_REG_X__MASK;\n}\n#define A5XX_VSC_PIPE_CONFIG_REG_Y__MASK\t\t\t0x000ffc00\n#define A5XX_VSC_PIPE_CONFIG_REG_Y__SHIFT\t\t\t10\nstatic inline uint32_t A5XX_VSC_PIPE_CONFIG_REG_Y(uint32_t val)\n{\n\treturn ((val) << A5XX_VSC_PIPE_CONFIG_REG_Y__SHIFT) & A5XX_VSC_PIPE_CONFIG_REG_Y__MASK;\n}\n#define A5XX_VSC_PIPE_CONFIG_REG_W__MASK\t\t\t0x00f00000\n#define A5XX_VSC_PIPE_CONFIG_REG_W__SHIFT\t\t\t20\nstatic inline uint32_t A5XX_VSC_PIPE_CONFIG_REG_W(uint32_t val)\n{\n\treturn ((val) << A5XX_VSC_PIPE_CONFIG_REG_W__SHIFT) & A5XX_VSC_PIPE_CONFIG_REG_W__MASK;\n}\n#define A5XX_VSC_PIPE_CONFIG_REG_H__MASK\t\t\t0x0f000000\n#define A5XX_VSC_PIPE_CONFIG_REG_H__SHIFT\t\t\t24\nstatic inline uint32_t A5XX_VSC_PIPE_CONFIG_REG_H(uint32_t val)\n{\n\treturn ((val) << A5XX_VSC_PIPE_CONFIG_REG_H__SHIFT) & A5XX_VSC_PIPE_CONFIG_REG_H__MASK;\n}\n\nstatic inline uint32_t REG_A5XX_VSC_PIPE_DATA_ADDRESS(uint32_t i0) { return 0x00000be0 + 0x2*i0; }\n\nstatic inline uint32_t REG_A5XX_VSC_PIPE_DATA_ADDRESS_LO(uint32_t i0) { return 0x00000be0 + 0x2*i0; }\n\nstatic inline uint32_t REG_A5XX_VSC_PIPE_DATA_ADDRESS_HI(uint32_t i0) { return 0x00000be1 + 0x2*i0; }\n\nstatic inline uint32_t REG_A5XX_VSC_PIPE_DATA_LENGTH(uint32_t i0) { return 0x00000c00 + 0x1*i0; }\n\nstatic inline uint32_t REG_A5XX_VSC_PIPE_DATA_LENGTH_REG(uint32_t i0) { return 0x00000c00 + 0x1*i0; }\n\n#define REG_A5XX_VSC_PERFCTR_VSC_SEL_0\t\t\t\t0x00000c60\n\n#define REG_A5XX_VSC_PERFCTR_VSC_SEL_1\t\t\t\t0x00000c61\n\n#define REG_A5XX_VSC_RESOLVE_CNTL\t\t\t\t0x00000cdd\n#define A5XX_VSC_RESOLVE_CNTL_WINDOW_OFFSET_DISABLE\t\t0x80000000\n#define A5XX_VSC_RESOLVE_CNTL_X__MASK\t\t\t\t0x00007fff\n#define A5XX_VSC_RESOLVE_CNTL_X__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_VSC_RESOLVE_CNTL_X(uint32_t val)\n{\n\treturn ((val) << A5XX_VSC_RESOLVE_CNTL_X__SHIFT) & A5XX_VSC_RESOLVE_CNTL_X__MASK;\n}\n#define A5XX_VSC_RESOLVE_CNTL_Y__MASK\t\t\t\t0x7fff0000\n#define A5XX_VSC_RESOLVE_CNTL_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t A5XX_VSC_RESOLVE_CNTL_Y(uint32_t val)\n{\n\treturn ((val) << A5XX_VSC_RESOLVE_CNTL_Y__SHIFT) & A5XX_VSC_RESOLVE_CNTL_Y__MASK;\n}\n\n#define REG_A5XX_GRAS_ADDR_MODE_CNTL\t\t\t\t0x00000c81\n\n#define REG_A5XX_GRAS_PERFCTR_TSE_SEL_0\t\t\t\t0x00000c90\n\n#define REG_A5XX_GRAS_PERFCTR_TSE_SEL_1\t\t\t\t0x00000c91\n\n#define REG_A5XX_GRAS_PERFCTR_TSE_SEL_2\t\t\t\t0x00000c92\n\n#define REG_A5XX_GRAS_PERFCTR_TSE_SEL_3\t\t\t\t0x00000c93\n\n#define REG_A5XX_GRAS_PERFCTR_RAS_SEL_0\t\t\t\t0x00000c94\n\n#define REG_A5XX_GRAS_PERFCTR_RAS_SEL_1\t\t\t\t0x00000c95\n\n#define REG_A5XX_GRAS_PERFCTR_RAS_SEL_2\t\t\t\t0x00000c96\n\n#define REG_A5XX_GRAS_PERFCTR_RAS_SEL_3\t\t\t\t0x00000c97\n\n#define REG_A5XX_GRAS_PERFCTR_LRZ_SEL_0\t\t\t\t0x00000c98\n\n#define REG_A5XX_GRAS_PERFCTR_LRZ_SEL_1\t\t\t\t0x00000c99\n\n#define REG_A5XX_GRAS_PERFCTR_LRZ_SEL_2\t\t\t\t0x00000c9a\n\n#define REG_A5XX_GRAS_PERFCTR_LRZ_SEL_3\t\t\t\t0x00000c9b\n\n#define REG_A5XX_RB_DBG_ECO_CNTL\t\t\t\t0x00000cc4\n\n#define REG_A5XX_RB_ADDR_MODE_CNTL\t\t\t\t0x00000cc5\n\n#define REG_A5XX_RB_MODE_CNTL\t\t\t\t\t0x00000cc6\n\n#define REG_A5XX_RB_CCU_CNTL\t\t\t\t\t0x00000cc7\n\n#define REG_A5XX_RB_PERFCTR_RB_SEL_0\t\t\t\t0x00000cd0\n\n#define REG_A5XX_RB_PERFCTR_RB_SEL_1\t\t\t\t0x00000cd1\n\n#define REG_A5XX_RB_PERFCTR_RB_SEL_2\t\t\t\t0x00000cd2\n\n#define REG_A5XX_RB_PERFCTR_RB_SEL_3\t\t\t\t0x00000cd3\n\n#define REG_A5XX_RB_PERFCTR_RB_SEL_4\t\t\t\t0x00000cd4\n\n#define REG_A5XX_RB_PERFCTR_RB_SEL_5\t\t\t\t0x00000cd5\n\n#define REG_A5XX_RB_PERFCTR_RB_SEL_6\t\t\t\t0x00000cd6\n\n#define REG_A5XX_RB_PERFCTR_RB_SEL_7\t\t\t\t0x00000cd7\n\n#define REG_A5XX_RB_PERFCTR_CCU_SEL_0\t\t\t\t0x00000cd8\n\n#define REG_A5XX_RB_PERFCTR_CCU_SEL_1\t\t\t\t0x00000cd9\n\n#define REG_A5XX_RB_PERFCTR_CCU_SEL_2\t\t\t\t0x00000cda\n\n#define REG_A5XX_RB_PERFCTR_CCU_SEL_3\t\t\t\t0x00000cdb\n\n#define REG_A5XX_RB_POWERCTR_RB_SEL_0\t\t\t\t0x00000ce0\n\n#define REG_A5XX_RB_POWERCTR_RB_SEL_1\t\t\t\t0x00000ce1\n\n#define REG_A5XX_RB_POWERCTR_RB_SEL_2\t\t\t\t0x00000ce2\n\n#define REG_A5XX_RB_POWERCTR_RB_SEL_3\t\t\t\t0x00000ce3\n\n#define REG_A5XX_RB_POWERCTR_CCU_SEL_0\t\t\t\t0x00000ce4\n\n#define REG_A5XX_RB_POWERCTR_CCU_SEL_1\t\t\t\t0x00000ce5\n\n#define REG_A5XX_RB_PERFCTR_CMP_SEL_0\t\t\t\t0x00000cec\n\n#define REG_A5XX_RB_PERFCTR_CMP_SEL_1\t\t\t\t0x00000ced\n\n#define REG_A5XX_RB_PERFCTR_CMP_SEL_2\t\t\t\t0x00000cee\n\n#define REG_A5XX_RB_PERFCTR_CMP_SEL_3\t\t\t\t0x00000cef\n\n#define REG_A5XX_PC_DBG_ECO_CNTL\t\t\t\t0x00000d00\n#define A5XX_PC_DBG_ECO_CNTL_TWOPASSUSEWFI\t\t\t0x00000100\n\n#define REG_A5XX_PC_ADDR_MODE_CNTL\t\t\t\t0x00000d01\n\n#define REG_A5XX_PC_MODE_CNTL\t\t\t\t\t0x00000d02\n\n#define REG_A5XX_PC_INDEX_BUF_LO\t\t\t\t0x00000d04\n\n#define REG_A5XX_PC_INDEX_BUF_HI\t\t\t\t0x00000d05\n\n#define REG_A5XX_PC_START_INDEX\t\t\t\t\t0x00000d06\n\n#define REG_A5XX_PC_MAX_INDEX\t\t\t\t\t0x00000d07\n\n#define REG_A5XX_PC_TESSFACTOR_ADDR_LO\t\t\t\t0x00000d08\n\n#define REG_A5XX_PC_TESSFACTOR_ADDR_HI\t\t\t\t0x00000d09\n\n#define REG_A5XX_PC_PERFCTR_PC_SEL_0\t\t\t\t0x00000d10\n\n#define REG_A5XX_PC_PERFCTR_PC_SEL_1\t\t\t\t0x00000d11\n\n#define REG_A5XX_PC_PERFCTR_PC_SEL_2\t\t\t\t0x00000d12\n\n#define REG_A5XX_PC_PERFCTR_PC_SEL_3\t\t\t\t0x00000d13\n\n#define REG_A5XX_PC_PERFCTR_PC_SEL_4\t\t\t\t0x00000d14\n\n#define REG_A5XX_PC_PERFCTR_PC_SEL_5\t\t\t\t0x00000d15\n\n#define REG_A5XX_PC_PERFCTR_PC_SEL_6\t\t\t\t0x00000d16\n\n#define REG_A5XX_PC_PERFCTR_PC_SEL_7\t\t\t\t0x00000d17\n\n#define REG_A5XX_HLSQ_TIMEOUT_THRESHOLD_0\t\t\t0x00000e00\n\n#define REG_A5XX_HLSQ_TIMEOUT_THRESHOLD_1\t\t\t0x00000e01\n\n#define REG_A5XX_HLSQ_DBG_ECO_CNTL\t\t\t\t0x00000e04\n\n#define REG_A5XX_HLSQ_ADDR_MODE_CNTL\t\t\t\t0x00000e05\n\n#define REG_A5XX_HLSQ_MODE_CNTL\t\t\t\t\t0x00000e06\n\n#define REG_A5XX_HLSQ_PERFCTR_HLSQ_SEL_0\t\t\t0x00000e10\n\n#define REG_A5XX_HLSQ_PERFCTR_HLSQ_SEL_1\t\t\t0x00000e11\n\n#define REG_A5XX_HLSQ_PERFCTR_HLSQ_SEL_2\t\t\t0x00000e12\n\n#define REG_A5XX_HLSQ_PERFCTR_HLSQ_SEL_3\t\t\t0x00000e13\n\n#define REG_A5XX_HLSQ_PERFCTR_HLSQ_SEL_4\t\t\t0x00000e14\n\n#define REG_A5XX_HLSQ_PERFCTR_HLSQ_SEL_5\t\t\t0x00000e15\n\n#define REG_A5XX_HLSQ_PERFCTR_HLSQ_SEL_6\t\t\t0x00000e16\n\n#define REG_A5XX_HLSQ_PERFCTR_HLSQ_SEL_7\t\t\t0x00000e17\n\n#define REG_A5XX_HLSQ_SPTP_RDSEL\t\t\t\t0x00000f08\n\n#define REG_A5XX_HLSQ_DBG_READ_SEL\t\t\t\t0x0000bc00\n\n#define REG_A5XX_HLSQ_DBG_AHB_READ_APERTURE\t\t\t0x0000a000\n\n#define REG_A5XX_VFD_ADDR_MODE_CNTL\t\t\t\t0x00000e41\n\n#define REG_A5XX_VFD_MODE_CNTL\t\t\t\t\t0x00000e42\n\n#define REG_A5XX_VFD_PERFCTR_VFD_SEL_0\t\t\t\t0x00000e50\n\n#define REG_A5XX_VFD_PERFCTR_VFD_SEL_1\t\t\t\t0x00000e51\n\n#define REG_A5XX_VFD_PERFCTR_VFD_SEL_2\t\t\t\t0x00000e52\n\n#define REG_A5XX_VFD_PERFCTR_VFD_SEL_3\t\t\t\t0x00000e53\n\n#define REG_A5XX_VFD_PERFCTR_VFD_SEL_4\t\t\t\t0x00000e54\n\n#define REG_A5XX_VFD_PERFCTR_VFD_SEL_5\t\t\t\t0x00000e55\n\n#define REG_A5XX_VFD_PERFCTR_VFD_SEL_6\t\t\t\t0x00000e56\n\n#define REG_A5XX_VFD_PERFCTR_VFD_SEL_7\t\t\t\t0x00000e57\n\n#define REG_A5XX_VPC_DBG_ECO_CNTL\t\t\t\t0x00000e60\n#define A5XX_VPC_DBG_ECO_CNTL_ALLFLATOPTDIS\t\t\t0x00000400\n\n#define REG_A5XX_VPC_ADDR_MODE_CNTL\t\t\t\t0x00000e61\n\n#define REG_A5XX_VPC_MODE_CNTL\t\t\t\t\t0x00000e62\n#define A5XX_VPC_MODE_CNTL_BINNING_PASS\t\t\t\t0x00000001\n\n#define REG_A5XX_VPC_PERFCTR_VPC_SEL_0\t\t\t\t0x00000e64\n\n#define REG_A5XX_VPC_PERFCTR_VPC_SEL_1\t\t\t\t0x00000e65\n\n#define REG_A5XX_VPC_PERFCTR_VPC_SEL_2\t\t\t\t0x00000e66\n\n#define REG_A5XX_VPC_PERFCTR_VPC_SEL_3\t\t\t\t0x00000e67\n\n#define REG_A5XX_UCHE_ADDR_MODE_CNTL\t\t\t\t0x00000e80\n\n#define REG_A5XX_UCHE_MODE_CNTL\t\t\t\t\t0x00000e81\n\n#define REG_A5XX_UCHE_SVM_CNTL\t\t\t\t\t0x00000e82\n\n#define REG_A5XX_UCHE_WRITE_THRU_BASE_LO\t\t\t0x00000e87\n\n#define REG_A5XX_UCHE_WRITE_THRU_BASE_HI\t\t\t0x00000e88\n\n#define REG_A5XX_UCHE_TRAP_BASE_LO\t\t\t\t0x00000e89\n\n#define REG_A5XX_UCHE_TRAP_BASE_HI\t\t\t\t0x00000e8a\n\n#define REG_A5XX_UCHE_GMEM_RANGE_MIN_LO\t\t\t\t0x00000e8b\n\n#define REG_A5XX_UCHE_GMEM_RANGE_MIN_HI\t\t\t\t0x00000e8c\n\n#define REG_A5XX_UCHE_GMEM_RANGE_MAX_LO\t\t\t\t0x00000e8d\n\n#define REG_A5XX_UCHE_GMEM_RANGE_MAX_HI\t\t\t\t0x00000e8e\n\n#define REG_A5XX_UCHE_DBG_ECO_CNTL_2\t\t\t\t0x00000e8f\n\n#define REG_A5XX_UCHE_DBG_ECO_CNTL\t\t\t\t0x00000e90\n\n#define REG_A5XX_UCHE_CACHE_INVALIDATE_MIN_LO\t\t\t0x00000e91\n\n#define REG_A5XX_UCHE_CACHE_INVALIDATE_MIN_HI\t\t\t0x00000e92\n\n#define REG_A5XX_UCHE_CACHE_INVALIDATE_MAX_LO\t\t\t0x00000e93\n\n#define REG_A5XX_UCHE_CACHE_INVALIDATE_MAX_HI\t\t\t0x00000e94\n\n#define REG_A5XX_UCHE_CACHE_INVALIDATE\t\t\t\t0x00000e95\n\n#define REG_A5XX_UCHE_CACHE_WAYS\t\t\t\t0x00000e96\n\n#define REG_A5XX_UCHE_PERFCTR_UCHE_SEL_0\t\t\t0x00000ea0\n\n#define REG_A5XX_UCHE_PERFCTR_UCHE_SEL_1\t\t\t0x00000ea1\n\n#define REG_A5XX_UCHE_PERFCTR_UCHE_SEL_2\t\t\t0x00000ea2\n\n#define REG_A5XX_UCHE_PERFCTR_UCHE_SEL_3\t\t\t0x00000ea3\n\n#define REG_A5XX_UCHE_PERFCTR_UCHE_SEL_4\t\t\t0x00000ea4\n\n#define REG_A5XX_UCHE_PERFCTR_UCHE_SEL_5\t\t\t0x00000ea5\n\n#define REG_A5XX_UCHE_PERFCTR_UCHE_SEL_6\t\t\t0x00000ea6\n\n#define REG_A5XX_UCHE_PERFCTR_UCHE_SEL_7\t\t\t0x00000ea7\n\n#define REG_A5XX_UCHE_POWERCTR_UCHE_SEL_0\t\t\t0x00000ea8\n\n#define REG_A5XX_UCHE_POWERCTR_UCHE_SEL_1\t\t\t0x00000ea9\n\n#define REG_A5XX_UCHE_POWERCTR_UCHE_SEL_2\t\t\t0x00000eaa\n\n#define REG_A5XX_UCHE_POWERCTR_UCHE_SEL_3\t\t\t0x00000eab\n\n#define REG_A5XX_UCHE_TRAP_LOG_LO\t\t\t\t0x00000eb1\n\n#define REG_A5XX_UCHE_TRAP_LOG_HI\t\t\t\t0x00000eb2\n\n#define REG_A5XX_SP_DBG_ECO_CNTL\t\t\t\t0x00000ec0\n\n#define REG_A5XX_SP_ADDR_MODE_CNTL\t\t\t\t0x00000ec1\n\n#define REG_A5XX_SP_MODE_CNTL\t\t\t\t\t0x00000ec2\n\n#define REG_A5XX_SP_PERFCTR_SP_SEL_0\t\t\t\t0x00000ed0\n\n#define REG_A5XX_SP_PERFCTR_SP_SEL_1\t\t\t\t0x00000ed1\n\n#define REG_A5XX_SP_PERFCTR_SP_SEL_2\t\t\t\t0x00000ed2\n\n#define REG_A5XX_SP_PERFCTR_SP_SEL_3\t\t\t\t0x00000ed3\n\n#define REG_A5XX_SP_PERFCTR_SP_SEL_4\t\t\t\t0x00000ed4\n\n#define REG_A5XX_SP_PERFCTR_SP_SEL_5\t\t\t\t0x00000ed5\n\n#define REG_A5XX_SP_PERFCTR_SP_SEL_6\t\t\t\t0x00000ed6\n\n#define REG_A5XX_SP_PERFCTR_SP_SEL_7\t\t\t\t0x00000ed7\n\n#define REG_A5XX_SP_PERFCTR_SP_SEL_8\t\t\t\t0x00000ed8\n\n#define REG_A5XX_SP_PERFCTR_SP_SEL_9\t\t\t\t0x00000ed9\n\n#define REG_A5XX_SP_PERFCTR_SP_SEL_10\t\t\t\t0x00000eda\n\n#define REG_A5XX_SP_PERFCTR_SP_SEL_11\t\t\t\t0x00000edb\n\n#define REG_A5XX_SP_POWERCTR_SP_SEL_0\t\t\t\t0x00000edc\n\n#define REG_A5XX_SP_POWERCTR_SP_SEL_1\t\t\t\t0x00000edd\n\n#define REG_A5XX_SP_POWERCTR_SP_SEL_2\t\t\t\t0x00000ede\n\n#define REG_A5XX_SP_POWERCTR_SP_SEL_3\t\t\t\t0x00000edf\n\n#define REG_A5XX_TPL1_ADDR_MODE_CNTL\t\t\t\t0x00000f01\n\n#define REG_A5XX_TPL1_MODE_CNTL\t\t\t\t\t0x00000f02\n\n#define REG_A5XX_TPL1_PERFCTR_TP_SEL_0\t\t\t\t0x00000f10\n\n#define REG_A5XX_TPL1_PERFCTR_TP_SEL_1\t\t\t\t0x00000f11\n\n#define REG_A5XX_TPL1_PERFCTR_TP_SEL_2\t\t\t\t0x00000f12\n\n#define REG_A5XX_TPL1_PERFCTR_TP_SEL_3\t\t\t\t0x00000f13\n\n#define REG_A5XX_TPL1_PERFCTR_TP_SEL_4\t\t\t\t0x00000f14\n\n#define REG_A5XX_TPL1_PERFCTR_TP_SEL_5\t\t\t\t0x00000f15\n\n#define REG_A5XX_TPL1_PERFCTR_TP_SEL_6\t\t\t\t0x00000f16\n\n#define REG_A5XX_TPL1_PERFCTR_TP_SEL_7\t\t\t\t0x00000f17\n\n#define REG_A5XX_TPL1_POWERCTR_TP_SEL_0\t\t\t\t0x00000f18\n\n#define REG_A5XX_TPL1_POWERCTR_TP_SEL_1\t\t\t\t0x00000f19\n\n#define REG_A5XX_TPL1_POWERCTR_TP_SEL_2\t\t\t\t0x00000f1a\n\n#define REG_A5XX_TPL1_POWERCTR_TP_SEL_3\t\t\t\t0x00000f1b\n\n#define REG_A5XX_VBIF_VERSION\t\t\t\t\t0x00003000\n\n#define REG_A5XX_VBIF_CLKON\t\t\t\t\t0x00003001\n\n#define REG_A5XX_VBIF_ABIT_SORT\t\t\t\t\t0x00003028\n\n#define REG_A5XX_VBIF_ABIT_SORT_CONF\t\t\t\t0x00003029\n\n#define REG_A5XX_VBIF_ROUND_ROBIN_QOS_ARB\t\t\t0x00003049\n\n#define REG_A5XX_VBIF_GATE_OFF_WRREQ_EN\t\t\t\t0x0000302a\n\n#define REG_A5XX_VBIF_IN_RD_LIM_CONF0\t\t\t\t0x0000302c\n\n#define REG_A5XX_VBIF_IN_RD_LIM_CONF1\t\t\t\t0x0000302d\n\n#define REG_A5XX_VBIF_XIN_HALT_CTRL0\t\t\t\t0x00003080\n\n#define REG_A5XX_VBIF_XIN_HALT_CTRL1\t\t\t\t0x00003081\n\n#define REG_A5XX_VBIF_TEST_BUS_OUT_CTRL\t\t\t\t0x00003084\n\n#define REG_A5XX_VBIF_TEST_BUS1_CTRL0\t\t\t\t0x00003085\n\n#define REG_A5XX_VBIF_TEST_BUS1_CTRL1\t\t\t\t0x00003086\n\n#define REG_A5XX_VBIF_TEST_BUS2_CTRL0\t\t\t\t0x00003087\n\n#define REG_A5XX_VBIF_TEST_BUS2_CTRL1\t\t\t\t0x00003088\n\n#define REG_A5XX_VBIF_TEST_BUS_OUT\t\t\t\t0x0000308c\n\n#define REG_A5XX_VBIF_PERF_CNT_EN0\t\t\t\t0x000030c0\n\n#define REG_A5XX_VBIF_PERF_CNT_EN1\t\t\t\t0x000030c1\n\n#define REG_A5XX_VBIF_PERF_CNT_EN2\t\t\t\t0x000030c2\n\n#define REG_A5XX_VBIF_PERF_CNT_EN3\t\t\t\t0x000030c3\n\n#define REG_A5XX_VBIF_PERF_CNT_CLR0\t\t\t\t0x000030c8\n\n#define REG_A5XX_VBIF_PERF_CNT_CLR1\t\t\t\t0x000030c9\n\n#define REG_A5XX_VBIF_PERF_CNT_CLR2\t\t\t\t0x000030ca\n\n#define REG_A5XX_VBIF_PERF_CNT_CLR3\t\t\t\t0x000030cb\n\n#define REG_A5XX_VBIF_PERF_CNT_SEL0\t\t\t\t0x000030d0\n\n#define REG_A5XX_VBIF_PERF_CNT_SEL1\t\t\t\t0x000030d1\n\n#define REG_A5XX_VBIF_PERF_CNT_SEL2\t\t\t\t0x000030d2\n\n#define REG_A5XX_VBIF_PERF_CNT_SEL3\t\t\t\t0x000030d3\n\n#define REG_A5XX_VBIF_PERF_CNT_LOW0\t\t\t\t0x000030d8\n\n#define REG_A5XX_VBIF_PERF_CNT_LOW1\t\t\t\t0x000030d9\n\n#define REG_A5XX_VBIF_PERF_CNT_LOW2\t\t\t\t0x000030da\n\n#define REG_A5XX_VBIF_PERF_CNT_LOW3\t\t\t\t0x000030db\n\n#define REG_A5XX_VBIF_PERF_CNT_HIGH0\t\t\t\t0x000030e0\n\n#define REG_A5XX_VBIF_PERF_CNT_HIGH1\t\t\t\t0x000030e1\n\n#define REG_A5XX_VBIF_PERF_CNT_HIGH2\t\t\t\t0x000030e2\n\n#define REG_A5XX_VBIF_PERF_CNT_HIGH3\t\t\t\t0x000030e3\n\n#define REG_A5XX_VBIF_PERF_PWR_CNT_EN0\t\t\t\t0x00003100\n\n#define REG_A5XX_VBIF_PERF_PWR_CNT_EN1\t\t\t\t0x00003101\n\n#define REG_A5XX_VBIF_PERF_PWR_CNT_EN2\t\t\t\t0x00003102\n\n#define REG_A5XX_VBIF_PERF_PWR_CNT_LOW0\t\t\t\t0x00003110\n\n#define REG_A5XX_VBIF_PERF_PWR_CNT_LOW1\t\t\t\t0x00003111\n\n#define REG_A5XX_VBIF_PERF_PWR_CNT_LOW2\t\t\t\t0x00003112\n\n#define REG_A5XX_VBIF_PERF_PWR_CNT_HIGH0\t\t\t0x00003118\n\n#define REG_A5XX_VBIF_PERF_PWR_CNT_HIGH1\t\t\t0x00003119\n\n#define REG_A5XX_VBIF_PERF_PWR_CNT_HIGH2\t\t\t0x0000311a\n\n#define REG_A5XX_GPMU_INST_RAM_BASE\t\t\t\t0x00008800\n\n#define REG_A5XX_GPMU_DATA_RAM_BASE\t\t\t\t0x00009800\n\n#define REG_A5XX_GPMU_SP_POWER_CNTL\t\t\t\t0x0000a881\n\n#define REG_A5XX_GPMU_RBCCU_CLOCK_CNTL\t\t\t\t0x0000a886\n\n#define REG_A5XX_GPMU_RBCCU_POWER_CNTL\t\t\t\t0x0000a887\n\n#define REG_A5XX_GPMU_SP_PWR_CLK_STATUS\t\t\t\t0x0000a88b\n#define A5XX_GPMU_SP_PWR_CLK_STATUS_PWR_ON\t\t\t0x00100000\n\n#define REG_A5XX_GPMU_RBCCU_PWR_CLK_STATUS\t\t\t0x0000a88d\n#define A5XX_GPMU_RBCCU_PWR_CLK_STATUS_PWR_ON\t\t\t0x00100000\n\n#define REG_A5XX_GPMU_PWR_COL_STAGGER_DELAY\t\t\t0x0000a891\n\n#define REG_A5XX_GPMU_PWR_COL_INTER_FRAME_CTRL\t\t\t0x0000a892\n\n#define REG_A5XX_GPMU_PWR_COL_INTER_FRAME_HYST\t\t\t0x0000a893\n\n#define REG_A5XX_GPMU_PWR_COL_BINNING_CTRL\t\t\t0x0000a894\n\n#define REG_A5XX_GPMU_WFI_CONFIG\t\t\t\t0x0000a8c1\n\n#define REG_A5XX_GPMU_RBBM_INTR_INFO\t\t\t\t0x0000a8d6\n\n#define REG_A5XX_GPMU_CM3_SYSRESET\t\t\t\t0x0000a8d8\n\n#define REG_A5XX_GPMU_GENERAL_0\t\t\t\t\t0x0000a8e0\n\n#define REG_A5XX_GPMU_GENERAL_1\t\t\t\t\t0x0000a8e1\n\n#define REG_A5XX_SP_POWER_COUNTER_0_LO\t\t\t\t0x0000a840\n\n#define REG_A5XX_SP_POWER_COUNTER_0_HI\t\t\t\t0x0000a841\n\n#define REG_A5XX_SP_POWER_COUNTER_1_LO\t\t\t\t0x0000a842\n\n#define REG_A5XX_SP_POWER_COUNTER_1_HI\t\t\t\t0x0000a843\n\n#define REG_A5XX_SP_POWER_COUNTER_2_LO\t\t\t\t0x0000a844\n\n#define REG_A5XX_SP_POWER_COUNTER_2_HI\t\t\t\t0x0000a845\n\n#define REG_A5XX_SP_POWER_COUNTER_3_LO\t\t\t\t0x0000a846\n\n#define REG_A5XX_SP_POWER_COUNTER_3_HI\t\t\t\t0x0000a847\n\n#define REG_A5XX_TP_POWER_COUNTER_0_LO\t\t\t\t0x0000a848\n\n#define REG_A5XX_TP_POWER_COUNTER_0_HI\t\t\t\t0x0000a849\n\n#define REG_A5XX_TP_POWER_COUNTER_1_LO\t\t\t\t0x0000a84a\n\n#define REG_A5XX_TP_POWER_COUNTER_1_HI\t\t\t\t0x0000a84b\n\n#define REG_A5XX_TP_POWER_COUNTER_2_LO\t\t\t\t0x0000a84c\n\n#define REG_A5XX_TP_POWER_COUNTER_2_HI\t\t\t\t0x0000a84d\n\n#define REG_A5XX_TP_POWER_COUNTER_3_LO\t\t\t\t0x0000a84e\n\n#define REG_A5XX_TP_POWER_COUNTER_3_HI\t\t\t\t0x0000a84f\n\n#define REG_A5XX_RB_POWER_COUNTER_0_LO\t\t\t\t0x0000a850\n\n#define REG_A5XX_RB_POWER_COUNTER_0_HI\t\t\t\t0x0000a851\n\n#define REG_A5XX_RB_POWER_COUNTER_1_LO\t\t\t\t0x0000a852\n\n#define REG_A5XX_RB_POWER_COUNTER_1_HI\t\t\t\t0x0000a853\n\n#define REG_A5XX_RB_POWER_COUNTER_2_LO\t\t\t\t0x0000a854\n\n#define REG_A5XX_RB_POWER_COUNTER_2_HI\t\t\t\t0x0000a855\n\n#define REG_A5XX_RB_POWER_COUNTER_3_LO\t\t\t\t0x0000a856\n\n#define REG_A5XX_RB_POWER_COUNTER_3_HI\t\t\t\t0x0000a857\n\n#define REG_A5XX_CCU_POWER_COUNTER_0_LO\t\t\t\t0x0000a858\n\n#define REG_A5XX_CCU_POWER_COUNTER_0_HI\t\t\t\t0x0000a859\n\n#define REG_A5XX_CCU_POWER_COUNTER_1_LO\t\t\t\t0x0000a85a\n\n#define REG_A5XX_CCU_POWER_COUNTER_1_HI\t\t\t\t0x0000a85b\n\n#define REG_A5XX_UCHE_POWER_COUNTER_0_LO\t\t\t0x0000a85c\n\n#define REG_A5XX_UCHE_POWER_COUNTER_0_HI\t\t\t0x0000a85d\n\n#define REG_A5XX_UCHE_POWER_COUNTER_1_LO\t\t\t0x0000a85e\n\n#define REG_A5XX_UCHE_POWER_COUNTER_1_HI\t\t\t0x0000a85f\n\n#define REG_A5XX_UCHE_POWER_COUNTER_2_LO\t\t\t0x0000a860\n\n#define REG_A5XX_UCHE_POWER_COUNTER_2_HI\t\t\t0x0000a861\n\n#define REG_A5XX_UCHE_POWER_COUNTER_3_LO\t\t\t0x0000a862\n\n#define REG_A5XX_UCHE_POWER_COUNTER_3_HI\t\t\t0x0000a863\n\n#define REG_A5XX_CP_POWER_COUNTER_0_LO\t\t\t\t0x0000a864\n\n#define REG_A5XX_CP_POWER_COUNTER_0_HI\t\t\t\t0x0000a865\n\n#define REG_A5XX_CP_POWER_COUNTER_1_LO\t\t\t\t0x0000a866\n\n#define REG_A5XX_CP_POWER_COUNTER_1_HI\t\t\t\t0x0000a867\n\n#define REG_A5XX_CP_POWER_COUNTER_2_LO\t\t\t\t0x0000a868\n\n#define REG_A5XX_CP_POWER_COUNTER_2_HI\t\t\t\t0x0000a869\n\n#define REG_A5XX_CP_POWER_COUNTER_3_LO\t\t\t\t0x0000a86a\n\n#define REG_A5XX_CP_POWER_COUNTER_3_HI\t\t\t\t0x0000a86b\n\n#define REG_A5XX_GPMU_POWER_COUNTER_0_LO\t\t\t0x0000a86c\n\n#define REG_A5XX_GPMU_POWER_COUNTER_0_HI\t\t\t0x0000a86d\n\n#define REG_A5XX_GPMU_POWER_COUNTER_1_LO\t\t\t0x0000a86e\n\n#define REG_A5XX_GPMU_POWER_COUNTER_1_HI\t\t\t0x0000a86f\n\n#define REG_A5XX_GPMU_POWER_COUNTER_2_LO\t\t\t0x0000a870\n\n#define REG_A5XX_GPMU_POWER_COUNTER_2_HI\t\t\t0x0000a871\n\n#define REG_A5XX_GPMU_POWER_COUNTER_3_LO\t\t\t0x0000a872\n\n#define REG_A5XX_GPMU_POWER_COUNTER_3_HI\t\t\t0x0000a873\n\n#define REG_A5XX_GPMU_POWER_COUNTER_4_LO\t\t\t0x0000a874\n\n#define REG_A5XX_GPMU_POWER_COUNTER_4_HI\t\t\t0x0000a875\n\n#define REG_A5XX_GPMU_POWER_COUNTER_5_LO\t\t\t0x0000a876\n\n#define REG_A5XX_GPMU_POWER_COUNTER_5_HI\t\t\t0x0000a877\n\n#define REG_A5XX_GPMU_POWER_COUNTER_ENABLE\t\t\t0x0000a878\n\n#define REG_A5XX_GPMU_ALWAYS_ON_COUNTER_LO\t\t\t0x0000a879\n\n#define REG_A5XX_GPMU_ALWAYS_ON_COUNTER_HI\t\t\t0x0000a87a\n\n#define REG_A5XX_GPMU_ALWAYS_ON_COUNTER_RESET\t\t\t0x0000a87b\n\n#define REG_A5XX_GPMU_POWER_COUNTER_SELECT_0\t\t\t0x0000a87c\n\n#define REG_A5XX_GPMU_POWER_COUNTER_SELECT_1\t\t\t0x0000a87d\n\n#define REG_A5XX_GPMU_CLOCK_THROTTLE_CTRL\t\t\t0x0000a8a3\n\n#define REG_A5XX_GPMU_THROTTLE_UNMASK_FORCE_CTRL\t\t0x0000a8a8\n\n#define REG_A5XX_GPMU_TEMP_SENSOR_ID\t\t\t\t0x0000ac00\n\n#define REG_A5XX_GPMU_TEMP_SENSOR_CONFIG\t\t\t0x0000ac01\n\n#define REG_A5XX_GPMU_TEMP_VAL\t\t\t\t\t0x0000ac02\n\n#define REG_A5XX_GPMU_DELTA_TEMP_THRESHOLD\t\t\t0x0000ac03\n\n#define REG_A5XX_GPMU_TEMP_THRESHOLD_INTR_STATUS\t\t0x0000ac05\n\n#define REG_A5XX_GPMU_TEMP_THRESHOLD_INTR_EN_MASK\t\t0x0000ac06\n\n#define REG_A5XX_GPMU_LEAKAGE_TEMP_COEFF_0_1\t\t\t0x0000ac40\n\n#define REG_A5XX_GPMU_LEAKAGE_TEMP_COEFF_2_3\t\t\t0x0000ac41\n\n#define REG_A5XX_GPMU_LEAKAGE_VTG_COEFF_0_1\t\t\t0x0000ac42\n\n#define REG_A5XX_GPMU_LEAKAGE_VTG_COEFF_2_3\t\t\t0x0000ac43\n\n#define REG_A5XX_GPMU_BASE_LEAKAGE\t\t\t\t0x0000ac46\n\n#define REG_A5XX_GPMU_GPMU_VOLTAGE\t\t\t\t0x0000ac60\n\n#define REG_A5XX_GPMU_GPMU_VOLTAGE_INTR_STATUS\t\t\t0x0000ac61\n\n#define REG_A5XX_GPMU_GPMU_VOLTAGE_INTR_EN_MASK\t\t\t0x0000ac62\n\n#define REG_A5XX_GPMU_GPMU_PWR_THRESHOLD\t\t\t0x0000ac80\n\n#define REG_A5XX_GPMU_GPMU_LLM_GLM_SLEEP_CTRL\t\t\t0x0000acc4\n\n#define REG_A5XX_GPMU_GPMU_LLM_GLM_SLEEP_STATUS\t\t\t0x0000acc5\n\n#define REG_A5XX_GDPM_CONFIG1\t\t\t\t\t0x0000b80c\n\n#define REG_A5XX_GDPM_CONFIG2\t\t\t\t\t0x0000b80d\n\n#define REG_A5XX_GDPM_INT_EN\t\t\t\t\t0x0000b80f\n\n#define REG_A5XX_GDPM_INT_MASK\t\t\t\t\t0x0000b811\n\n#define REG_A5XX_GPMU_BEC_ENABLE\t\t\t\t0x0000b9a0\n\n#define REG_A5XX_GPU_CS_SENSOR_GENERAL_STATUS\t\t\t0x0000c41a\n\n#define REG_A5XX_GPU_CS_AMP_CALIBRATION_STATUS1_0\t\t0x0000c41d\n\n#define REG_A5XX_GPU_CS_AMP_CALIBRATION_STATUS1_2\t\t0x0000c41f\n\n#define REG_A5XX_GPU_CS_AMP_CALIBRATION_STATUS1_4\t\t0x0000c421\n\n#define REG_A5XX_GPU_CS_ENABLE_REG\t\t\t\t0x0000c520\n\n#define REG_A5XX_GPU_CS_AMP_CALIBRATION_CONTROL1\t\t0x0000c557\n\n#define REG_A5XX_GRAS_CL_CNTL\t\t\t\t\t0x0000e000\n#define A5XX_GRAS_CL_CNTL_ZERO_GB_SCALE_Z\t\t\t0x00000040\n\n#define REG_A5XX_GRAS_VS_CL_CNTL\t\t\t\t0x0000e001\n#define A5XX_GRAS_VS_CL_CNTL_CLIP_MASK__MASK\t\t\t0x000000ff\n#define A5XX_GRAS_VS_CL_CNTL_CLIP_MASK__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_GRAS_VS_CL_CNTL_CLIP_MASK(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_VS_CL_CNTL_CLIP_MASK__SHIFT) & A5XX_GRAS_VS_CL_CNTL_CLIP_MASK__MASK;\n}\n#define A5XX_GRAS_VS_CL_CNTL_CULL_MASK__MASK\t\t\t0x0000ff00\n#define A5XX_GRAS_VS_CL_CNTL_CULL_MASK__SHIFT\t\t\t8\nstatic inline uint32_t A5XX_GRAS_VS_CL_CNTL_CULL_MASK(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_VS_CL_CNTL_CULL_MASK__SHIFT) & A5XX_GRAS_VS_CL_CNTL_CULL_MASK__MASK;\n}\n\n#define REG_A5XX_UNKNOWN_E004\t\t\t\t\t0x0000e004\n\n#define REG_A5XX_GRAS_CNTL\t\t\t\t\t0x0000e005\n#define A5XX_GRAS_CNTL_IJ_PERSP_PIXEL\t\t\t\t0x00000001\n#define A5XX_GRAS_CNTL_IJ_PERSP_CENTROID\t\t\t0x00000002\n#define A5XX_GRAS_CNTL_IJ_PERSP_SAMPLE\t\t\t\t0x00000004\n#define A5XX_GRAS_CNTL_IJ_LINEAR_PIXEL\t\t\t\t0x00000008\n#define A5XX_GRAS_CNTL_IJ_LINEAR_CENTROID\t\t\t0x00000010\n#define A5XX_GRAS_CNTL_IJ_LINEAR_SAMPLE\t\t\t\t0x00000020\n#define A5XX_GRAS_CNTL_COORD_MASK__MASK\t\t\t\t0x000003c0\n#define A5XX_GRAS_CNTL_COORD_MASK__SHIFT\t\t\t6\nstatic inline uint32_t A5XX_GRAS_CNTL_COORD_MASK(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_CNTL_COORD_MASK__SHIFT) & A5XX_GRAS_CNTL_COORD_MASK__MASK;\n}\n\n#define REG_A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ\t\t\t0x0000e006\n#define A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ__MASK\t\t0x000003ff\n#define A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ__SHIFT\t\t0\nstatic inline uint32_t A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ__SHIFT) & A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ__MASK;\n}\n#define A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT__MASK\t\t0x000ffc00\n#define A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT__SHIFT\t\t10\nstatic inline uint32_t A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT__SHIFT) & A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT__MASK;\n}\n\n#define REG_A5XX_GRAS_CL_VPORT_XOFFSET_0\t\t\t0x0000e010\n#define A5XX_GRAS_CL_VPORT_XOFFSET_0__MASK\t\t\t0xffffffff\n#define A5XX_GRAS_CL_VPORT_XOFFSET_0__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_GRAS_CL_VPORT_XOFFSET_0(float val)\n{\n\treturn ((fui(val)) << A5XX_GRAS_CL_VPORT_XOFFSET_0__SHIFT) & A5XX_GRAS_CL_VPORT_XOFFSET_0__MASK;\n}\n\n#define REG_A5XX_GRAS_CL_VPORT_XSCALE_0\t\t\t\t0x0000e011\n#define A5XX_GRAS_CL_VPORT_XSCALE_0__MASK\t\t\t0xffffffff\n#define A5XX_GRAS_CL_VPORT_XSCALE_0__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_GRAS_CL_VPORT_XSCALE_0(float val)\n{\n\treturn ((fui(val)) << A5XX_GRAS_CL_VPORT_XSCALE_0__SHIFT) & A5XX_GRAS_CL_VPORT_XSCALE_0__MASK;\n}\n\n#define REG_A5XX_GRAS_CL_VPORT_YOFFSET_0\t\t\t0x0000e012\n#define A5XX_GRAS_CL_VPORT_YOFFSET_0__MASK\t\t\t0xffffffff\n#define A5XX_GRAS_CL_VPORT_YOFFSET_0__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_GRAS_CL_VPORT_YOFFSET_0(float val)\n{\n\treturn ((fui(val)) << A5XX_GRAS_CL_VPORT_YOFFSET_0__SHIFT) & A5XX_GRAS_CL_VPORT_YOFFSET_0__MASK;\n}\n\n#define REG_A5XX_GRAS_CL_VPORT_YSCALE_0\t\t\t\t0x0000e013\n#define A5XX_GRAS_CL_VPORT_YSCALE_0__MASK\t\t\t0xffffffff\n#define A5XX_GRAS_CL_VPORT_YSCALE_0__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_GRAS_CL_VPORT_YSCALE_0(float val)\n{\n\treturn ((fui(val)) << A5XX_GRAS_CL_VPORT_YSCALE_0__SHIFT) & A5XX_GRAS_CL_VPORT_YSCALE_0__MASK;\n}\n\n#define REG_A5XX_GRAS_CL_VPORT_ZOFFSET_0\t\t\t0x0000e014\n#define A5XX_GRAS_CL_VPORT_ZOFFSET_0__MASK\t\t\t0xffffffff\n#define A5XX_GRAS_CL_VPORT_ZOFFSET_0__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_GRAS_CL_VPORT_ZOFFSET_0(float val)\n{\n\treturn ((fui(val)) << A5XX_GRAS_CL_VPORT_ZOFFSET_0__SHIFT) & A5XX_GRAS_CL_VPORT_ZOFFSET_0__MASK;\n}\n\n#define REG_A5XX_GRAS_CL_VPORT_ZSCALE_0\t\t\t\t0x0000e015\n#define A5XX_GRAS_CL_VPORT_ZSCALE_0__MASK\t\t\t0xffffffff\n#define A5XX_GRAS_CL_VPORT_ZSCALE_0__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_GRAS_CL_VPORT_ZSCALE_0(float val)\n{\n\treturn ((fui(val)) << A5XX_GRAS_CL_VPORT_ZSCALE_0__SHIFT) & A5XX_GRAS_CL_VPORT_ZSCALE_0__MASK;\n}\n\n#define REG_A5XX_GRAS_SU_CNTL\t\t\t\t\t0x0000e090\n#define A5XX_GRAS_SU_CNTL_CULL_FRONT\t\t\t\t0x00000001\n#define A5XX_GRAS_SU_CNTL_CULL_BACK\t\t\t\t0x00000002\n#define A5XX_GRAS_SU_CNTL_FRONT_CW\t\t\t\t0x00000004\n#define A5XX_GRAS_SU_CNTL_LINEHALFWIDTH__MASK\t\t\t0x000007f8\n#define A5XX_GRAS_SU_CNTL_LINEHALFWIDTH__SHIFT\t\t\t3\nstatic inline uint32_t A5XX_GRAS_SU_CNTL_LINEHALFWIDTH(float val)\n{\n\treturn ((((int32_t)(val * 4.0))) << A5XX_GRAS_SU_CNTL_LINEHALFWIDTH__SHIFT) & A5XX_GRAS_SU_CNTL_LINEHALFWIDTH__MASK;\n}\n#define A5XX_GRAS_SU_CNTL_POLY_OFFSET\t\t\t\t0x00000800\n#define A5XX_GRAS_SU_CNTL_LINE_MODE__MASK\t\t\t0x00002000\n#define A5XX_GRAS_SU_CNTL_LINE_MODE__SHIFT\t\t\t13\nstatic inline uint32_t A5XX_GRAS_SU_CNTL_LINE_MODE(enum a5xx_line_mode val)\n{\n\treturn ((val) << A5XX_GRAS_SU_CNTL_LINE_MODE__SHIFT) & A5XX_GRAS_SU_CNTL_LINE_MODE__MASK;\n}\n\n#define REG_A5XX_GRAS_SU_POINT_MINMAX\t\t\t\t0x0000e091\n#define A5XX_GRAS_SU_POINT_MINMAX_MIN__MASK\t\t\t0x0000ffff\n#define A5XX_GRAS_SU_POINT_MINMAX_MIN__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_GRAS_SU_POINT_MINMAX_MIN(float val)\n{\n\treturn ((((uint32_t)(val * 16.0))) << A5XX_GRAS_SU_POINT_MINMAX_MIN__SHIFT) & A5XX_GRAS_SU_POINT_MINMAX_MIN__MASK;\n}\n#define A5XX_GRAS_SU_POINT_MINMAX_MAX__MASK\t\t\t0xffff0000\n#define A5XX_GRAS_SU_POINT_MINMAX_MAX__SHIFT\t\t\t16\nstatic inline uint32_t A5XX_GRAS_SU_POINT_MINMAX_MAX(float val)\n{\n\treturn ((((uint32_t)(val * 16.0))) << A5XX_GRAS_SU_POINT_MINMAX_MAX__SHIFT) & A5XX_GRAS_SU_POINT_MINMAX_MAX__MASK;\n}\n\n#define REG_A5XX_GRAS_SU_POINT_SIZE\t\t\t\t0x0000e092\n#define A5XX_GRAS_SU_POINT_SIZE__MASK\t\t\t\t0xffffffff\n#define A5XX_GRAS_SU_POINT_SIZE__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_GRAS_SU_POINT_SIZE(float val)\n{\n\treturn ((((int32_t)(val * 16.0))) << A5XX_GRAS_SU_POINT_SIZE__SHIFT) & A5XX_GRAS_SU_POINT_SIZE__MASK;\n}\n\n#define REG_A5XX_GRAS_SU_LAYERED\t\t\t\t0x0000e093\n\n#define REG_A5XX_GRAS_SU_DEPTH_PLANE_CNTL\t\t\t0x0000e094\n#define A5XX_GRAS_SU_DEPTH_PLANE_CNTL_FRAG_WRITES_Z\t\t0x00000001\n#define A5XX_GRAS_SU_DEPTH_PLANE_CNTL_UNK1\t\t\t0x00000002\n\n#define REG_A5XX_GRAS_SU_POLY_OFFSET_SCALE\t\t\t0x0000e095\n#define A5XX_GRAS_SU_POLY_OFFSET_SCALE__MASK\t\t\t0xffffffff\n#define A5XX_GRAS_SU_POLY_OFFSET_SCALE__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_GRAS_SU_POLY_OFFSET_SCALE(float val)\n{\n\treturn ((fui(val)) << A5XX_GRAS_SU_POLY_OFFSET_SCALE__SHIFT) & A5XX_GRAS_SU_POLY_OFFSET_SCALE__MASK;\n}\n\n#define REG_A5XX_GRAS_SU_POLY_OFFSET_OFFSET\t\t\t0x0000e096\n#define A5XX_GRAS_SU_POLY_OFFSET_OFFSET__MASK\t\t\t0xffffffff\n#define A5XX_GRAS_SU_POLY_OFFSET_OFFSET__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_GRAS_SU_POLY_OFFSET_OFFSET(float val)\n{\n\treturn ((fui(val)) << A5XX_GRAS_SU_POLY_OFFSET_OFFSET__SHIFT) & A5XX_GRAS_SU_POLY_OFFSET_OFFSET__MASK;\n}\n\n#define REG_A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP\t\t0x0000e097\n#define A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP__MASK\t\t0xffffffff\n#define A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP__SHIFT\t\t0\nstatic inline uint32_t A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP(float val)\n{\n\treturn ((fui(val)) << A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP__SHIFT) & A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP__MASK;\n}\n\n#define REG_A5XX_GRAS_SU_DEPTH_BUFFER_INFO\t\t\t0x0000e098\n#define A5XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT__MASK\t0x00000007\n#define A5XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT__SHIFT\t0\nstatic inline uint32_t A5XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT(enum a5xx_depth_format val)\n{\n\treturn ((val) << A5XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT__SHIFT) & A5XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT__MASK;\n}\n\n#define REG_A5XX_GRAS_SU_CONSERVATIVE_RAS_CNTL\t\t\t0x0000e099\n\n#define REG_A5XX_GRAS_SC_CNTL\t\t\t\t\t0x0000e0a0\n#define A5XX_GRAS_SC_CNTL_BINNING_PASS\t\t\t\t0x00000001\n#define A5XX_GRAS_SC_CNTL_SAMPLES_PASSED\t\t\t0x00008000\n\n#define REG_A5XX_GRAS_SC_BIN_CNTL\t\t\t\t0x0000e0a1\n\n#define REG_A5XX_GRAS_SC_RAS_MSAA_CNTL\t\t\t\t0x0000e0a2\n#define A5XX_GRAS_SC_RAS_MSAA_CNTL_SAMPLES__MASK\t\t0x00000003\n#define A5XX_GRAS_SC_RAS_MSAA_CNTL_SAMPLES__SHIFT\t\t0\nstatic inline uint32_t A5XX_GRAS_SC_RAS_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A5XX_GRAS_SC_RAS_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_GRAS_SC_RAS_MSAA_CNTL_SAMPLES__MASK;\n}\n\n#define REG_A5XX_GRAS_SC_DEST_MSAA_CNTL\t\t\t\t0x0000e0a3\n#define A5XX_GRAS_SC_DEST_MSAA_CNTL_SAMPLES__MASK\t\t0x00000003\n#define A5XX_GRAS_SC_DEST_MSAA_CNTL_SAMPLES__SHIFT\t\t0\nstatic inline uint32_t A5XX_GRAS_SC_DEST_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A5XX_GRAS_SC_DEST_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_GRAS_SC_DEST_MSAA_CNTL_SAMPLES__MASK;\n}\n#define A5XX_GRAS_SC_DEST_MSAA_CNTL_MSAA_DISABLE\t\t0x00000004\n\n#define REG_A5XX_GRAS_SC_SCREEN_SCISSOR_CNTL\t\t\t0x0000e0a4\n\n#define REG_A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0\t\t\t0x0000e0aa\n#define A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X__MASK\t\t0x00007fff\n#define A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X__SHIFT\t\t0\nstatic inline uint32_t A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X__SHIFT) & A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X__MASK;\n}\n#define A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y__MASK\t\t0x7fff0000\n#define A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y__SHIFT\t\t16\nstatic inline uint32_t A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y__SHIFT) & A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y__MASK;\n}\n\n#define REG_A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0\t\t\t0x0000e0ab\n#define A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_X__MASK\t\t0x00007fff\n#define A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_X__SHIFT\t\t0\nstatic inline uint32_t A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_X(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_X__SHIFT) & A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_X__MASK;\n}\n#define A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_Y__MASK\t\t0x7fff0000\n#define A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_Y__SHIFT\t\t16\nstatic inline uint32_t A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_Y(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_Y__SHIFT) & A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_Y__MASK;\n}\n\n#define REG_A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0\t\t\t0x0000e0ca\n#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X__MASK\t\t0x00007fff\n#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X__SHIFT\t\t0\nstatic inline uint32_t A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X__SHIFT) & A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X__MASK;\n}\n#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y__MASK\t\t0x7fff0000\n#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y__SHIFT\t\t16\nstatic inline uint32_t A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y__SHIFT) & A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y__MASK;\n}\n\n#define REG_A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0\t\t\t0x0000e0cb\n#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_X__MASK\t\t0x00007fff\n#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_X__SHIFT\t\t0\nstatic inline uint32_t A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_X(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_X__SHIFT) & A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_X__MASK;\n}\n#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_Y__MASK\t\t0x7fff0000\n#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_Y__SHIFT\t\t16\nstatic inline uint32_t A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_Y(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_Y__SHIFT) & A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_Y__MASK;\n}\n\n#define REG_A5XX_GRAS_SC_WINDOW_SCISSOR_TL\t\t\t0x0000e0ea\n#define A5XX_GRAS_SC_WINDOW_SCISSOR_TL_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A5XX_GRAS_SC_WINDOW_SCISSOR_TL_X__MASK\t\t\t0x00007fff\n#define A5XX_GRAS_SC_WINDOW_SCISSOR_TL_X__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_GRAS_SC_WINDOW_SCISSOR_TL_X(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_SC_WINDOW_SCISSOR_TL_X__SHIFT) & A5XX_GRAS_SC_WINDOW_SCISSOR_TL_X__MASK;\n}\n#define A5XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__MASK\t\t\t0x7fff0000\n#define A5XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__SHIFT\t\t\t16\nstatic inline uint32_t A5XX_GRAS_SC_WINDOW_SCISSOR_TL_Y(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__SHIFT) & A5XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__MASK;\n}\n\n#define REG_A5XX_GRAS_SC_WINDOW_SCISSOR_BR\t\t\t0x0000e0eb\n#define A5XX_GRAS_SC_WINDOW_SCISSOR_BR_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A5XX_GRAS_SC_WINDOW_SCISSOR_BR_X__MASK\t\t\t0x00007fff\n#define A5XX_GRAS_SC_WINDOW_SCISSOR_BR_X__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_GRAS_SC_WINDOW_SCISSOR_BR_X(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_SC_WINDOW_SCISSOR_BR_X__SHIFT) & A5XX_GRAS_SC_WINDOW_SCISSOR_BR_X__MASK;\n}\n#define A5XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__MASK\t\t\t0x7fff0000\n#define A5XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__SHIFT\t\t\t16\nstatic inline uint32_t A5XX_GRAS_SC_WINDOW_SCISSOR_BR_Y(uint32_t val)\n{\n\treturn ((val) << A5XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__SHIFT) & A5XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__MASK;\n}\n\n#define REG_A5XX_GRAS_LRZ_CNTL\t\t\t\t\t0x0000e100\n#define A5XX_GRAS_LRZ_CNTL_ENABLE\t\t\t\t0x00000001\n#define A5XX_GRAS_LRZ_CNTL_LRZ_WRITE\t\t\t\t0x00000002\n#define A5XX_GRAS_LRZ_CNTL_GREATER\t\t\t\t0x00000004\n\n#define REG_A5XX_GRAS_LRZ_BUFFER_BASE_LO\t\t\t0x0000e101\n\n#define REG_A5XX_GRAS_LRZ_BUFFER_BASE_HI\t\t\t0x0000e102\n\n#define REG_A5XX_GRAS_LRZ_BUFFER_PITCH\t\t\t\t0x0000e103\n#define A5XX_GRAS_LRZ_BUFFER_PITCH__MASK\t\t\t0xffffffff\n#define A5XX_GRAS_LRZ_BUFFER_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_GRAS_LRZ_BUFFER_PITCH(uint32_t val)\n{\n\treturn ((val >> 5) << A5XX_GRAS_LRZ_BUFFER_PITCH__SHIFT) & A5XX_GRAS_LRZ_BUFFER_PITCH__MASK;\n}\n\n#define REG_A5XX_GRAS_LRZ_FAST_CLEAR_BUFFER_BASE_LO\t\t0x0000e104\n\n#define REG_A5XX_GRAS_LRZ_FAST_CLEAR_BUFFER_BASE_HI\t\t0x0000e105\n\n#define REG_A5XX_RB_CNTL\t\t\t\t\t0x0000e140\n#define A5XX_RB_CNTL_WIDTH__MASK\t\t\t\t0x000000ff\n#define A5XX_RB_CNTL_WIDTH__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_CNTL_WIDTH(uint32_t val)\n{\n\treturn ((val >> 5) << A5XX_RB_CNTL_WIDTH__SHIFT) & A5XX_RB_CNTL_WIDTH__MASK;\n}\n#define A5XX_RB_CNTL_HEIGHT__MASK\t\t\t\t0x0001fe00\n#define A5XX_RB_CNTL_HEIGHT__SHIFT\t\t\t\t9\nstatic inline uint32_t A5XX_RB_CNTL_HEIGHT(uint32_t val)\n{\n\treturn ((val >> 5) << A5XX_RB_CNTL_HEIGHT__SHIFT) & A5XX_RB_CNTL_HEIGHT__MASK;\n}\n#define A5XX_RB_CNTL_BYPASS\t\t\t\t\t0x00020000\n\n#define REG_A5XX_RB_RENDER_CNTL\t\t\t\t\t0x0000e141\n#define A5XX_RB_RENDER_CNTL_BINNING_PASS\t\t\t0x00000001\n#define A5XX_RB_RENDER_CNTL_SAMPLES_PASSED\t\t\t0x00000040\n#define A5XX_RB_RENDER_CNTL_DISABLE_COLOR_PIPE\t\t\t0x00000080\n#define A5XX_RB_RENDER_CNTL_FLAG_DEPTH\t\t\t\t0x00004000\n#define A5XX_RB_RENDER_CNTL_FLAG_DEPTH2\t\t\t\t0x00008000\n#define A5XX_RB_RENDER_CNTL_FLAG_MRTS__MASK\t\t\t0x00ff0000\n#define A5XX_RB_RENDER_CNTL_FLAG_MRTS__SHIFT\t\t\t16\nstatic inline uint32_t A5XX_RB_RENDER_CNTL_FLAG_MRTS(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_RENDER_CNTL_FLAG_MRTS__SHIFT) & A5XX_RB_RENDER_CNTL_FLAG_MRTS__MASK;\n}\n#define A5XX_RB_RENDER_CNTL_FLAG_MRTS2__MASK\t\t\t0xff000000\n#define A5XX_RB_RENDER_CNTL_FLAG_MRTS2__SHIFT\t\t\t24\nstatic inline uint32_t A5XX_RB_RENDER_CNTL_FLAG_MRTS2(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_RENDER_CNTL_FLAG_MRTS2__SHIFT) & A5XX_RB_RENDER_CNTL_FLAG_MRTS2__MASK;\n}\n\n#define REG_A5XX_RB_RAS_MSAA_CNTL\t\t\t\t0x0000e142\n#define A5XX_RB_RAS_MSAA_CNTL_SAMPLES__MASK\t\t\t0x00000003\n#define A5XX_RB_RAS_MSAA_CNTL_SAMPLES__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_RAS_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A5XX_RB_RAS_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_RB_RAS_MSAA_CNTL_SAMPLES__MASK;\n}\n\n#define REG_A5XX_RB_DEST_MSAA_CNTL\t\t\t\t0x0000e143\n#define A5XX_RB_DEST_MSAA_CNTL_SAMPLES__MASK\t\t\t0x00000003\n#define A5XX_RB_DEST_MSAA_CNTL_SAMPLES__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_DEST_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A5XX_RB_DEST_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_RB_DEST_MSAA_CNTL_SAMPLES__MASK;\n}\n#define A5XX_RB_DEST_MSAA_CNTL_MSAA_DISABLE\t\t\t0x00000004\n\n#define REG_A5XX_RB_RENDER_CONTROL0\t\t\t\t0x0000e144\n#define A5XX_RB_RENDER_CONTROL0_IJ_PERSP_PIXEL\t\t\t0x00000001\n#define A5XX_RB_RENDER_CONTROL0_IJ_PERSP_CENTROID\t\t0x00000002\n#define A5XX_RB_RENDER_CONTROL0_IJ_PERSP_SAMPLE\t\t\t0x00000004\n#define A5XX_RB_RENDER_CONTROL0_IJ_LINEAR_PIXEL\t\t\t0x00000008\n#define A5XX_RB_RENDER_CONTROL0_IJ_LINEAR_CENTROID\t\t0x00000010\n#define A5XX_RB_RENDER_CONTROL0_IJ_LINEAR_SAMPLE\t\t0x00000020\n#define A5XX_RB_RENDER_CONTROL0_COORD_MASK__MASK\t\t0x000003c0\n#define A5XX_RB_RENDER_CONTROL0_COORD_MASK__SHIFT\t\t6\nstatic inline uint32_t A5XX_RB_RENDER_CONTROL0_COORD_MASK(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_RENDER_CONTROL0_COORD_MASK__SHIFT) & A5XX_RB_RENDER_CONTROL0_COORD_MASK__MASK;\n}\n\n#define REG_A5XX_RB_RENDER_CONTROL1\t\t\t\t0x0000e145\n#define A5XX_RB_RENDER_CONTROL1_SAMPLEMASK\t\t\t0x00000001\n#define A5XX_RB_RENDER_CONTROL1_FACENESS\t\t\t0x00000002\n#define A5XX_RB_RENDER_CONTROL1_SAMPLEID\t\t\t0x00000004\n\n#define REG_A5XX_RB_FS_OUTPUT_CNTL\t\t\t\t0x0000e146\n#define A5XX_RB_FS_OUTPUT_CNTL_MRT__MASK\t\t\t0x0000000f\n#define A5XX_RB_FS_OUTPUT_CNTL_MRT__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_FS_OUTPUT_CNTL_MRT(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_FS_OUTPUT_CNTL_MRT__SHIFT) & A5XX_RB_FS_OUTPUT_CNTL_MRT__MASK;\n}\n#define A5XX_RB_FS_OUTPUT_CNTL_FRAG_WRITES_Z\t\t\t0x00000020\n\n#define REG_A5XX_RB_RENDER_COMPONENTS\t\t\t\t0x0000e147\n#define A5XX_RB_RENDER_COMPONENTS_RT0__MASK\t\t\t0x0000000f\n#define A5XX_RB_RENDER_COMPONENTS_RT0__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT0(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_RENDER_COMPONENTS_RT0__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT0__MASK;\n}\n#define A5XX_RB_RENDER_COMPONENTS_RT1__MASK\t\t\t0x000000f0\n#define A5XX_RB_RENDER_COMPONENTS_RT1__SHIFT\t\t\t4\nstatic inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT1(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_RENDER_COMPONENTS_RT1__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT1__MASK;\n}\n#define A5XX_RB_RENDER_COMPONENTS_RT2__MASK\t\t\t0x00000f00\n#define A5XX_RB_RENDER_COMPONENTS_RT2__SHIFT\t\t\t8\nstatic inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT2(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_RENDER_COMPONENTS_RT2__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT2__MASK;\n}\n#define A5XX_RB_RENDER_COMPONENTS_RT3__MASK\t\t\t0x0000f000\n#define A5XX_RB_RENDER_COMPONENTS_RT3__SHIFT\t\t\t12\nstatic inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT3(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_RENDER_COMPONENTS_RT3__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT3__MASK;\n}\n#define A5XX_RB_RENDER_COMPONENTS_RT4__MASK\t\t\t0x000f0000\n#define A5XX_RB_RENDER_COMPONENTS_RT4__SHIFT\t\t\t16\nstatic inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT4(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_RENDER_COMPONENTS_RT4__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT4__MASK;\n}\n#define A5XX_RB_RENDER_COMPONENTS_RT5__MASK\t\t\t0x00f00000\n#define A5XX_RB_RENDER_COMPONENTS_RT5__SHIFT\t\t\t20\nstatic inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT5(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_RENDER_COMPONENTS_RT5__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT5__MASK;\n}\n#define A5XX_RB_RENDER_COMPONENTS_RT6__MASK\t\t\t0x0f000000\n#define A5XX_RB_RENDER_COMPONENTS_RT6__SHIFT\t\t\t24\nstatic inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT6(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_RENDER_COMPONENTS_RT6__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT6__MASK;\n}\n#define A5XX_RB_RENDER_COMPONENTS_RT7__MASK\t\t\t0xf0000000\n#define A5XX_RB_RENDER_COMPONENTS_RT7__SHIFT\t\t\t28\nstatic inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT7(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_RENDER_COMPONENTS_RT7__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT7__MASK;\n}\n\nstatic inline uint32_t REG_A5XX_RB_MRT(uint32_t i0) { return 0x0000e150 + 0x7*i0; }\n\nstatic inline uint32_t REG_A5XX_RB_MRT_CONTROL(uint32_t i0) { return 0x0000e150 + 0x7*i0; }\n#define A5XX_RB_MRT_CONTROL_BLEND\t\t\t\t0x00000001\n#define A5XX_RB_MRT_CONTROL_BLEND2\t\t\t\t0x00000002\n#define A5XX_RB_MRT_CONTROL_ROP_ENABLE\t\t\t\t0x00000004\n#define A5XX_RB_MRT_CONTROL_ROP_CODE__MASK\t\t\t0x00000078\n#define A5XX_RB_MRT_CONTROL_ROP_CODE__SHIFT\t\t\t3\nstatic inline uint32_t A5XX_RB_MRT_CONTROL_ROP_CODE(enum a3xx_rop_code val)\n{\n\treturn ((val) << A5XX_RB_MRT_CONTROL_ROP_CODE__SHIFT) & A5XX_RB_MRT_CONTROL_ROP_CODE__MASK;\n}\n#define A5XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK\t\t0x00000780\n#define A5XX_RB_MRT_CONTROL_COMPONENT_ENABLE__SHIFT\t\t7\nstatic inline uint32_t A5XX_RB_MRT_CONTROL_COMPONENT_ENABLE(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_MRT_CONTROL_COMPONENT_ENABLE__SHIFT) & A5XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK;\n}\n\nstatic inline uint32_t REG_A5XX_RB_MRT_BLEND_CONTROL(uint32_t i0) { return 0x0000e151 + 0x7*i0; }\n#define A5XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__MASK\t\t0x0000001f\n#define A5XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__SHIFT\t\t0\nstatic inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A5XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__MASK;\n}\n#define A5XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__MASK\t0x000000e0\n#define A5XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__SHIFT\t5\nstatic inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE(enum a3xx_rb_blend_opcode val)\n{\n\treturn ((val) << A5XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__MASK;\n}\n#define A5XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__MASK\t\t0x00001f00\n#define A5XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__SHIFT\t8\nstatic inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A5XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__MASK;\n}\n#define A5XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__MASK\t0x001f0000\n#define A5XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__SHIFT\t16\nstatic inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A5XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__MASK;\n}\n#define A5XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__MASK\t0x00e00000\n#define A5XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__SHIFT\t21\nstatic inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE(enum a3xx_rb_blend_opcode val)\n{\n\treturn ((val) << A5XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__MASK;\n}\n#define A5XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__MASK\t0x1f000000\n#define A5XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__SHIFT\t24\nstatic inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A5XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__MASK;\n}\n\nstatic inline uint32_t REG_A5XX_RB_MRT_BUF_INFO(uint32_t i0) { return 0x0000e152 + 0x7*i0; }\n#define A5XX_RB_MRT_BUF_INFO_COLOR_FORMAT__MASK\t\t\t0x000000ff\n#define A5XX_RB_MRT_BUF_INFO_COLOR_FORMAT__SHIFT\t\t0\nstatic inline uint32_t A5XX_RB_MRT_BUF_INFO_COLOR_FORMAT(enum a5xx_color_fmt val)\n{\n\treturn ((val) << A5XX_RB_MRT_BUF_INFO_COLOR_FORMAT__SHIFT) & A5XX_RB_MRT_BUF_INFO_COLOR_FORMAT__MASK;\n}\n#define A5XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__MASK\t\t0x00000300\n#define A5XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__SHIFT\t\t8\nstatic inline uint32_t A5XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE(enum a5xx_tile_mode val)\n{\n\treturn ((val) << A5XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__SHIFT) & A5XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__MASK;\n}\n#define A5XX_RB_MRT_BUF_INFO_DITHER_MODE__MASK\t\t\t0x00001800\n#define A5XX_RB_MRT_BUF_INFO_DITHER_MODE__SHIFT\t\t\t11\nstatic inline uint32_t A5XX_RB_MRT_BUF_INFO_DITHER_MODE(enum adreno_rb_dither_mode val)\n{\n\treturn ((val) << A5XX_RB_MRT_BUF_INFO_DITHER_MODE__SHIFT) & A5XX_RB_MRT_BUF_INFO_DITHER_MODE__MASK;\n}\n#define A5XX_RB_MRT_BUF_INFO_COLOR_SWAP__MASK\t\t\t0x00006000\n#define A5XX_RB_MRT_BUF_INFO_COLOR_SWAP__SHIFT\t\t\t13\nstatic inline uint32_t A5XX_RB_MRT_BUF_INFO_COLOR_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A5XX_RB_MRT_BUF_INFO_COLOR_SWAP__SHIFT) & A5XX_RB_MRT_BUF_INFO_COLOR_SWAP__MASK;\n}\n#define A5XX_RB_MRT_BUF_INFO_COLOR_SRGB\t\t\t\t0x00008000\n\nstatic inline uint32_t REG_A5XX_RB_MRT_PITCH(uint32_t i0) { return 0x0000e153 + 0x7*i0; }\n#define A5XX_RB_MRT_PITCH__MASK\t\t\t\t\t0xffffffff\n#define A5XX_RB_MRT_PITCH__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_MRT_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_MRT_PITCH__SHIFT) & A5XX_RB_MRT_PITCH__MASK;\n}\n\nstatic inline uint32_t REG_A5XX_RB_MRT_ARRAY_PITCH(uint32_t i0) { return 0x0000e154 + 0x7*i0; }\n#define A5XX_RB_MRT_ARRAY_PITCH__MASK\t\t\t\t0xffffffff\n#define A5XX_RB_MRT_ARRAY_PITCH__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_MRT_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_MRT_ARRAY_PITCH__SHIFT) & A5XX_RB_MRT_ARRAY_PITCH__MASK;\n}\n\nstatic inline uint32_t REG_A5XX_RB_MRT_BASE_LO(uint32_t i0) { return 0x0000e155 + 0x7*i0; }\n\nstatic inline uint32_t REG_A5XX_RB_MRT_BASE_HI(uint32_t i0) { return 0x0000e156 + 0x7*i0; }\n\n#define REG_A5XX_RB_BLEND_RED\t\t\t\t\t0x0000e1a0\n#define A5XX_RB_BLEND_RED_UINT__MASK\t\t\t\t0x000000ff\n#define A5XX_RB_BLEND_RED_UINT__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_BLEND_RED_UINT(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_BLEND_RED_UINT__SHIFT) & A5XX_RB_BLEND_RED_UINT__MASK;\n}\n#define A5XX_RB_BLEND_RED_SINT__MASK\t\t\t\t0x0000ff00\n#define A5XX_RB_BLEND_RED_SINT__SHIFT\t\t\t\t8\nstatic inline uint32_t A5XX_RB_BLEND_RED_SINT(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_BLEND_RED_SINT__SHIFT) & A5XX_RB_BLEND_RED_SINT__MASK;\n}\n#define A5XX_RB_BLEND_RED_FLOAT__MASK\t\t\t\t0xffff0000\n#define A5XX_RB_BLEND_RED_FLOAT__SHIFT\t\t\t\t16\nstatic inline uint32_t A5XX_RB_BLEND_RED_FLOAT(float val)\n{\n\treturn ((_mesa_float_to_half(val)) << A5XX_RB_BLEND_RED_FLOAT__SHIFT) & A5XX_RB_BLEND_RED_FLOAT__MASK;\n}\n\n#define REG_A5XX_RB_BLEND_RED_F32\t\t\t\t0x0000e1a1\n#define A5XX_RB_BLEND_RED_F32__MASK\t\t\t\t0xffffffff\n#define A5XX_RB_BLEND_RED_F32__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_BLEND_RED_F32(float val)\n{\n\treturn ((fui(val)) << A5XX_RB_BLEND_RED_F32__SHIFT) & A5XX_RB_BLEND_RED_F32__MASK;\n}\n\n#define REG_A5XX_RB_BLEND_GREEN\t\t\t\t\t0x0000e1a2\n#define A5XX_RB_BLEND_GREEN_UINT__MASK\t\t\t\t0x000000ff\n#define A5XX_RB_BLEND_GREEN_UINT__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_BLEND_GREEN_UINT(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_BLEND_GREEN_UINT__SHIFT) & A5XX_RB_BLEND_GREEN_UINT__MASK;\n}\n#define A5XX_RB_BLEND_GREEN_SINT__MASK\t\t\t\t0x0000ff00\n#define A5XX_RB_BLEND_GREEN_SINT__SHIFT\t\t\t\t8\nstatic inline uint32_t A5XX_RB_BLEND_GREEN_SINT(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_BLEND_GREEN_SINT__SHIFT) & A5XX_RB_BLEND_GREEN_SINT__MASK;\n}\n#define A5XX_RB_BLEND_GREEN_FLOAT__MASK\t\t\t\t0xffff0000\n#define A5XX_RB_BLEND_GREEN_FLOAT__SHIFT\t\t\t16\nstatic inline uint32_t A5XX_RB_BLEND_GREEN_FLOAT(float val)\n{\n\treturn ((_mesa_float_to_half(val)) << A5XX_RB_BLEND_GREEN_FLOAT__SHIFT) & A5XX_RB_BLEND_GREEN_FLOAT__MASK;\n}\n\n#define REG_A5XX_RB_BLEND_GREEN_F32\t\t\t\t0x0000e1a3\n#define A5XX_RB_BLEND_GREEN_F32__MASK\t\t\t\t0xffffffff\n#define A5XX_RB_BLEND_GREEN_F32__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_BLEND_GREEN_F32(float val)\n{\n\treturn ((fui(val)) << A5XX_RB_BLEND_GREEN_F32__SHIFT) & A5XX_RB_BLEND_GREEN_F32__MASK;\n}\n\n#define REG_A5XX_RB_BLEND_BLUE\t\t\t\t\t0x0000e1a4\n#define A5XX_RB_BLEND_BLUE_UINT__MASK\t\t\t\t0x000000ff\n#define A5XX_RB_BLEND_BLUE_UINT__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_BLEND_BLUE_UINT(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_BLEND_BLUE_UINT__SHIFT) & A5XX_RB_BLEND_BLUE_UINT__MASK;\n}\n#define A5XX_RB_BLEND_BLUE_SINT__MASK\t\t\t\t0x0000ff00\n#define A5XX_RB_BLEND_BLUE_SINT__SHIFT\t\t\t\t8\nstatic inline uint32_t A5XX_RB_BLEND_BLUE_SINT(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_BLEND_BLUE_SINT__SHIFT) & A5XX_RB_BLEND_BLUE_SINT__MASK;\n}\n#define A5XX_RB_BLEND_BLUE_FLOAT__MASK\t\t\t\t0xffff0000\n#define A5XX_RB_BLEND_BLUE_FLOAT__SHIFT\t\t\t\t16\nstatic inline uint32_t A5XX_RB_BLEND_BLUE_FLOAT(float val)\n{\n\treturn ((_mesa_float_to_half(val)) << A5XX_RB_BLEND_BLUE_FLOAT__SHIFT) & A5XX_RB_BLEND_BLUE_FLOAT__MASK;\n}\n\n#define REG_A5XX_RB_BLEND_BLUE_F32\t\t\t\t0x0000e1a5\n#define A5XX_RB_BLEND_BLUE_F32__MASK\t\t\t\t0xffffffff\n#define A5XX_RB_BLEND_BLUE_F32__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_BLEND_BLUE_F32(float val)\n{\n\treturn ((fui(val)) << A5XX_RB_BLEND_BLUE_F32__SHIFT) & A5XX_RB_BLEND_BLUE_F32__MASK;\n}\n\n#define REG_A5XX_RB_BLEND_ALPHA\t\t\t\t\t0x0000e1a6\n#define A5XX_RB_BLEND_ALPHA_UINT__MASK\t\t\t\t0x000000ff\n#define A5XX_RB_BLEND_ALPHA_UINT__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_BLEND_ALPHA_UINT(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_BLEND_ALPHA_UINT__SHIFT) & A5XX_RB_BLEND_ALPHA_UINT__MASK;\n}\n#define A5XX_RB_BLEND_ALPHA_SINT__MASK\t\t\t\t0x0000ff00\n#define A5XX_RB_BLEND_ALPHA_SINT__SHIFT\t\t\t\t8\nstatic inline uint32_t A5XX_RB_BLEND_ALPHA_SINT(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_BLEND_ALPHA_SINT__SHIFT) & A5XX_RB_BLEND_ALPHA_SINT__MASK;\n}\n#define A5XX_RB_BLEND_ALPHA_FLOAT__MASK\t\t\t\t0xffff0000\n#define A5XX_RB_BLEND_ALPHA_FLOAT__SHIFT\t\t\t16\nstatic inline uint32_t A5XX_RB_BLEND_ALPHA_FLOAT(float val)\n{\n\treturn ((_mesa_float_to_half(val)) << A5XX_RB_BLEND_ALPHA_FLOAT__SHIFT) & A5XX_RB_BLEND_ALPHA_FLOAT__MASK;\n}\n\n#define REG_A5XX_RB_BLEND_ALPHA_F32\t\t\t\t0x0000e1a7\n#define A5XX_RB_BLEND_ALPHA_F32__MASK\t\t\t\t0xffffffff\n#define A5XX_RB_BLEND_ALPHA_F32__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_BLEND_ALPHA_F32(float val)\n{\n\treturn ((fui(val)) << A5XX_RB_BLEND_ALPHA_F32__SHIFT) & A5XX_RB_BLEND_ALPHA_F32__MASK;\n}\n\n#define REG_A5XX_RB_ALPHA_CONTROL\t\t\t\t0x0000e1a8\n#define A5XX_RB_ALPHA_CONTROL_ALPHA_REF__MASK\t\t\t0x000000ff\n#define A5XX_RB_ALPHA_CONTROL_ALPHA_REF__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_ALPHA_CONTROL_ALPHA_REF(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_ALPHA_CONTROL_ALPHA_REF__SHIFT) & A5XX_RB_ALPHA_CONTROL_ALPHA_REF__MASK;\n}\n#define A5XX_RB_ALPHA_CONTROL_ALPHA_TEST\t\t\t0x00000100\n#define A5XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__MASK\t\t0x00000e00\n#define A5XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__SHIFT\t\t9\nstatic inline uint32_t A5XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A5XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__SHIFT) & A5XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__MASK;\n}\n\n#define REG_A5XX_RB_BLEND_CNTL\t\t\t\t\t0x0000e1a9\n#define A5XX_RB_BLEND_CNTL_ENABLE_BLEND__MASK\t\t\t0x000000ff\n#define A5XX_RB_BLEND_CNTL_ENABLE_BLEND__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_BLEND_CNTL_ENABLE_BLEND(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_BLEND_CNTL_ENABLE_BLEND__SHIFT) & A5XX_RB_BLEND_CNTL_ENABLE_BLEND__MASK;\n}\n#define A5XX_RB_BLEND_CNTL_INDEPENDENT_BLEND\t\t\t0x00000100\n#define A5XX_RB_BLEND_CNTL_ALPHA_TO_COVERAGE\t\t\t0x00000400\n#define A5XX_RB_BLEND_CNTL_SAMPLE_MASK__MASK\t\t\t0xffff0000\n#define A5XX_RB_BLEND_CNTL_SAMPLE_MASK__SHIFT\t\t\t16\nstatic inline uint32_t A5XX_RB_BLEND_CNTL_SAMPLE_MASK(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_BLEND_CNTL_SAMPLE_MASK__SHIFT) & A5XX_RB_BLEND_CNTL_SAMPLE_MASK__MASK;\n}\n\n#define REG_A5XX_RB_DEPTH_PLANE_CNTL\t\t\t\t0x0000e1b0\n#define A5XX_RB_DEPTH_PLANE_CNTL_FRAG_WRITES_Z\t\t\t0x00000001\n#define A5XX_RB_DEPTH_PLANE_CNTL_UNK1\t\t\t\t0x00000002\n\n#define REG_A5XX_RB_DEPTH_CNTL\t\t\t\t\t0x0000e1b1\n#define A5XX_RB_DEPTH_CNTL_Z_TEST_ENABLE\t\t\t0x00000001\n#define A5XX_RB_DEPTH_CNTL_Z_WRITE_ENABLE\t\t\t0x00000002\n#define A5XX_RB_DEPTH_CNTL_ZFUNC__MASK\t\t\t\t0x0000001c\n#define A5XX_RB_DEPTH_CNTL_ZFUNC__SHIFT\t\t\t\t2\nstatic inline uint32_t A5XX_RB_DEPTH_CNTL_ZFUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A5XX_RB_DEPTH_CNTL_ZFUNC__SHIFT) & A5XX_RB_DEPTH_CNTL_ZFUNC__MASK;\n}\n#define A5XX_RB_DEPTH_CNTL_Z_READ_ENABLE\t\t\t0x00000040\n\n#define REG_A5XX_RB_DEPTH_BUFFER_INFO\t\t\t\t0x0000e1b2\n#define A5XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT__MASK\t\t0x00000007\n#define A5XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT__SHIFT\t\t0\nstatic inline uint32_t A5XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT(enum a5xx_depth_format val)\n{\n\treturn ((val) << A5XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT__SHIFT) & A5XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT__MASK;\n}\n\n#define REG_A5XX_RB_DEPTH_BUFFER_BASE_LO\t\t\t0x0000e1b3\n\n#define REG_A5XX_RB_DEPTH_BUFFER_BASE_HI\t\t\t0x0000e1b4\n\n#define REG_A5XX_RB_DEPTH_BUFFER_PITCH\t\t\t\t0x0000e1b5\n#define A5XX_RB_DEPTH_BUFFER_PITCH__MASK\t\t\t0xffffffff\n#define A5XX_RB_DEPTH_BUFFER_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_DEPTH_BUFFER_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_DEPTH_BUFFER_PITCH__SHIFT) & A5XX_RB_DEPTH_BUFFER_PITCH__MASK;\n}\n\n#define REG_A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH\t\t\t0x0000e1b6\n#define A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH__MASK\t\t\t0xffffffff\n#define A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH__SHIFT) & A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH__MASK;\n}\n\n#define REG_A5XX_RB_STENCIL_CONTROL\t\t\t\t0x0000e1c0\n#define A5XX_RB_STENCIL_CONTROL_STENCIL_ENABLE\t\t\t0x00000001\n#define A5XX_RB_STENCIL_CONTROL_STENCIL_ENABLE_BF\t\t0x00000002\n#define A5XX_RB_STENCIL_CONTROL_STENCIL_READ\t\t\t0x00000004\n#define A5XX_RB_STENCIL_CONTROL_FUNC__MASK\t\t\t0x00000700\n#define A5XX_RB_STENCIL_CONTROL_FUNC__SHIFT\t\t\t8\nstatic inline uint32_t A5XX_RB_STENCIL_CONTROL_FUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A5XX_RB_STENCIL_CONTROL_FUNC__SHIFT) & A5XX_RB_STENCIL_CONTROL_FUNC__MASK;\n}\n#define A5XX_RB_STENCIL_CONTROL_FAIL__MASK\t\t\t0x00003800\n#define A5XX_RB_STENCIL_CONTROL_FAIL__SHIFT\t\t\t11\nstatic inline uint32_t A5XX_RB_STENCIL_CONTROL_FAIL(enum adreno_stencil_op val)\n{\n\treturn ((val) << A5XX_RB_STENCIL_CONTROL_FAIL__SHIFT) & A5XX_RB_STENCIL_CONTROL_FAIL__MASK;\n}\n#define A5XX_RB_STENCIL_CONTROL_ZPASS__MASK\t\t\t0x0001c000\n#define A5XX_RB_STENCIL_CONTROL_ZPASS__SHIFT\t\t\t14\nstatic inline uint32_t A5XX_RB_STENCIL_CONTROL_ZPASS(enum adreno_stencil_op val)\n{\n\treturn ((val) << A5XX_RB_STENCIL_CONTROL_ZPASS__SHIFT) & A5XX_RB_STENCIL_CONTROL_ZPASS__MASK;\n}\n#define A5XX_RB_STENCIL_CONTROL_ZFAIL__MASK\t\t\t0x000e0000\n#define A5XX_RB_STENCIL_CONTROL_ZFAIL__SHIFT\t\t\t17\nstatic inline uint32_t A5XX_RB_STENCIL_CONTROL_ZFAIL(enum adreno_stencil_op val)\n{\n\treturn ((val) << A5XX_RB_STENCIL_CONTROL_ZFAIL__SHIFT) & A5XX_RB_STENCIL_CONTROL_ZFAIL__MASK;\n}\n#define A5XX_RB_STENCIL_CONTROL_FUNC_BF__MASK\t\t\t0x00700000\n#define A5XX_RB_STENCIL_CONTROL_FUNC_BF__SHIFT\t\t\t20\nstatic inline uint32_t A5XX_RB_STENCIL_CONTROL_FUNC_BF(enum adreno_compare_func val)\n{\n\treturn ((val) << A5XX_RB_STENCIL_CONTROL_FUNC_BF__SHIFT) & A5XX_RB_STENCIL_CONTROL_FUNC_BF__MASK;\n}\n#define A5XX_RB_STENCIL_CONTROL_FAIL_BF__MASK\t\t\t0x03800000\n#define A5XX_RB_STENCIL_CONTROL_FAIL_BF__SHIFT\t\t\t23\nstatic inline uint32_t A5XX_RB_STENCIL_CONTROL_FAIL_BF(enum adreno_stencil_op val)\n{\n\treturn ((val) << A5XX_RB_STENCIL_CONTROL_FAIL_BF__SHIFT) & A5XX_RB_STENCIL_CONTROL_FAIL_BF__MASK;\n}\n#define A5XX_RB_STENCIL_CONTROL_ZPASS_BF__MASK\t\t\t0x1c000000\n#define A5XX_RB_STENCIL_CONTROL_ZPASS_BF__SHIFT\t\t\t26\nstatic inline uint32_t A5XX_RB_STENCIL_CONTROL_ZPASS_BF(enum adreno_stencil_op val)\n{\n\treturn ((val) << A5XX_RB_STENCIL_CONTROL_ZPASS_BF__SHIFT) & A5XX_RB_STENCIL_CONTROL_ZPASS_BF__MASK;\n}\n#define A5XX_RB_STENCIL_CONTROL_ZFAIL_BF__MASK\t\t\t0xe0000000\n#define A5XX_RB_STENCIL_CONTROL_ZFAIL_BF__SHIFT\t\t\t29\nstatic inline uint32_t A5XX_RB_STENCIL_CONTROL_ZFAIL_BF(enum adreno_stencil_op val)\n{\n\treturn ((val) << A5XX_RB_STENCIL_CONTROL_ZFAIL_BF__SHIFT) & A5XX_RB_STENCIL_CONTROL_ZFAIL_BF__MASK;\n}\n\n#define REG_A5XX_RB_STENCIL_INFO\t\t\t\t0x0000e1c1\n#define A5XX_RB_STENCIL_INFO_SEPARATE_STENCIL\t\t\t0x00000001\n\n#define REG_A5XX_RB_STENCIL_BASE_LO\t\t\t\t0x0000e1c2\n\n#define REG_A5XX_RB_STENCIL_BASE_HI\t\t\t\t0x0000e1c3\n\n#define REG_A5XX_RB_STENCIL_PITCH\t\t\t\t0x0000e1c4\n#define A5XX_RB_STENCIL_PITCH__MASK\t\t\t\t0xffffffff\n#define A5XX_RB_STENCIL_PITCH__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_STENCIL_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_STENCIL_PITCH__SHIFT) & A5XX_RB_STENCIL_PITCH__MASK;\n}\n\n#define REG_A5XX_RB_STENCIL_ARRAY_PITCH\t\t\t\t0x0000e1c5\n#define A5XX_RB_STENCIL_ARRAY_PITCH__MASK\t\t\t0xffffffff\n#define A5XX_RB_STENCIL_ARRAY_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_STENCIL_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_STENCIL_ARRAY_PITCH__SHIFT) & A5XX_RB_STENCIL_ARRAY_PITCH__MASK;\n}\n\n#define REG_A5XX_RB_STENCILREFMASK\t\t\t\t0x0000e1c6\n#define A5XX_RB_STENCILREFMASK_STENCILREF__MASK\t\t\t0x000000ff\n#define A5XX_RB_STENCILREFMASK_STENCILREF__SHIFT\t\t0\nstatic inline uint32_t A5XX_RB_STENCILREFMASK_STENCILREF(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_STENCILREFMASK_STENCILREF__SHIFT) & A5XX_RB_STENCILREFMASK_STENCILREF__MASK;\n}\n#define A5XX_RB_STENCILREFMASK_STENCILMASK__MASK\t\t0x0000ff00\n#define A5XX_RB_STENCILREFMASK_STENCILMASK__SHIFT\t\t8\nstatic inline uint32_t A5XX_RB_STENCILREFMASK_STENCILMASK(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_STENCILREFMASK_STENCILMASK__SHIFT) & A5XX_RB_STENCILREFMASK_STENCILMASK__MASK;\n}\n#define A5XX_RB_STENCILREFMASK_STENCILWRITEMASK__MASK\t\t0x00ff0000\n#define A5XX_RB_STENCILREFMASK_STENCILWRITEMASK__SHIFT\t\t16\nstatic inline uint32_t A5XX_RB_STENCILREFMASK_STENCILWRITEMASK(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_STENCILREFMASK_STENCILWRITEMASK__SHIFT) & A5XX_RB_STENCILREFMASK_STENCILWRITEMASK__MASK;\n}\n\n#define REG_A5XX_RB_STENCILREFMASK_BF\t\t\t\t0x0000e1c7\n#define A5XX_RB_STENCILREFMASK_BF_STENCILREF__MASK\t\t0x000000ff\n#define A5XX_RB_STENCILREFMASK_BF_STENCILREF__SHIFT\t\t0\nstatic inline uint32_t A5XX_RB_STENCILREFMASK_BF_STENCILREF(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_STENCILREFMASK_BF_STENCILREF__SHIFT) & A5XX_RB_STENCILREFMASK_BF_STENCILREF__MASK;\n}\n#define A5XX_RB_STENCILREFMASK_BF_STENCILMASK__MASK\t\t0x0000ff00\n#define A5XX_RB_STENCILREFMASK_BF_STENCILMASK__SHIFT\t\t8\nstatic inline uint32_t A5XX_RB_STENCILREFMASK_BF_STENCILMASK(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_STENCILREFMASK_BF_STENCILMASK__SHIFT) & A5XX_RB_STENCILREFMASK_BF_STENCILMASK__MASK;\n}\n#define A5XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__MASK\t0x00ff0000\n#define A5XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__SHIFT\t16\nstatic inline uint32_t A5XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__SHIFT) & A5XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__MASK;\n}\n\n#define REG_A5XX_RB_WINDOW_OFFSET\t\t\t\t0x0000e1d0\n#define A5XX_RB_WINDOW_OFFSET_WINDOW_OFFSET_DISABLE\t\t0x80000000\n#define A5XX_RB_WINDOW_OFFSET_X__MASK\t\t\t\t0x00007fff\n#define A5XX_RB_WINDOW_OFFSET_X__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_WINDOW_OFFSET_X(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_WINDOW_OFFSET_X__SHIFT) & A5XX_RB_WINDOW_OFFSET_X__MASK;\n}\n#define A5XX_RB_WINDOW_OFFSET_Y__MASK\t\t\t\t0x7fff0000\n#define A5XX_RB_WINDOW_OFFSET_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t A5XX_RB_WINDOW_OFFSET_Y(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_WINDOW_OFFSET_Y__SHIFT) & A5XX_RB_WINDOW_OFFSET_Y__MASK;\n}\n\n#define REG_A5XX_RB_SAMPLE_COUNT_CONTROL\t\t\t0x0000e1d1\n#define A5XX_RB_SAMPLE_COUNT_CONTROL_COPY\t\t\t0x00000002\n\n#define REG_A5XX_RB_BLIT_CNTL\t\t\t\t\t0x0000e210\n#define A5XX_RB_BLIT_CNTL_BUF__MASK\t\t\t\t0x0000000f\n#define A5XX_RB_BLIT_CNTL_BUF__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_BLIT_CNTL_BUF(enum a5xx_blit_buf val)\n{\n\treturn ((val) << A5XX_RB_BLIT_CNTL_BUF__SHIFT) & A5XX_RB_BLIT_CNTL_BUF__MASK;\n}\n\n#define REG_A5XX_RB_RESOLVE_CNTL_1\t\t\t\t0x0000e211\n#define A5XX_RB_RESOLVE_CNTL_1_WINDOW_OFFSET_DISABLE\t\t0x80000000\n#define A5XX_RB_RESOLVE_CNTL_1_X__MASK\t\t\t\t0x00007fff\n#define A5XX_RB_RESOLVE_CNTL_1_X__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_RESOLVE_CNTL_1_X(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_RESOLVE_CNTL_1_X__SHIFT) & A5XX_RB_RESOLVE_CNTL_1_X__MASK;\n}\n#define A5XX_RB_RESOLVE_CNTL_1_Y__MASK\t\t\t\t0x7fff0000\n#define A5XX_RB_RESOLVE_CNTL_1_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t A5XX_RB_RESOLVE_CNTL_1_Y(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_RESOLVE_CNTL_1_Y__SHIFT) & A5XX_RB_RESOLVE_CNTL_1_Y__MASK;\n}\n\n#define REG_A5XX_RB_RESOLVE_CNTL_2\t\t\t\t0x0000e212\n#define A5XX_RB_RESOLVE_CNTL_2_WINDOW_OFFSET_DISABLE\t\t0x80000000\n#define A5XX_RB_RESOLVE_CNTL_2_X__MASK\t\t\t\t0x00007fff\n#define A5XX_RB_RESOLVE_CNTL_2_X__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_RESOLVE_CNTL_2_X(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_RESOLVE_CNTL_2_X__SHIFT) & A5XX_RB_RESOLVE_CNTL_2_X__MASK;\n}\n#define A5XX_RB_RESOLVE_CNTL_2_Y__MASK\t\t\t\t0x7fff0000\n#define A5XX_RB_RESOLVE_CNTL_2_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t A5XX_RB_RESOLVE_CNTL_2_Y(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_RESOLVE_CNTL_2_Y__SHIFT) & A5XX_RB_RESOLVE_CNTL_2_Y__MASK;\n}\n\n#define REG_A5XX_RB_RESOLVE_CNTL_3\t\t\t\t0x0000e213\n#define A5XX_RB_RESOLVE_CNTL_3_TILED\t\t\t\t0x00000001\n\n#define REG_A5XX_RB_BLIT_DST_LO\t\t\t\t\t0x0000e214\n\n#define REG_A5XX_RB_BLIT_DST_HI\t\t\t\t\t0x0000e215\n\n#define REG_A5XX_RB_BLIT_DST_PITCH\t\t\t\t0x0000e216\n#define A5XX_RB_BLIT_DST_PITCH__MASK\t\t\t\t0xffffffff\n#define A5XX_RB_BLIT_DST_PITCH__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_RB_BLIT_DST_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_BLIT_DST_PITCH__SHIFT) & A5XX_RB_BLIT_DST_PITCH__MASK;\n}\n\n#define REG_A5XX_RB_BLIT_DST_ARRAY_PITCH\t\t\t0x0000e217\n#define A5XX_RB_BLIT_DST_ARRAY_PITCH__MASK\t\t\t0xffffffff\n#define A5XX_RB_BLIT_DST_ARRAY_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_BLIT_DST_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_BLIT_DST_ARRAY_PITCH__SHIFT) & A5XX_RB_BLIT_DST_ARRAY_PITCH__MASK;\n}\n\n#define REG_A5XX_RB_CLEAR_COLOR_DW0\t\t\t\t0x0000e218\n\n#define REG_A5XX_RB_CLEAR_COLOR_DW1\t\t\t\t0x0000e219\n\n#define REG_A5XX_RB_CLEAR_COLOR_DW2\t\t\t\t0x0000e21a\n\n#define REG_A5XX_RB_CLEAR_COLOR_DW3\t\t\t\t0x0000e21b\n\n#define REG_A5XX_RB_CLEAR_CNTL\t\t\t\t\t0x0000e21c\n#define A5XX_RB_CLEAR_CNTL_FAST_CLEAR\t\t\t\t0x00000002\n#define A5XX_RB_CLEAR_CNTL_MSAA_RESOLVE\t\t\t\t0x00000004\n#define A5XX_RB_CLEAR_CNTL_MASK__MASK\t\t\t\t0x000000f0\n#define A5XX_RB_CLEAR_CNTL_MASK__SHIFT\t\t\t\t4\nstatic inline uint32_t A5XX_RB_CLEAR_CNTL_MASK(uint32_t val)\n{\n\treturn ((val) << A5XX_RB_CLEAR_CNTL_MASK__SHIFT) & A5XX_RB_CLEAR_CNTL_MASK__MASK;\n}\n\n#define REG_A5XX_RB_DEPTH_FLAG_BUFFER_BASE_LO\t\t\t0x0000e240\n\n#define REG_A5XX_RB_DEPTH_FLAG_BUFFER_BASE_HI\t\t\t0x0000e241\n\n#define REG_A5XX_RB_DEPTH_FLAG_BUFFER_PITCH\t\t\t0x0000e242\n\nstatic inline uint32_t REG_A5XX_RB_MRT_FLAG_BUFFER(uint32_t i0) { return 0x0000e243 + 0x4*i0; }\n\nstatic inline uint32_t REG_A5XX_RB_MRT_FLAG_BUFFER_ADDR_LO(uint32_t i0) { return 0x0000e243 + 0x4*i0; }\n\nstatic inline uint32_t REG_A5XX_RB_MRT_FLAG_BUFFER_ADDR_HI(uint32_t i0) { return 0x0000e244 + 0x4*i0; }\n\nstatic inline uint32_t REG_A5XX_RB_MRT_FLAG_BUFFER_PITCH(uint32_t i0) { return 0x0000e245 + 0x4*i0; }\n#define A5XX_RB_MRT_FLAG_BUFFER_PITCH__MASK\t\t\t0xffffffff\n#define A5XX_RB_MRT_FLAG_BUFFER_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_MRT_FLAG_BUFFER_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_MRT_FLAG_BUFFER_PITCH__SHIFT) & A5XX_RB_MRT_FLAG_BUFFER_PITCH__MASK;\n}\n\nstatic inline uint32_t REG_A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH(uint32_t i0) { return 0x0000e246 + 0x4*i0; }\n#define A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH__MASK\t\t0xffffffff\n#define A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH__SHIFT\t\t0\nstatic inline uint32_t A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH__SHIFT) & A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH__MASK;\n}\n\n#define REG_A5XX_RB_BLIT_FLAG_DST_LO\t\t\t\t0x0000e263\n\n#define REG_A5XX_RB_BLIT_FLAG_DST_HI\t\t\t\t0x0000e264\n\n#define REG_A5XX_RB_BLIT_FLAG_DST_PITCH\t\t\t\t0x0000e265\n#define A5XX_RB_BLIT_FLAG_DST_PITCH__MASK\t\t\t0xffffffff\n#define A5XX_RB_BLIT_FLAG_DST_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_BLIT_FLAG_DST_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_BLIT_FLAG_DST_PITCH__SHIFT) & A5XX_RB_BLIT_FLAG_DST_PITCH__MASK;\n}\n\n#define REG_A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH\t\t\t0x0000e266\n#define A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH__MASK\t\t\t0xffffffff\n#define A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH__SHIFT\t\t0\nstatic inline uint32_t A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH__SHIFT) & A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH__MASK;\n}\n\n#define REG_A5XX_RB_SAMPLE_COUNT_ADDR_LO\t\t\t0x0000e267\n\n#define REG_A5XX_RB_SAMPLE_COUNT_ADDR_HI\t\t\t0x0000e268\n\n#define REG_A5XX_VPC_CNTL_0\t\t\t\t\t0x0000e280\n#define A5XX_VPC_CNTL_0_STRIDE_IN_VPC__MASK\t\t\t0x0000007f\n#define A5XX_VPC_CNTL_0_STRIDE_IN_VPC__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_VPC_CNTL_0_STRIDE_IN_VPC(uint32_t val)\n{\n\treturn ((val) << A5XX_VPC_CNTL_0_STRIDE_IN_VPC__SHIFT) & A5XX_VPC_CNTL_0_STRIDE_IN_VPC__MASK;\n}\n#define A5XX_VPC_CNTL_0_VARYING\t\t\t\t\t0x00000800\n\nstatic inline uint32_t REG_A5XX_VPC_VARYING_INTERP(uint32_t i0) { return 0x0000e282 + 0x1*i0; }\n\nstatic inline uint32_t REG_A5XX_VPC_VARYING_INTERP_MODE(uint32_t i0) { return 0x0000e282 + 0x1*i0; }\n\nstatic inline uint32_t REG_A5XX_VPC_VARYING_PS_REPL(uint32_t i0) { return 0x0000e28a + 0x1*i0; }\n\nstatic inline uint32_t REG_A5XX_VPC_VARYING_PS_REPL_MODE(uint32_t i0) { return 0x0000e28a + 0x1*i0; }\n\n#define REG_A5XX_UNKNOWN_E292\t\t\t\t\t0x0000e292\n\n#define REG_A5XX_UNKNOWN_E293\t\t\t\t\t0x0000e293\n\nstatic inline uint32_t REG_A5XX_VPC_VAR(uint32_t i0) { return 0x0000e294 + 0x1*i0; }\n\nstatic inline uint32_t REG_A5XX_VPC_VAR_DISABLE(uint32_t i0) { return 0x0000e294 + 0x1*i0; }\n\n#define REG_A5XX_VPC_GS_SIV_CNTL\t\t\t\t0x0000e298\n\n#define REG_A5XX_VPC_CLIP_CNTL\t\t\t\t\t0x0000e29a\n#define A5XX_VPC_CLIP_CNTL_CLIP_MASK__MASK\t\t\t0x000000ff\n#define A5XX_VPC_CLIP_CNTL_CLIP_MASK__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_VPC_CLIP_CNTL_CLIP_MASK(uint32_t val)\n{\n\treturn ((val) << A5XX_VPC_CLIP_CNTL_CLIP_MASK__SHIFT) & A5XX_VPC_CLIP_CNTL_CLIP_MASK__MASK;\n}\n#define A5XX_VPC_CLIP_CNTL_CLIP_DIST_03_LOC__MASK\t\t0x0000ff00\n#define A5XX_VPC_CLIP_CNTL_CLIP_DIST_03_LOC__SHIFT\t\t8\nstatic inline uint32_t A5XX_VPC_CLIP_CNTL_CLIP_DIST_03_LOC(uint32_t val)\n{\n\treturn ((val) << A5XX_VPC_CLIP_CNTL_CLIP_DIST_03_LOC__SHIFT) & A5XX_VPC_CLIP_CNTL_CLIP_DIST_03_LOC__MASK;\n}\n#define A5XX_VPC_CLIP_CNTL_CLIP_DIST_47_LOC__MASK\t\t0x00ff0000\n#define A5XX_VPC_CLIP_CNTL_CLIP_DIST_47_LOC__SHIFT\t\t16\nstatic inline uint32_t A5XX_VPC_CLIP_CNTL_CLIP_DIST_47_LOC(uint32_t val)\n{\n\treturn ((val) << A5XX_VPC_CLIP_CNTL_CLIP_DIST_47_LOC__SHIFT) & A5XX_VPC_CLIP_CNTL_CLIP_DIST_47_LOC__MASK;\n}\n\n#define REG_A5XX_VPC_PACK\t\t\t\t\t0x0000e29d\n#define A5XX_VPC_PACK_NUMNONPOSVAR__MASK\t\t\t0x000000ff\n#define A5XX_VPC_PACK_NUMNONPOSVAR__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_VPC_PACK_NUMNONPOSVAR(uint32_t val)\n{\n\treturn ((val) << A5XX_VPC_PACK_NUMNONPOSVAR__SHIFT) & A5XX_VPC_PACK_NUMNONPOSVAR__MASK;\n}\n#define A5XX_VPC_PACK_PSIZELOC__MASK\t\t\t\t0x0000ff00\n#define A5XX_VPC_PACK_PSIZELOC__SHIFT\t\t\t\t8\nstatic inline uint32_t A5XX_VPC_PACK_PSIZELOC(uint32_t val)\n{\n\treturn ((val) << A5XX_VPC_PACK_PSIZELOC__SHIFT) & A5XX_VPC_PACK_PSIZELOC__MASK;\n}\n\n#define REG_A5XX_VPC_FS_PRIMITIVEID_CNTL\t\t\t0x0000e2a0\n\n#define REG_A5XX_VPC_SO_BUF_CNTL\t\t\t\t0x0000e2a1\n#define A5XX_VPC_SO_BUF_CNTL_BUF0\t\t\t\t0x00000001\n#define A5XX_VPC_SO_BUF_CNTL_BUF1\t\t\t\t0x00000008\n#define A5XX_VPC_SO_BUF_CNTL_BUF2\t\t\t\t0x00000040\n#define A5XX_VPC_SO_BUF_CNTL_BUF3\t\t\t\t0x00000200\n#define A5XX_VPC_SO_BUF_CNTL_ENABLE\t\t\t\t0x00008000\n\n#define REG_A5XX_VPC_SO_OVERRIDE\t\t\t\t0x0000e2a2\n#define A5XX_VPC_SO_OVERRIDE_SO_DISABLE\t\t\t\t0x00000001\n\n#define REG_A5XX_VPC_SO_CNTL\t\t\t\t\t0x0000e2a3\n#define A5XX_VPC_SO_CNTL_ENABLE\t\t\t\t\t0x00010000\n\n#define REG_A5XX_VPC_SO_PROG\t\t\t\t\t0x0000e2a4\n#define A5XX_VPC_SO_PROG_A_BUF__MASK\t\t\t\t0x00000003\n#define A5XX_VPC_SO_PROG_A_BUF__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_VPC_SO_PROG_A_BUF(uint32_t val)\n{\n\treturn ((val) << A5XX_VPC_SO_PROG_A_BUF__SHIFT) & A5XX_VPC_SO_PROG_A_BUF__MASK;\n}\n#define A5XX_VPC_SO_PROG_A_OFF__MASK\t\t\t\t0x000007fc\n#define A5XX_VPC_SO_PROG_A_OFF__SHIFT\t\t\t\t2\nstatic inline uint32_t A5XX_VPC_SO_PROG_A_OFF(uint32_t val)\n{\n\treturn ((val >> 2) << A5XX_VPC_SO_PROG_A_OFF__SHIFT) & A5XX_VPC_SO_PROG_A_OFF__MASK;\n}\n#define A5XX_VPC_SO_PROG_A_EN\t\t\t\t\t0x00000800\n#define A5XX_VPC_SO_PROG_B_BUF__MASK\t\t\t\t0x00003000\n#define A5XX_VPC_SO_PROG_B_BUF__SHIFT\t\t\t\t12\nstatic inline uint32_t A5XX_VPC_SO_PROG_B_BUF(uint32_t val)\n{\n\treturn ((val) << A5XX_VPC_SO_PROG_B_BUF__SHIFT) & A5XX_VPC_SO_PROG_B_BUF__MASK;\n}\n#define A5XX_VPC_SO_PROG_B_OFF__MASK\t\t\t\t0x007fc000\n#define A5XX_VPC_SO_PROG_B_OFF__SHIFT\t\t\t\t14\nstatic inline uint32_t A5XX_VPC_SO_PROG_B_OFF(uint32_t val)\n{\n\treturn ((val >> 2) << A5XX_VPC_SO_PROG_B_OFF__SHIFT) & A5XX_VPC_SO_PROG_B_OFF__MASK;\n}\n#define A5XX_VPC_SO_PROG_B_EN\t\t\t\t\t0x00800000\n\nstatic inline uint32_t REG_A5XX_VPC_SO(uint32_t i0) { return 0x0000e2a7 + 0x7*i0; }\n\nstatic inline uint32_t REG_A5XX_VPC_SO_BUFFER_BASE_LO(uint32_t i0) { return 0x0000e2a7 + 0x7*i0; }\n\nstatic inline uint32_t REG_A5XX_VPC_SO_BUFFER_BASE_HI(uint32_t i0) { return 0x0000e2a8 + 0x7*i0; }\n\nstatic inline uint32_t REG_A5XX_VPC_SO_BUFFER_SIZE(uint32_t i0) { return 0x0000e2a9 + 0x7*i0; }\n\nstatic inline uint32_t REG_A5XX_VPC_SO_NCOMP(uint32_t i0) { return 0x0000e2aa + 0x7*i0; }\n\nstatic inline uint32_t REG_A5XX_VPC_SO_BUFFER_OFFSET(uint32_t i0) { return 0x0000e2ab + 0x7*i0; }\n\nstatic inline uint32_t REG_A5XX_VPC_SO_FLUSH_BASE_LO(uint32_t i0) { return 0x0000e2ac + 0x7*i0; }\n\nstatic inline uint32_t REG_A5XX_VPC_SO_FLUSH_BASE_HI(uint32_t i0) { return 0x0000e2ad + 0x7*i0; }\n\n#define REG_A5XX_PC_PRIMITIVE_CNTL\t\t\t\t0x0000e384\n#define A5XX_PC_PRIMITIVE_CNTL_STRIDE_IN_VPC__MASK\t\t0x0000007f\n#define A5XX_PC_PRIMITIVE_CNTL_STRIDE_IN_VPC__SHIFT\t\t0\nstatic inline uint32_t A5XX_PC_PRIMITIVE_CNTL_STRIDE_IN_VPC(uint32_t val)\n{\n\treturn ((val) << A5XX_PC_PRIMITIVE_CNTL_STRIDE_IN_VPC__SHIFT) & A5XX_PC_PRIMITIVE_CNTL_STRIDE_IN_VPC__MASK;\n}\n#define A5XX_PC_PRIMITIVE_CNTL_PRIMITIVE_RESTART\t\t0x00000100\n#define A5XX_PC_PRIMITIVE_CNTL_COUNT_PRIMITIVES\t\t\t0x00000200\n#define A5XX_PC_PRIMITIVE_CNTL_PROVOKING_VTX_LAST\t\t0x00000400\n\n#define REG_A5XX_PC_PRIM_VTX_CNTL\t\t\t\t0x0000e385\n#define A5XX_PC_PRIM_VTX_CNTL_PSIZE\t\t\t\t0x00000800\n\n#define REG_A5XX_PC_RASTER_CNTL\t\t\t\t\t0x0000e388\n#define A5XX_PC_RASTER_CNTL_POLYMODE_FRONT_PTYPE__MASK\t\t0x00000007\n#define A5XX_PC_RASTER_CNTL_POLYMODE_FRONT_PTYPE__SHIFT\t\t0\nstatic inline uint32_t A5XX_PC_RASTER_CNTL_POLYMODE_FRONT_PTYPE(enum adreno_pa_su_sc_draw val)\n{\n\treturn ((val) << A5XX_PC_RASTER_CNTL_POLYMODE_FRONT_PTYPE__SHIFT) & A5XX_PC_RASTER_CNTL_POLYMODE_FRONT_PTYPE__MASK;\n}\n#define A5XX_PC_RASTER_CNTL_POLYMODE_BACK_PTYPE__MASK\t\t0x00000038\n#define A5XX_PC_RASTER_CNTL_POLYMODE_BACK_PTYPE__SHIFT\t\t3\nstatic inline uint32_t A5XX_PC_RASTER_CNTL_POLYMODE_BACK_PTYPE(enum adreno_pa_su_sc_draw val)\n{\n\treturn ((val) << A5XX_PC_RASTER_CNTL_POLYMODE_BACK_PTYPE__SHIFT) & A5XX_PC_RASTER_CNTL_POLYMODE_BACK_PTYPE__MASK;\n}\n#define A5XX_PC_RASTER_CNTL_POLYMODE_ENABLE\t\t\t0x00000040\n\n#define REG_A5XX_PC_CLIP_CNTL\t\t\t\t\t0x0000e389\n#define A5XX_PC_CLIP_CNTL_CLIP_MASK__MASK\t\t\t0x000000ff\n#define A5XX_PC_CLIP_CNTL_CLIP_MASK__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_PC_CLIP_CNTL_CLIP_MASK(uint32_t val)\n{\n\treturn ((val) << A5XX_PC_CLIP_CNTL_CLIP_MASK__SHIFT) & A5XX_PC_CLIP_CNTL_CLIP_MASK__MASK;\n}\n\n#define REG_A5XX_PC_RESTART_INDEX\t\t\t\t0x0000e38c\n\n#define REG_A5XX_PC_GS_LAYERED\t\t\t\t\t0x0000e38d\n\n#define REG_A5XX_PC_GS_PARAM\t\t\t\t\t0x0000e38e\n#define A5XX_PC_GS_PARAM_MAX_VERTICES__MASK\t\t\t0x000003ff\n#define A5XX_PC_GS_PARAM_MAX_VERTICES__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_PC_GS_PARAM_MAX_VERTICES(uint32_t val)\n{\n\treturn ((val) << A5XX_PC_GS_PARAM_MAX_VERTICES__SHIFT) & A5XX_PC_GS_PARAM_MAX_VERTICES__MASK;\n}\n#define A5XX_PC_GS_PARAM_INVOCATIONS__MASK\t\t\t0x0000f800\n#define A5XX_PC_GS_PARAM_INVOCATIONS__SHIFT\t\t\t11\nstatic inline uint32_t A5XX_PC_GS_PARAM_INVOCATIONS(uint32_t val)\n{\n\treturn ((val) << A5XX_PC_GS_PARAM_INVOCATIONS__SHIFT) & A5XX_PC_GS_PARAM_INVOCATIONS__MASK;\n}\n#define A5XX_PC_GS_PARAM_PRIMTYPE__MASK\t\t\t\t0x01800000\n#define A5XX_PC_GS_PARAM_PRIMTYPE__SHIFT\t\t\t23\nstatic inline uint32_t A5XX_PC_GS_PARAM_PRIMTYPE(enum adreno_pa_su_sc_draw val)\n{\n\treturn ((val) << A5XX_PC_GS_PARAM_PRIMTYPE__SHIFT) & A5XX_PC_GS_PARAM_PRIMTYPE__MASK;\n}\n\n#define REG_A5XX_PC_HS_PARAM\t\t\t\t\t0x0000e38f\n#define A5XX_PC_HS_PARAM_VERTICES_OUT__MASK\t\t\t0x0000003f\n#define A5XX_PC_HS_PARAM_VERTICES_OUT__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_PC_HS_PARAM_VERTICES_OUT(uint32_t val)\n{\n\treturn ((val) << A5XX_PC_HS_PARAM_VERTICES_OUT__SHIFT) & A5XX_PC_HS_PARAM_VERTICES_OUT__MASK;\n}\n#define A5XX_PC_HS_PARAM_SPACING__MASK\t\t\t\t0x00600000\n#define A5XX_PC_HS_PARAM_SPACING__SHIFT\t\t\t\t21\nstatic inline uint32_t A5XX_PC_HS_PARAM_SPACING(enum a4xx_tess_spacing val)\n{\n\treturn ((val) << A5XX_PC_HS_PARAM_SPACING__SHIFT) & A5XX_PC_HS_PARAM_SPACING__MASK;\n}\n#define A5XX_PC_HS_PARAM_CW\t\t\t\t\t0x00800000\n#define A5XX_PC_HS_PARAM_CONNECTED\t\t\t\t0x01000000\n\n#define REG_A5XX_PC_POWER_CNTL\t\t\t\t\t0x0000e3b0\n\n#define REG_A5XX_VFD_CONTROL_0\t\t\t\t\t0x0000e400\n#define A5XX_VFD_CONTROL_0_VTXCNT__MASK\t\t\t\t0x0000003f\n#define A5XX_VFD_CONTROL_0_VTXCNT__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_VFD_CONTROL_0_VTXCNT(uint32_t val)\n{\n\treturn ((val) << A5XX_VFD_CONTROL_0_VTXCNT__SHIFT) & A5XX_VFD_CONTROL_0_VTXCNT__MASK;\n}\n\n#define REG_A5XX_VFD_CONTROL_1\t\t\t\t\t0x0000e401\n#define A5XX_VFD_CONTROL_1_REGID4VTX__MASK\t\t\t0x000000ff\n#define A5XX_VFD_CONTROL_1_REGID4VTX__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_VFD_CONTROL_1_REGID4VTX(uint32_t val)\n{\n\treturn ((val) << A5XX_VFD_CONTROL_1_REGID4VTX__SHIFT) & A5XX_VFD_CONTROL_1_REGID4VTX__MASK;\n}\n#define A5XX_VFD_CONTROL_1_REGID4INST__MASK\t\t\t0x0000ff00\n#define A5XX_VFD_CONTROL_1_REGID4INST__SHIFT\t\t\t8\nstatic inline uint32_t A5XX_VFD_CONTROL_1_REGID4INST(uint32_t val)\n{\n\treturn ((val) << A5XX_VFD_CONTROL_1_REGID4INST__SHIFT) & A5XX_VFD_CONTROL_1_REGID4INST__MASK;\n}\n#define A5XX_VFD_CONTROL_1_REGID4PRIMID__MASK\t\t\t0x00ff0000\n#define A5XX_VFD_CONTROL_1_REGID4PRIMID__SHIFT\t\t\t16\nstatic inline uint32_t A5XX_VFD_CONTROL_1_REGID4PRIMID(uint32_t val)\n{\n\treturn ((val) << A5XX_VFD_CONTROL_1_REGID4PRIMID__SHIFT) & A5XX_VFD_CONTROL_1_REGID4PRIMID__MASK;\n}\n\n#define REG_A5XX_VFD_CONTROL_2\t\t\t\t\t0x0000e402\n#define A5XX_VFD_CONTROL_2_REGID_PATCHID__MASK\t\t\t0x000000ff\n#define A5XX_VFD_CONTROL_2_REGID_PATCHID__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_VFD_CONTROL_2_REGID_PATCHID(uint32_t val)\n{\n\treturn ((val) << A5XX_VFD_CONTROL_2_REGID_PATCHID__SHIFT) & A5XX_VFD_CONTROL_2_REGID_PATCHID__MASK;\n}\n\n#define REG_A5XX_VFD_CONTROL_3\t\t\t\t\t0x0000e403\n#define A5XX_VFD_CONTROL_3_REGID_PATCHID__MASK\t\t\t0x0000ff00\n#define A5XX_VFD_CONTROL_3_REGID_PATCHID__SHIFT\t\t\t8\nstatic inline uint32_t A5XX_VFD_CONTROL_3_REGID_PATCHID(uint32_t val)\n{\n\treturn ((val) << A5XX_VFD_CONTROL_3_REGID_PATCHID__SHIFT) & A5XX_VFD_CONTROL_3_REGID_PATCHID__MASK;\n}\n#define A5XX_VFD_CONTROL_3_REGID_TESSX__MASK\t\t\t0x00ff0000\n#define A5XX_VFD_CONTROL_3_REGID_TESSX__SHIFT\t\t\t16\nstatic inline uint32_t A5XX_VFD_CONTROL_3_REGID_TESSX(uint32_t val)\n{\n\treturn ((val) << A5XX_VFD_CONTROL_3_REGID_TESSX__SHIFT) & A5XX_VFD_CONTROL_3_REGID_TESSX__MASK;\n}\n#define A5XX_VFD_CONTROL_3_REGID_TESSY__MASK\t\t\t0xff000000\n#define A5XX_VFD_CONTROL_3_REGID_TESSY__SHIFT\t\t\t24\nstatic inline uint32_t A5XX_VFD_CONTROL_3_REGID_TESSY(uint32_t val)\n{\n\treturn ((val) << A5XX_VFD_CONTROL_3_REGID_TESSY__SHIFT) & A5XX_VFD_CONTROL_3_REGID_TESSY__MASK;\n}\n\n#define REG_A5XX_VFD_CONTROL_4\t\t\t\t\t0x0000e404\n\n#define REG_A5XX_VFD_CONTROL_5\t\t\t\t\t0x0000e405\n\n#define REG_A5XX_VFD_INDEX_OFFSET\t\t\t\t0x0000e408\n\n#define REG_A5XX_VFD_INSTANCE_START_OFFSET\t\t\t0x0000e409\n\nstatic inline uint32_t REG_A5XX_VFD_FETCH(uint32_t i0) { return 0x0000e40a + 0x4*i0; }\n\nstatic inline uint32_t REG_A5XX_VFD_FETCH_BASE_LO(uint32_t i0) { return 0x0000e40a + 0x4*i0; }\n\nstatic inline uint32_t REG_A5XX_VFD_FETCH_BASE_HI(uint32_t i0) { return 0x0000e40b + 0x4*i0; }\n\nstatic inline uint32_t REG_A5XX_VFD_FETCH_SIZE(uint32_t i0) { return 0x0000e40c + 0x4*i0; }\n\nstatic inline uint32_t REG_A5XX_VFD_FETCH_STRIDE(uint32_t i0) { return 0x0000e40d + 0x4*i0; }\n\nstatic inline uint32_t REG_A5XX_VFD_DECODE(uint32_t i0) { return 0x0000e48a + 0x2*i0; }\n\nstatic inline uint32_t REG_A5XX_VFD_DECODE_INSTR(uint32_t i0) { return 0x0000e48a + 0x2*i0; }\n#define A5XX_VFD_DECODE_INSTR_IDX__MASK\t\t\t\t0x0000001f\n#define A5XX_VFD_DECODE_INSTR_IDX__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_VFD_DECODE_INSTR_IDX(uint32_t val)\n{\n\treturn ((val) << A5XX_VFD_DECODE_INSTR_IDX__SHIFT) & A5XX_VFD_DECODE_INSTR_IDX__MASK;\n}\n#define A5XX_VFD_DECODE_INSTR_INSTANCED\t\t\t\t0x00020000\n#define A5XX_VFD_DECODE_INSTR_FORMAT__MASK\t\t\t0x0ff00000\n#define A5XX_VFD_DECODE_INSTR_FORMAT__SHIFT\t\t\t20\nstatic inline uint32_t A5XX_VFD_DECODE_INSTR_FORMAT(enum a5xx_vtx_fmt val)\n{\n\treturn ((val) << A5XX_VFD_DECODE_INSTR_FORMAT__SHIFT) & A5XX_VFD_DECODE_INSTR_FORMAT__MASK;\n}\n#define A5XX_VFD_DECODE_INSTR_SWAP__MASK\t\t\t0x30000000\n#define A5XX_VFD_DECODE_INSTR_SWAP__SHIFT\t\t\t28\nstatic inline uint32_t A5XX_VFD_DECODE_INSTR_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A5XX_VFD_DECODE_INSTR_SWAP__SHIFT) & A5XX_VFD_DECODE_INSTR_SWAP__MASK;\n}\n#define A5XX_VFD_DECODE_INSTR_UNK30\t\t\t\t0x40000000\n#define A5XX_VFD_DECODE_INSTR_FLOAT\t\t\t\t0x80000000\n\nstatic inline uint32_t REG_A5XX_VFD_DECODE_STEP_RATE(uint32_t i0) { return 0x0000e48b + 0x2*i0; }\n\nstatic inline uint32_t REG_A5XX_VFD_DEST_CNTL(uint32_t i0) { return 0x0000e4ca + 0x1*i0; }\n\nstatic inline uint32_t REG_A5XX_VFD_DEST_CNTL_INSTR(uint32_t i0) { return 0x0000e4ca + 0x1*i0; }\n#define A5XX_VFD_DEST_CNTL_INSTR_WRITEMASK__MASK\t\t0x0000000f\n#define A5XX_VFD_DEST_CNTL_INSTR_WRITEMASK__SHIFT\t\t0\nstatic inline uint32_t A5XX_VFD_DEST_CNTL_INSTR_WRITEMASK(uint32_t val)\n{\n\treturn ((val) << A5XX_VFD_DEST_CNTL_INSTR_WRITEMASK__SHIFT) & A5XX_VFD_DEST_CNTL_INSTR_WRITEMASK__MASK;\n}\n#define A5XX_VFD_DEST_CNTL_INSTR_REGID__MASK\t\t\t0x00000ff0\n#define A5XX_VFD_DEST_CNTL_INSTR_REGID__SHIFT\t\t\t4\nstatic inline uint32_t A5XX_VFD_DEST_CNTL_INSTR_REGID(uint32_t val)\n{\n\treturn ((val) << A5XX_VFD_DEST_CNTL_INSTR_REGID__SHIFT) & A5XX_VFD_DEST_CNTL_INSTR_REGID__MASK;\n}\n\n#define REG_A5XX_VFD_POWER_CNTL\t\t\t\t\t0x0000e4f0\n\n#define REG_A5XX_SP_SP_CNTL\t\t\t\t\t0x0000e580\n\n#define REG_A5XX_SP_VS_CONFIG\t\t\t\t\t0x0000e584\n#define A5XX_SP_VS_CONFIG_ENABLED\t\t\t\t0x00000001\n#define A5XX_SP_VS_CONFIG_CONSTOBJECTOFFSET__MASK\t\t0x000000fe\n#define A5XX_SP_VS_CONFIG_CONSTOBJECTOFFSET__SHIFT\t\t1\nstatic inline uint32_t A5XX_SP_VS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_VS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_VS_CONFIG_CONSTOBJECTOFFSET__MASK;\n}\n#define A5XX_SP_VS_CONFIG_SHADEROBJOFFSET__MASK\t\t\t0x00007f00\n#define A5XX_SP_VS_CONFIG_SHADEROBJOFFSET__SHIFT\t\t8\nstatic inline uint32_t A5XX_SP_VS_CONFIG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_VS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_VS_CONFIG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A5XX_SP_FS_CONFIG\t\t\t\t\t0x0000e585\n#define A5XX_SP_FS_CONFIG_ENABLED\t\t\t\t0x00000001\n#define A5XX_SP_FS_CONFIG_CONSTOBJECTOFFSET__MASK\t\t0x000000fe\n#define A5XX_SP_FS_CONFIG_CONSTOBJECTOFFSET__SHIFT\t\t1\nstatic inline uint32_t A5XX_SP_FS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_FS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_FS_CONFIG_CONSTOBJECTOFFSET__MASK;\n}\n#define A5XX_SP_FS_CONFIG_SHADEROBJOFFSET__MASK\t\t\t0x00007f00\n#define A5XX_SP_FS_CONFIG_SHADEROBJOFFSET__SHIFT\t\t8\nstatic inline uint32_t A5XX_SP_FS_CONFIG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_FS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_FS_CONFIG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A5XX_SP_HS_CONFIG\t\t\t\t\t0x0000e586\n#define A5XX_SP_HS_CONFIG_ENABLED\t\t\t\t0x00000001\n#define A5XX_SP_HS_CONFIG_CONSTOBJECTOFFSET__MASK\t\t0x000000fe\n#define A5XX_SP_HS_CONFIG_CONSTOBJECTOFFSET__SHIFT\t\t1\nstatic inline uint32_t A5XX_SP_HS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_HS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_HS_CONFIG_CONSTOBJECTOFFSET__MASK;\n}\n#define A5XX_SP_HS_CONFIG_SHADEROBJOFFSET__MASK\t\t\t0x00007f00\n#define A5XX_SP_HS_CONFIG_SHADEROBJOFFSET__SHIFT\t\t8\nstatic inline uint32_t A5XX_SP_HS_CONFIG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_HS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_HS_CONFIG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A5XX_SP_DS_CONFIG\t\t\t\t\t0x0000e587\n#define A5XX_SP_DS_CONFIG_ENABLED\t\t\t\t0x00000001\n#define A5XX_SP_DS_CONFIG_CONSTOBJECTOFFSET__MASK\t\t0x000000fe\n#define A5XX_SP_DS_CONFIG_CONSTOBJECTOFFSET__SHIFT\t\t1\nstatic inline uint32_t A5XX_SP_DS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_DS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_DS_CONFIG_CONSTOBJECTOFFSET__MASK;\n}\n#define A5XX_SP_DS_CONFIG_SHADEROBJOFFSET__MASK\t\t\t0x00007f00\n#define A5XX_SP_DS_CONFIG_SHADEROBJOFFSET__SHIFT\t\t8\nstatic inline uint32_t A5XX_SP_DS_CONFIG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_DS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_DS_CONFIG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A5XX_SP_GS_CONFIG\t\t\t\t\t0x0000e588\n#define A5XX_SP_GS_CONFIG_ENABLED\t\t\t\t0x00000001\n#define A5XX_SP_GS_CONFIG_CONSTOBJECTOFFSET__MASK\t\t0x000000fe\n#define A5XX_SP_GS_CONFIG_CONSTOBJECTOFFSET__SHIFT\t\t1\nstatic inline uint32_t A5XX_SP_GS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_GS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_GS_CONFIG_CONSTOBJECTOFFSET__MASK;\n}\n#define A5XX_SP_GS_CONFIG_SHADEROBJOFFSET__MASK\t\t\t0x00007f00\n#define A5XX_SP_GS_CONFIG_SHADEROBJOFFSET__SHIFT\t\t8\nstatic inline uint32_t A5XX_SP_GS_CONFIG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_GS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_GS_CONFIG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A5XX_SP_CS_CONFIG\t\t\t\t\t0x0000e589\n#define A5XX_SP_CS_CONFIG_ENABLED\t\t\t\t0x00000001\n#define A5XX_SP_CS_CONFIG_CONSTOBJECTOFFSET__MASK\t\t0x000000fe\n#define A5XX_SP_CS_CONFIG_CONSTOBJECTOFFSET__SHIFT\t\t1\nstatic inline uint32_t A5XX_SP_CS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_CS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_CS_CONFIG_CONSTOBJECTOFFSET__MASK;\n}\n#define A5XX_SP_CS_CONFIG_SHADEROBJOFFSET__MASK\t\t\t0x00007f00\n#define A5XX_SP_CS_CONFIG_SHADEROBJOFFSET__SHIFT\t\t8\nstatic inline uint32_t A5XX_SP_CS_CONFIG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_CS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_CS_CONFIG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A5XX_SP_VS_CONFIG_MAX_CONST\t\t\t\t0x0000e58a\n\n#define REG_A5XX_SP_FS_CONFIG_MAX_CONST\t\t\t\t0x0000e58b\n\n#define REG_A5XX_SP_VS_CTRL_REG0\t\t\t\t0x0000e590\n#define A5XX_SP_VS_CTRL_REG0_BUFFER\t\t\t\t0x00000004\n#define A5XX_SP_VS_CTRL_REG0_THREADSIZE__MASK\t\t\t0x00000008\n#define A5XX_SP_VS_CTRL_REG0_THREADSIZE__SHIFT\t\t\t3\nstatic inline uint32_t A5XX_SP_VS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A5XX_SP_VS_CTRL_REG0_THREADSIZE__SHIFT) & A5XX_SP_VS_CTRL_REG0_THREADSIZE__MASK;\n}\n#define A5XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x000003f0\n#define A5XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t4\nstatic inline uint32_t A5XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A5XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A5XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x0000fc00\n#define A5XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t10\nstatic inline uint32_t A5XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A5XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A5XX_SP_VS_CTRL_REG0_VARYING\t\t\t\t0x00010000\n#define A5XX_SP_VS_CTRL_REG0_PIXLODENABLE\t\t\t0x00100000\n#define A5XX_SP_VS_CTRL_REG0_BRANCHSTACK__MASK\t\t\t0xfe000000\n#define A5XX_SP_VS_CTRL_REG0_BRANCHSTACK__SHIFT\t\t\t25\nstatic inline uint32_t A5XX_SP_VS_CTRL_REG0_BRANCHSTACK(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_VS_CTRL_REG0_BRANCHSTACK__SHIFT) & A5XX_SP_VS_CTRL_REG0_BRANCHSTACK__MASK;\n}\n\n#define REG_A5XX_SP_PRIMITIVE_CNTL\t\t\t\t0x0000e592\n#define A5XX_SP_PRIMITIVE_CNTL_VSOUT__MASK\t\t\t0x0000001f\n#define A5XX_SP_PRIMITIVE_CNTL_VSOUT__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_SP_PRIMITIVE_CNTL_VSOUT(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_PRIMITIVE_CNTL_VSOUT__SHIFT) & A5XX_SP_PRIMITIVE_CNTL_VSOUT__MASK;\n}\n\nstatic inline uint32_t REG_A5XX_SP_VS_OUT(uint32_t i0) { return 0x0000e593 + 0x1*i0; }\n\nstatic inline uint32_t REG_A5XX_SP_VS_OUT_REG(uint32_t i0) { return 0x0000e593 + 0x1*i0; }\n#define A5XX_SP_VS_OUT_REG_A_REGID__MASK\t\t\t0x000000ff\n#define A5XX_SP_VS_OUT_REG_A_REGID__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_SP_VS_OUT_REG_A_REGID(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_VS_OUT_REG_A_REGID__SHIFT) & A5XX_SP_VS_OUT_REG_A_REGID__MASK;\n}\n#define A5XX_SP_VS_OUT_REG_A_COMPMASK__MASK\t\t\t0x00000f00\n#define A5XX_SP_VS_OUT_REG_A_COMPMASK__SHIFT\t\t\t8\nstatic inline uint32_t A5XX_SP_VS_OUT_REG_A_COMPMASK(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_VS_OUT_REG_A_COMPMASK__SHIFT) & A5XX_SP_VS_OUT_REG_A_COMPMASK__MASK;\n}\n#define A5XX_SP_VS_OUT_REG_B_REGID__MASK\t\t\t0x00ff0000\n#define A5XX_SP_VS_OUT_REG_B_REGID__SHIFT\t\t\t16\nstatic inline uint32_t A5XX_SP_VS_OUT_REG_B_REGID(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_VS_OUT_REG_B_REGID__SHIFT) & A5XX_SP_VS_OUT_REG_B_REGID__MASK;\n}\n#define A5XX_SP_VS_OUT_REG_B_COMPMASK__MASK\t\t\t0x0f000000\n#define A5XX_SP_VS_OUT_REG_B_COMPMASK__SHIFT\t\t\t24\nstatic inline uint32_t A5XX_SP_VS_OUT_REG_B_COMPMASK(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_VS_OUT_REG_B_COMPMASK__SHIFT) & A5XX_SP_VS_OUT_REG_B_COMPMASK__MASK;\n}\n\nstatic inline uint32_t REG_A5XX_SP_VS_VPC_DST(uint32_t i0) { return 0x0000e5a3 + 0x1*i0; }\n\nstatic inline uint32_t REG_A5XX_SP_VS_VPC_DST_REG(uint32_t i0) { return 0x0000e5a3 + 0x1*i0; }\n#define A5XX_SP_VS_VPC_DST_REG_OUTLOC0__MASK\t\t\t0x000000ff\n#define A5XX_SP_VS_VPC_DST_REG_OUTLOC0__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_SP_VS_VPC_DST_REG_OUTLOC0(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_VS_VPC_DST_REG_OUTLOC0__SHIFT) & A5XX_SP_VS_VPC_DST_REG_OUTLOC0__MASK;\n}\n#define A5XX_SP_VS_VPC_DST_REG_OUTLOC1__MASK\t\t\t0x0000ff00\n#define A5XX_SP_VS_VPC_DST_REG_OUTLOC1__SHIFT\t\t\t8\nstatic inline uint32_t A5XX_SP_VS_VPC_DST_REG_OUTLOC1(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_VS_VPC_DST_REG_OUTLOC1__SHIFT) & A5XX_SP_VS_VPC_DST_REG_OUTLOC1__MASK;\n}\n#define A5XX_SP_VS_VPC_DST_REG_OUTLOC2__MASK\t\t\t0x00ff0000\n#define A5XX_SP_VS_VPC_DST_REG_OUTLOC2__SHIFT\t\t\t16\nstatic inline uint32_t A5XX_SP_VS_VPC_DST_REG_OUTLOC2(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_VS_VPC_DST_REG_OUTLOC2__SHIFT) & A5XX_SP_VS_VPC_DST_REG_OUTLOC2__MASK;\n}\n#define A5XX_SP_VS_VPC_DST_REG_OUTLOC3__MASK\t\t\t0xff000000\n#define A5XX_SP_VS_VPC_DST_REG_OUTLOC3__SHIFT\t\t\t24\nstatic inline uint32_t A5XX_SP_VS_VPC_DST_REG_OUTLOC3(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_VS_VPC_DST_REG_OUTLOC3__SHIFT) & A5XX_SP_VS_VPC_DST_REG_OUTLOC3__MASK;\n}\n\n#define REG_A5XX_UNKNOWN_E5AB\t\t\t\t\t0x0000e5ab\n\n#define REG_A5XX_SP_VS_OBJ_START_LO\t\t\t\t0x0000e5ac\n\n#define REG_A5XX_SP_VS_OBJ_START_HI\t\t\t\t0x0000e5ad\n\n#define REG_A5XX_SP_FS_CTRL_REG0\t\t\t\t0x0000e5c0\n#define A5XX_SP_FS_CTRL_REG0_BUFFER\t\t\t\t0x00000004\n#define A5XX_SP_FS_CTRL_REG0_THREADSIZE__MASK\t\t\t0x00000008\n#define A5XX_SP_FS_CTRL_REG0_THREADSIZE__SHIFT\t\t\t3\nstatic inline uint32_t A5XX_SP_FS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A5XX_SP_FS_CTRL_REG0_THREADSIZE__SHIFT) & A5XX_SP_FS_CTRL_REG0_THREADSIZE__MASK;\n}\n#define A5XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x000003f0\n#define A5XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t4\nstatic inline uint32_t A5XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A5XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A5XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x0000fc00\n#define A5XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t10\nstatic inline uint32_t A5XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A5XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A5XX_SP_FS_CTRL_REG0_VARYING\t\t\t\t0x00010000\n#define A5XX_SP_FS_CTRL_REG0_PIXLODENABLE\t\t\t0x00100000\n#define A5XX_SP_FS_CTRL_REG0_BRANCHSTACK__MASK\t\t\t0xfe000000\n#define A5XX_SP_FS_CTRL_REG0_BRANCHSTACK__SHIFT\t\t\t25\nstatic inline uint32_t A5XX_SP_FS_CTRL_REG0_BRANCHSTACK(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_FS_CTRL_REG0_BRANCHSTACK__SHIFT) & A5XX_SP_FS_CTRL_REG0_BRANCHSTACK__MASK;\n}\n\n#define REG_A5XX_UNKNOWN_E5C2\t\t\t\t\t0x0000e5c2\n\n#define REG_A5XX_SP_FS_OBJ_START_LO\t\t\t\t0x0000e5c3\n\n#define REG_A5XX_SP_FS_OBJ_START_HI\t\t\t\t0x0000e5c4\n\n#define REG_A5XX_SP_BLEND_CNTL\t\t\t\t\t0x0000e5c9\n#define A5XX_SP_BLEND_CNTL_ENABLE_BLEND__MASK\t\t\t0x000000ff\n#define A5XX_SP_BLEND_CNTL_ENABLE_BLEND__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_SP_BLEND_CNTL_ENABLE_BLEND(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_BLEND_CNTL_ENABLE_BLEND__SHIFT) & A5XX_SP_BLEND_CNTL_ENABLE_BLEND__MASK;\n}\n#define A5XX_SP_BLEND_CNTL_UNK8\t\t\t\t\t0x00000100\n#define A5XX_SP_BLEND_CNTL_ALPHA_TO_COVERAGE\t\t\t0x00000400\n\n#define REG_A5XX_SP_FS_OUTPUT_CNTL\t\t\t\t0x0000e5ca\n#define A5XX_SP_FS_OUTPUT_CNTL_MRT__MASK\t\t\t0x0000000f\n#define A5XX_SP_FS_OUTPUT_CNTL_MRT__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_SP_FS_OUTPUT_CNTL_MRT(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_FS_OUTPUT_CNTL_MRT__SHIFT) & A5XX_SP_FS_OUTPUT_CNTL_MRT__MASK;\n}\n#define A5XX_SP_FS_OUTPUT_CNTL_DEPTH_REGID__MASK\t\t0x00001fe0\n#define A5XX_SP_FS_OUTPUT_CNTL_DEPTH_REGID__SHIFT\t\t5\nstatic inline uint32_t A5XX_SP_FS_OUTPUT_CNTL_DEPTH_REGID(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_FS_OUTPUT_CNTL_DEPTH_REGID__SHIFT) & A5XX_SP_FS_OUTPUT_CNTL_DEPTH_REGID__MASK;\n}\n#define A5XX_SP_FS_OUTPUT_CNTL_SAMPLEMASK_REGID__MASK\t\t0x001fe000\n#define A5XX_SP_FS_OUTPUT_CNTL_SAMPLEMASK_REGID__SHIFT\t\t13\nstatic inline uint32_t A5XX_SP_FS_OUTPUT_CNTL_SAMPLEMASK_REGID(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_FS_OUTPUT_CNTL_SAMPLEMASK_REGID__SHIFT) & A5XX_SP_FS_OUTPUT_CNTL_SAMPLEMASK_REGID__MASK;\n}\n\nstatic inline uint32_t REG_A5XX_SP_FS_OUTPUT(uint32_t i0) { return 0x0000e5cb + 0x1*i0; }\n\nstatic inline uint32_t REG_A5XX_SP_FS_OUTPUT_REG(uint32_t i0) { return 0x0000e5cb + 0x1*i0; }\n#define A5XX_SP_FS_OUTPUT_REG_REGID__MASK\t\t\t0x000000ff\n#define A5XX_SP_FS_OUTPUT_REG_REGID__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_SP_FS_OUTPUT_REG_REGID(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_FS_OUTPUT_REG_REGID__SHIFT) & A5XX_SP_FS_OUTPUT_REG_REGID__MASK;\n}\n#define A5XX_SP_FS_OUTPUT_REG_HALF_PRECISION\t\t\t0x00000100\n\nstatic inline uint32_t REG_A5XX_SP_FS_MRT(uint32_t i0) { return 0x0000e5d3 + 0x1*i0; }\n\nstatic inline uint32_t REG_A5XX_SP_FS_MRT_REG(uint32_t i0) { return 0x0000e5d3 + 0x1*i0; }\n#define A5XX_SP_FS_MRT_REG_COLOR_FORMAT__MASK\t\t\t0x000000ff\n#define A5XX_SP_FS_MRT_REG_COLOR_FORMAT__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_SP_FS_MRT_REG_COLOR_FORMAT(enum a5xx_color_fmt val)\n{\n\treturn ((val) << A5XX_SP_FS_MRT_REG_COLOR_FORMAT__SHIFT) & A5XX_SP_FS_MRT_REG_COLOR_FORMAT__MASK;\n}\n#define A5XX_SP_FS_MRT_REG_COLOR_SINT\t\t\t\t0x00000100\n#define A5XX_SP_FS_MRT_REG_COLOR_UINT\t\t\t\t0x00000200\n#define A5XX_SP_FS_MRT_REG_COLOR_SRGB\t\t\t\t0x00000400\n\n#define REG_A5XX_UNKNOWN_E5DB\t\t\t\t\t0x0000e5db\n\n#define REG_A5XX_SP_CS_CTRL_REG0\t\t\t\t0x0000e5f0\n#define A5XX_SP_CS_CTRL_REG0_BUFFER\t\t\t\t0x00000004\n#define A5XX_SP_CS_CTRL_REG0_THREADSIZE__MASK\t\t\t0x00000008\n#define A5XX_SP_CS_CTRL_REG0_THREADSIZE__SHIFT\t\t\t3\nstatic inline uint32_t A5XX_SP_CS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A5XX_SP_CS_CTRL_REG0_THREADSIZE__SHIFT) & A5XX_SP_CS_CTRL_REG0_THREADSIZE__MASK;\n}\n#define A5XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x000003f0\n#define A5XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t4\nstatic inline uint32_t A5XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A5XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A5XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x0000fc00\n#define A5XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t10\nstatic inline uint32_t A5XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A5XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A5XX_SP_CS_CTRL_REG0_VARYING\t\t\t\t0x00010000\n#define A5XX_SP_CS_CTRL_REG0_PIXLODENABLE\t\t\t0x00100000\n#define A5XX_SP_CS_CTRL_REG0_BRANCHSTACK__MASK\t\t\t0xfe000000\n#define A5XX_SP_CS_CTRL_REG0_BRANCHSTACK__SHIFT\t\t\t25\nstatic inline uint32_t A5XX_SP_CS_CTRL_REG0_BRANCHSTACK(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_CS_CTRL_REG0_BRANCHSTACK__SHIFT) & A5XX_SP_CS_CTRL_REG0_BRANCHSTACK__MASK;\n}\n\n#define REG_A5XX_UNKNOWN_E5F2\t\t\t\t\t0x0000e5f2\n\n#define REG_A5XX_SP_CS_OBJ_START_LO\t\t\t\t0x0000e5f3\n\n#define REG_A5XX_SP_CS_OBJ_START_HI\t\t\t\t0x0000e5f4\n\n#define REG_A5XX_SP_HS_CTRL_REG0\t\t\t\t0x0000e600\n#define A5XX_SP_HS_CTRL_REG0_BUFFER\t\t\t\t0x00000004\n#define A5XX_SP_HS_CTRL_REG0_THREADSIZE__MASK\t\t\t0x00000008\n#define A5XX_SP_HS_CTRL_REG0_THREADSIZE__SHIFT\t\t\t3\nstatic inline uint32_t A5XX_SP_HS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A5XX_SP_HS_CTRL_REG0_THREADSIZE__SHIFT) & A5XX_SP_HS_CTRL_REG0_THREADSIZE__MASK;\n}\n#define A5XX_SP_HS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x000003f0\n#define A5XX_SP_HS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t4\nstatic inline uint32_t A5XX_SP_HS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_HS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A5XX_SP_HS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A5XX_SP_HS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x0000fc00\n#define A5XX_SP_HS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t10\nstatic inline uint32_t A5XX_SP_HS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_HS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A5XX_SP_HS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A5XX_SP_HS_CTRL_REG0_VARYING\t\t\t\t0x00010000\n#define A5XX_SP_HS_CTRL_REG0_PIXLODENABLE\t\t\t0x00100000\n#define A5XX_SP_HS_CTRL_REG0_BRANCHSTACK__MASK\t\t\t0xfe000000\n#define A5XX_SP_HS_CTRL_REG0_BRANCHSTACK__SHIFT\t\t\t25\nstatic inline uint32_t A5XX_SP_HS_CTRL_REG0_BRANCHSTACK(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_HS_CTRL_REG0_BRANCHSTACK__SHIFT) & A5XX_SP_HS_CTRL_REG0_BRANCHSTACK__MASK;\n}\n\n#define REG_A5XX_UNKNOWN_E602\t\t\t\t\t0x0000e602\n\n#define REG_A5XX_SP_HS_OBJ_START_LO\t\t\t\t0x0000e603\n\n#define REG_A5XX_SP_HS_OBJ_START_HI\t\t\t\t0x0000e604\n\n#define REG_A5XX_SP_DS_CTRL_REG0\t\t\t\t0x0000e610\n#define A5XX_SP_DS_CTRL_REG0_BUFFER\t\t\t\t0x00000004\n#define A5XX_SP_DS_CTRL_REG0_THREADSIZE__MASK\t\t\t0x00000008\n#define A5XX_SP_DS_CTRL_REG0_THREADSIZE__SHIFT\t\t\t3\nstatic inline uint32_t A5XX_SP_DS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A5XX_SP_DS_CTRL_REG0_THREADSIZE__SHIFT) & A5XX_SP_DS_CTRL_REG0_THREADSIZE__MASK;\n}\n#define A5XX_SP_DS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x000003f0\n#define A5XX_SP_DS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t4\nstatic inline uint32_t A5XX_SP_DS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_DS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A5XX_SP_DS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A5XX_SP_DS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x0000fc00\n#define A5XX_SP_DS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t10\nstatic inline uint32_t A5XX_SP_DS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_DS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A5XX_SP_DS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A5XX_SP_DS_CTRL_REG0_VARYING\t\t\t\t0x00010000\n#define A5XX_SP_DS_CTRL_REG0_PIXLODENABLE\t\t\t0x00100000\n#define A5XX_SP_DS_CTRL_REG0_BRANCHSTACK__MASK\t\t\t0xfe000000\n#define A5XX_SP_DS_CTRL_REG0_BRANCHSTACK__SHIFT\t\t\t25\nstatic inline uint32_t A5XX_SP_DS_CTRL_REG0_BRANCHSTACK(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_DS_CTRL_REG0_BRANCHSTACK__SHIFT) & A5XX_SP_DS_CTRL_REG0_BRANCHSTACK__MASK;\n}\n\n#define REG_A5XX_UNKNOWN_E62B\t\t\t\t\t0x0000e62b\n\n#define REG_A5XX_SP_DS_OBJ_START_LO\t\t\t\t0x0000e62c\n\n#define REG_A5XX_SP_DS_OBJ_START_HI\t\t\t\t0x0000e62d\n\n#define REG_A5XX_SP_GS_CTRL_REG0\t\t\t\t0x0000e640\n#define A5XX_SP_GS_CTRL_REG0_BUFFER\t\t\t\t0x00000004\n#define A5XX_SP_GS_CTRL_REG0_THREADSIZE__MASK\t\t\t0x00000008\n#define A5XX_SP_GS_CTRL_REG0_THREADSIZE__SHIFT\t\t\t3\nstatic inline uint32_t A5XX_SP_GS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A5XX_SP_GS_CTRL_REG0_THREADSIZE__SHIFT) & A5XX_SP_GS_CTRL_REG0_THREADSIZE__MASK;\n}\n#define A5XX_SP_GS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x000003f0\n#define A5XX_SP_GS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t4\nstatic inline uint32_t A5XX_SP_GS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_GS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A5XX_SP_GS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A5XX_SP_GS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x0000fc00\n#define A5XX_SP_GS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t10\nstatic inline uint32_t A5XX_SP_GS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_GS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A5XX_SP_GS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A5XX_SP_GS_CTRL_REG0_VARYING\t\t\t\t0x00010000\n#define A5XX_SP_GS_CTRL_REG0_PIXLODENABLE\t\t\t0x00100000\n#define A5XX_SP_GS_CTRL_REG0_BRANCHSTACK__MASK\t\t\t0xfe000000\n#define A5XX_SP_GS_CTRL_REG0_BRANCHSTACK__SHIFT\t\t\t25\nstatic inline uint32_t A5XX_SP_GS_CTRL_REG0_BRANCHSTACK(uint32_t val)\n{\n\treturn ((val) << A5XX_SP_GS_CTRL_REG0_BRANCHSTACK__SHIFT) & A5XX_SP_GS_CTRL_REG0_BRANCHSTACK__MASK;\n}\n\n#define REG_A5XX_UNKNOWN_E65B\t\t\t\t\t0x0000e65b\n\n#define REG_A5XX_SP_GS_OBJ_START_LO\t\t\t\t0x0000e65c\n\n#define REG_A5XX_SP_GS_OBJ_START_HI\t\t\t\t0x0000e65d\n\n#define REG_A5XX_TPL1_TP_RAS_MSAA_CNTL\t\t\t\t0x0000e704\n#define A5XX_TPL1_TP_RAS_MSAA_CNTL_SAMPLES__MASK\t\t0x00000003\n#define A5XX_TPL1_TP_RAS_MSAA_CNTL_SAMPLES__SHIFT\t\t0\nstatic inline uint32_t A5XX_TPL1_TP_RAS_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A5XX_TPL1_TP_RAS_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_TPL1_TP_RAS_MSAA_CNTL_SAMPLES__MASK;\n}\n\n#define REG_A5XX_TPL1_TP_DEST_MSAA_CNTL\t\t\t\t0x0000e705\n#define A5XX_TPL1_TP_DEST_MSAA_CNTL_SAMPLES__MASK\t\t0x00000003\n#define A5XX_TPL1_TP_DEST_MSAA_CNTL_SAMPLES__SHIFT\t\t0\nstatic inline uint32_t A5XX_TPL1_TP_DEST_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A5XX_TPL1_TP_DEST_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_TPL1_TP_DEST_MSAA_CNTL_SAMPLES__MASK;\n}\n#define A5XX_TPL1_TP_DEST_MSAA_CNTL_MSAA_DISABLE\t\t0x00000004\n\n#define REG_A5XX_TPL1_TP_BORDER_COLOR_BASE_ADDR_LO\t\t0x0000e706\n\n#define REG_A5XX_TPL1_TP_BORDER_COLOR_BASE_ADDR_HI\t\t0x0000e707\n\n#define REG_A5XX_TPL1_VS_TEX_COUNT\t\t\t\t0x0000e700\n\n#define REG_A5XX_TPL1_HS_TEX_COUNT\t\t\t\t0x0000e701\n\n#define REG_A5XX_TPL1_DS_TEX_COUNT\t\t\t\t0x0000e702\n\n#define REG_A5XX_TPL1_GS_TEX_COUNT\t\t\t\t0x0000e703\n\n#define REG_A5XX_TPL1_VS_TEX_SAMP_LO\t\t\t\t0x0000e722\n\n#define REG_A5XX_TPL1_VS_TEX_SAMP_HI\t\t\t\t0x0000e723\n\n#define REG_A5XX_TPL1_HS_TEX_SAMP_LO\t\t\t\t0x0000e724\n\n#define REG_A5XX_TPL1_HS_TEX_SAMP_HI\t\t\t\t0x0000e725\n\n#define REG_A5XX_TPL1_DS_TEX_SAMP_LO\t\t\t\t0x0000e726\n\n#define REG_A5XX_TPL1_DS_TEX_SAMP_HI\t\t\t\t0x0000e727\n\n#define REG_A5XX_TPL1_GS_TEX_SAMP_LO\t\t\t\t0x0000e728\n\n#define REG_A5XX_TPL1_GS_TEX_SAMP_HI\t\t\t\t0x0000e729\n\n#define REG_A5XX_TPL1_VS_TEX_CONST_LO\t\t\t\t0x0000e72a\n\n#define REG_A5XX_TPL1_VS_TEX_CONST_HI\t\t\t\t0x0000e72b\n\n#define REG_A5XX_TPL1_HS_TEX_CONST_LO\t\t\t\t0x0000e72c\n\n#define REG_A5XX_TPL1_HS_TEX_CONST_HI\t\t\t\t0x0000e72d\n\n#define REG_A5XX_TPL1_DS_TEX_CONST_LO\t\t\t\t0x0000e72e\n\n#define REG_A5XX_TPL1_DS_TEX_CONST_HI\t\t\t\t0x0000e72f\n\n#define REG_A5XX_TPL1_GS_TEX_CONST_LO\t\t\t\t0x0000e730\n\n#define REG_A5XX_TPL1_GS_TEX_CONST_HI\t\t\t\t0x0000e731\n\n#define REG_A5XX_TPL1_FS_TEX_COUNT\t\t\t\t0x0000e750\n\n#define REG_A5XX_TPL1_CS_TEX_COUNT\t\t\t\t0x0000e751\n\n#define REG_A5XX_TPL1_FS_TEX_SAMP_LO\t\t\t\t0x0000e75a\n\n#define REG_A5XX_TPL1_FS_TEX_SAMP_HI\t\t\t\t0x0000e75b\n\n#define REG_A5XX_TPL1_CS_TEX_SAMP_LO\t\t\t\t0x0000e75c\n\n#define REG_A5XX_TPL1_CS_TEX_SAMP_HI\t\t\t\t0x0000e75d\n\n#define REG_A5XX_TPL1_FS_TEX_CONST_LO\t\t\t\t0x0000e75e\n\n#define REG_A5XX_TPL1_FS_TEX_CONST_HI\t\t\t\t0x0000e75f\n\n#define REG_A5XX_TPL1_CS_TEX_CONST_LO\t\t\t\t0x0000e760\n\n#define REG_A5XX_TPL1_CS_TEX_CONST_HI\t\t\t\t0x0000e761\n\n#define REG_A5XX_TPL1_TP_FS_ROTATION_CNTL\t\t\t0x0000e764\n\n#define REG_A5XX_HLSQ_CONTROL_0_REG\t\t\t\t0x0000e784\n#define A5XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE__MASK\t\t0x00000001\n#define A5XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE__SHIFT\t\t0\nstatic inline uint32_t A5XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A5XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE__SHIFT) & A5XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE__MASK;\n}\n#define A5XX_HLSQ_CONTROL_0_REG_CSTHREADSIZE__MASK\t\t0x00000004\n#define A5XX_HLSQ_CONTROL_0_REG_CSTHREADSIZE__SHIFT\t\t2\nstatic inline uint32_t A5XX_HLSQ_CONTROL_0_REG_CSTHREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A5XX_HLSQ_CONTROL_0_REG_CSTHREADSIZE__SHIFT) & A5XX_HLSQ_CONTROL_0_REG_CSTHREADSIZE__MASK;\n}\n\n#define REG_A5XX_HLSQ_CONTROL_1_REG\t\t\t\t0x0000e785\n#define A5XX_HLSQ_CONTROL_1_REG_PRIMALLOCTHRESHOLD__MASK\t0x0000003f\n#define A5XX_HLSQ_CONTROL_1_REG_PRIMALLOCTHRESHOLD__SHIFT\t0\nstatic inline uint32_t A5XX_HLSQ_CONTROL_1_REG_PRIMALLOCTHRESHOLD(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CONTROL_1_REG_PRIMALLOCTHRESHOLD__SHIFT) & A5XX_HLSQ_CONTROL_1_REG_PRIMALLOCTHRESHOLD__MASK;\n}\n\n#define REG_A5XX_HLSQ_CONTROL_2_REG\t\t\t\t0x0000e786\n#define A5XX_HLSQ_CONTROL_2_REG_FACEREGID__MASK\t\t\t0x000000ff\n#define A5XX_HLSQ_CONTROL_2_REG_FACEREGID__SHIFT\t\t0\nstatic inline uint32_t A5XX_HLSQ_CONTROL_2_REG_FACEREGID(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CONTROL_2_REG_FACEREGID__SHIFT) & A5XX_HLSQ_CONTROL_2_REG_FACEREGID__MASK;\n}\n#define A5XX_HLSQ_CONTROL_2_REG_SAMPLEID__MASK\t\t\t0x0000ff00\n#define A5XX_HLSQ_CONTROL_2_REG_SAMPLEID__SHIFT\t\t\t8\nstatic inline uint32_t A5XX_HLSQ_CONTROL_2_REG_SAMPLEID(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CONTROL_2_REG_SAMPLEID__SHIFT) & A5XX_HLSQ_CONTROL_2_REG_SAMPLEID__MASK;\n}\n#define A5XX_HLSQ_CONTROL_2_REG_SAMPLEMASK__MASK\t\t0x00ff0000\n#define A5XX_HLSQ_CONTROL_2_REG_SAMPLEMASK__SHIFT\t\t16\nstatic inline uint32_t A5XX_HLSQ_CONTROL_2_REG_SAMPLEMASK(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CONTROL_2_REG_SAMPLEMASK__SHIFT) & A5XX_HLSQ_CONTROL_2_REG_SAMPLEMASK__MASK;\n}\n#define A5XX_HLSQ_CONTROL_2_REG_CENTERRHW__MASK\t\t\t0xff000000\n#define A5XX_HLSQ_CONTROL_2_REG_CENTERRHW__SHIFT\t\t24\nstatic inline uint32_t A5XX_HLSQ_CONTROL_2_REG_CENTERRHW(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CONTROL_2_REG_CENTERRHW__SHIFT) & A5XX_HLSQ_CONTROL_2_REG_CENTERRHW__MASK;\n}\n\n#define REG_A5XX_HLSQ_CONTROL_3_REG\t\t\t\t0x0000e787\n#define A5XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL__MASK\t\t0x000000ff\n#define A5XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL__SHIFT\t\t0\nstatic inline uint32_t A5XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL__SHIFT) & A5XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL__MASK;\n}\n#define A5XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL__MASK\t\t0x0000ff00\n#define A5XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL__SHIFT\t\t8\nstatic inline uint32_t A5XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL__SHIFT) & A5XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL__MASK;\n}\n#define A5XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID__MASK\t\t0x00ff0000\n#define A5XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID__SHIFT\t16\nstatic inline uint32_t A5XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID__SHIFT) & A5XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID__MASK;\n}\n#define A5XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID__MASK\t0xff000000\n#define A5XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID__SHIFT\t24\nstatic inline uint32_t A5XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID__SHIFT) & A5XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID__MASK;\n}\n\n#define REG_A5XX_HLSQ_CONTROL_4_REG\t\t\t\t0x0000e788\n#define A5XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE__MASK\t\t0x000000ff\n#define A5XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE__SHIFT\t\t0\nstatic inline uint32_t A5XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE__SHIFT) & A5XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE__MASK;\n}\n#define A5XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE__MASK\t\t0x0000ff00\n#define A5XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE__SHIFT\t\t8\nstatic inline uint32_t A5XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE__SHIFT) & A5XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE__MASK;\n}\n#define A5XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__MASK\t\t0x00ff0000\n#define A5XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__SHIFT\t\t16\nstatic inline uint32_t A5XX_HLSQ_CONTROL_4_REG_XYCOORDREGID(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__SHIFT) & A5XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__MASK;\n}\n#define A5XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__MASK\t\t0xff000000\n#define A5XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__SHIFT\t\t24\nstatic inline uint32_t A5XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__SHIFT) & A5XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__MASK;\n}\n\n#define REG_A5XX_HLSQ_UPDATE_CNTL\t\t\t\t0x0000e78a\n\n#define REG_A5XX_HLSQ_VS_CONFIG\t\t\t\t\t0x0000e78b\n#define A5XX_HLSQ_VS_CONFIG_ENABLED\t\t\t\t0x00000001\n#define A5XX_HLSQ_VS_CONFIG_CONSTOBJECTOFFSET__MASK\t\t0x000000fe\n#define A5XX_HLSQ_VS_CONFIG_CONSTOBJECTOFFSET__SHIFT\t\t1\nstatic inline uint32_t A5XX_HLSQ_VS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_VS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_VS_CONFIG_CONSTOBJECTOFFSET__MASK;\n}\n#define A5XX_HLSQ_VS_CONFIG_SHADEROBJOFFSET__MASK\t\t0x00007f00\n#define A5XX_HLSQ_VS_CONFIG_SHADEROBJOFFSET__SHIFT\t\t8\nstatic inline uint32_t A5XX_HLSQ_VS_CONFIG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_VS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_VS_CONFIG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A5XX_HLSQ_FS_CONFIG\t\t\t\t\t0x0000e78c\n#define A5XX_HLSQ_FS_CONFIG_ENABLED\t\t\t\t0x00000001\n#define A5XX_HLSQ_FS_CONFIG_CONSTOBJECTOFFSET__MASK\t\t0x000000fe\n#define A5XX_HLSQ_FS_CONFIG_CONSTOBJECTOFFSET__SHIFT\t\t1\nstatic inline uint32_t A5XX_HLSQ_FS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_FS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_FS_CONFIG_CONSTOBJECTOFFSET__MASK;\n}\n#define A5XX_HLSQ_FS_CONFIG_SHADEROBJOFFSET__MASK\t\t0x00007f00\n#define A5XX_HLSQ_FS_CONFIG_SHADEROBJOFFSET__SHIFT\t\t8\nstatic inline uint32_t A5XX_HLSQ_FS_CONFIG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_FS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_FS_CONFIG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A5XX_HLSQ_HS_CONFIG\t\t\t\t\t0x0000e78d\n#define A5XX_HLSQ_HS_CONFIG_ENABLED\t\t\t\t0x00000001\n#define A5XX_HLSQ_HS_CONFIG_CONSTOBJECTOFFSET__MASK\t\t0x000000fe\n#define A5XX_HLSQ_HS_CONFIG_CONSTOBJECTOFFSET__SHIFT\t\t1\nstatic inline uint32_t A5XX_HLSQ_HS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_HS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_HS_CONFIG_CONSTOBJECTOFFSET__MASK;\n}\n#define A5XX_HLSQ_HS_CONFIG_SHADEROBJOFFSET__MASK\t\t0x00007f00\n#define A5XX_HLSQ_HS_CONFIG_SHADEROBJOFFSET__SHIFT\t\t8\nstatic inline uint32_t A5XX_HLSQ_HS_CONFIG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_HS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_HS_CONFIG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A5XX_HLSQ_DS_CONFIG\t\t\t\t\t0x0000e78e\n#define A5XX_HLSQ_DS_CONFIG_ENABLED\t\t\t\t0x00000001\n#define A5XX_HLSQ_DS_CONFIG_CONSTOBJECTOFFSET__MASK\t\t0x000000fe\n#define A5XX_HLSQ_DS_CONFIG_CONSTOBJECTOFFSET__SHIFT\t\t1\nstatic inline uint32_t A5XX_HLSQ_DS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_DS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_DS_CONFIG_CONSTOBJECTOFFSET__MASK;\n}\n#define A5XX_HLSQ_DS_CONFIG_SHADEROBJOFFSET__MASK\t\t0x00007f00\n#define A5XX_HLSQ_DS_CONFIG_SHADEROBJOFFSET__SHIFT\t\t8\nstatic inline uint32_t A5XX_HLSQ_DS_CONFIG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_DS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_DS_CONFIG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A5XX_HLSQ_GS_CONFIG\t\t\t\t\t0x0000e78f\n#define A5XX_HLSQ_GS_CONFIG_ENABLED\t\t\t\t0x00000001\n#define A5XX_HLSQ_GS_CONFIG_CONSTOBJECTOFFSET__MASK\t\t0x000000fe\n#define A5XX_HLSQ_GS_CONFIG_CONSTOBJECTOFFSET__SHIFT\t\t1\nstatic inline uint32_t A5XX_HLSQ_GS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_GS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_GS_CONFIG_CONSTOBJECTOFFSET__MASK;\n}\n#define A5XX_HLSQ_GS_CONFIG_SHADEROBJOFFSET__MASK\t\t0x00007f00\n#define A5XX_HLSQ_GS_CONFIG_SHADEROBJOFFSET__SHIFT\t\t8\nstatic inline uint32_t A5XX_HLSQ_GS_CONFIG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_GS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_GS_CONFIG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A5XX_HLSQ_CS_CONFIG\t\t\t\t\t0x0000e790\n#define A5XX_HLSQ_CS_CONFIG_ENABLED\t\t\t\t0x00000001\n#define A5XX_HLSQ_CS_CONFIG_CONSTOBJECTOFFSET__MASK\t\t0x000000fe\n#define A5XX_HLSQ_CS_CONFIG_CONSTOBJECTOFFSET__SHIFT\t\t1\nstatic inline uint32_t A5XX_HLSQ_CS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_CS_CONFIG_CONSTOBJECTOFFSET__MASK;\n}\n#define A5XX_HLSQ_CS_CONFIG_SHADEROBJOFFSET__MASK\t\t0x00007f00\n#define A5XX_HLSQ_CS_CONFIG_SHADEROBJOFFSET__SHIFT\t\t8\nstatic inline uint32_t A5XX_HLSQ_CS_CONFIG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_CS_CONFIG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A5XX_HLSQ_VS_CNTL\t\t\t\t\t0x0000e791\n#define A5XX_HLSQ_VS_CNTL_SSBO_ENABLE\t\t\t\t0x00000001\n#define A5XX_HLSQ_VS_CNTL_INSTRLEN__MASK\t\t\t0xfffffffe\n#define A5XX_HLSQ_VS_CNTL_INSTRLEN__SHIFT\t\t\t1\nstatic inline uint32_t A5XX_HLSQ_VS_CNTL_INSTRLEN(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_VS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_VS_CNTL_INSTRLEN__MASK;\n}\n\n#define REG_A5XX_HLSQ_FS_CNTL\t\t\t\t\t0x0000e792\n#define A5XX_HLSQ_FS_CNTL_SSBO_ENABLE\t\t\t\t0x00000001\n#define A5XX_HLSQ_FS_CNTL_INSTRLEN__MASK\t\t\t0xfffffffe\n#define A5XX_HLSQ_FS_CNTL_INSTRLEN__SHIFT\t\t\t1\nstatic inline uint32_t A5XX_HLSQ_FS_CNTL_INSTRLEN(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_FS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_FS_CNTL_INSTRLEN__MASK;\n}\n\n#define REG_A5XX_HLSQ_HS_CNTL\t\t\t\t\t0x0000e793\n#define A5XX_HLSQ_HS_CNTL_SSBO_ENABLE\t\t\t\t0x00000001\n#define A5XX_HLSQ_HS_CNTL_INSTRLEN__MASK\t\t\t0xfffffffe\n#define A5XX_HLSQ_HS_CNTL_INSTRLEN__SHIFT\t\t\t1\nstatic inline uint32_t A5XX_HLSQ_HS_CNTL_INSTRLEN(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_HS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_HS_CNTL_INSTRLEN__MASK;\n}\n\n#define REG_A5XX_HLSQ_DS_CNTL\t\t\t\t\t0x0000e794\n#define A5XX_HLSQ_DS_CNTL_SSBO_ENABLE\t\t\t\t0x00000001\n#define A5XX_HLSQ_DS_CNTL_INSTRLEN__MASK\t\t\t0xfffffffe\n#define A5XX_HLSQ_DS_CNTL_INSTRLEN__SHIFT\t\t\t1\nstatic inline uint32_t A5XX_HLSQ_DS_CNTL_INSTRLEN(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_DS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_DS_CNTL_INSTRLEN__MASK;\n}\n\n#define REG_A5XX_HLSQ_GS_CNTL\t\t\t\t\t0x0000e795\n#define A5XX_HLSQ_GS_CNTL_SSBO_ENABLE\t\t\t\t0x00000001\n#define A5XX_HLSQ_GS_CNTL_INSTRLEN__MASK\t\t\t0xfffffffe\n#define A5XX_HLSQ_GS_CNTL_INSTRLEN__SHIFT\t\t\t1\nstatic inline uint32_t A5XX_HLSQ_GS_CNTL_INSTRLEN(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_GS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_GS_CNTL_INSTRLEN__MASK;\n}\n\n#define REG_A5XX_HLSQ_CS_CNTL\t\t\t\t\t0x0000e796\n#define A5XX_HLSQ_CS_CNTL_SSBO_ENABLE\t\t\t\t0x00000001\n#define A5XX_HLSQ_CS_CNTL_INSTRLEN__MASK\t\t\t0xfffffffe\n#define A5XX_HLSQ_CS_CNTL_INSTRLEN__SHIFT\t\t\t1\nstatic inline uint32_t A5XX_HLSQ_CS_CNTL_INSTRLEN(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_CS_CNTL_INSTRLEN__MASK;\n}\n\n#define REG_A5XX_HLSQ_CS_KERNEL_GROUP_X\t\t\t\t0x0000e7b9\n\n#define REG_A5XX_HLSQ_CS_KERNEL_GROUP_Y\t\t\t\t0x0000e7ba\n\n#define REG_A5XX_HLSQ_CS_KERNEL_GROUP_Z\t\t\t\t0x0000e7bb\n\n#define REG_A5XX_HLSQ_CS_NDRANGE_0\t\t\t\t0x0000e7b0\n#define A5XX_HLSQ_CS_NDRANGE_0_KERNELDIM__MASK\t\t\t0x00000003\n#define A5XX_HLSQ_CS_NDRANGE_0_KERNELDIM__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_HLSQ_CS_NDRANGE_0_KERNELDIM(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_NDRANGE_0_KERNELDIM__SHIFT) & A5XX_HLSQ_CS_NDRANGE_0_KERNELDIM__MASK;\n}\n#define A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEX__MASK\t\t\t0x00000ffc\n#define A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEX__SHIFT\t\t2\nstatic inline uint32_t A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEX(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEX__SHIFT) & A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEX__MASK;\n}\n#define A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEY__MASK\t\t\t0x003ff000\n#define A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEY__SHIFT\t\t12\nstatic inline uint32_t A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEY(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEY__SHIFT) & A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEY__MASK;\n}\n#define A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEZ__MASK\t\t\t0xffc00000\n#define A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEZ__SHIFT\t\t22\nstatic inline uint32_t A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEZ(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEZ__SHIFT) & A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEZ__MASK;\n}\n\n#define REG_A5XX_HLSQ_CS_NDRANGE_1\t\t\t\t0x0000e7b1\n#define A5XX_HLSQ_CS_NDRANGE_1_GLOBALSIZE_X__MASK\t\t0xffffffff\n#define A5XX_HLSQ_CS_NDRANGE_1_GLOBALSIZE_X__SHIFT\t\t0\nstatic inline uint32_t A5XX_HLSQ_CS_NDRANGE_1_GLOBALSIZE_X(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_NDRANGE_1_GLOBALSIZE_X__SHIFT) & A5XX_HLSQ_CS_NDRANGE_1_GLOBALSIZE_X__MASK;\n}\n\n#define REG_A5XX_HLSQ_CS_NDRANGE_2\t\t\t\t0x0000e7b2\n#define A5XX_HLSQ_CS_NDRANGE_2_GLOBALOFF_X__MASK\t\t0xffffffff\n#define A5XX_HLSQ_CS_NDRANGE_2_GLOBALOFF_X__SHIFT\t\t0\nstatic inline uint32_t A5XX_HLSQ_CS_NDRANGE_2_GLOBALOFF_X(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_NDRANGE_2_GLOBALOFF_X__SHIFT) & A5XX_HLSQ_CS_NDRANGE_2_GLOBALOFF_X__MASK;\n}\n\n#define REG_A5XX_HLSQ_CS_NDRANGE_3\t\t\t\t0x0000e7b3\n#define A5XX_HLSQ_CS_NDRANGE_3_GLOBALSIZE_Y__MASK\t\t0xffffffff\n#define A5XX_HLSQ_CS_NDRANGE_3_GLOBALSIZE_Y__SHIFT\t\t0\nstatic inline uint32_t A5XX_HLSQ_CS_NDRANGE_3_GLOBALSIZE_Y(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_NDRANGE_3_GLOBALSIZE_Y__SHIFT) & A5XX_HLSQ_CS_NDRANGE_3_GLOBALSIZE_Y__MASK;\n}\n\n#define REG_A5XX_HLSQ_CS_NDRANGE_4\t\t\t\t0x0000e7b4\n#define A5XX_HLSQ_CS_NDRANGE_4_GLOBALOFF_Y__MASK\t\t0xffffffff\n#define A5XX_HLSQ_CS_NDRANGE_4_GLOBALOFF_Y__SHIFT\t\t0\nstatic inline uint32_t A5XX_HLSQ_CS_NDRANGE_4_GLOBALOFF_Y(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_NDRANGE_4_GLOBALOFF_Y__SHIFT) & A5XX_HLSQ_CS_NDRANGE_4_GLOBALOFF_Y__MASK;\n}\n\n#define REG_A5XX_HLSQ_CS_NDRANGE_5\t\t\t\t0x0000e7b5\n#define A5XX_HLSQ_CS_NDRANGE_5_GLOBALSIZE_Z__MASK\t\t0xffffffff\n#define A5XX_HLSQ_CS_NDRANGE_5_GLOBALSIZE_Z__SHIFT\t\t0\nstatic inline uint32_t A5XX_HLSQ_CS_NDRANGE_5_GLOBALSIZE_Z(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_NDRANGE_5_GLOBALSIZE_Z__SHIFT) & A5XX_HLSQ_CS_NDRANGE_5_GLOBALSIZE_Z__MASK;\n}\n\n#define REG_A5XX_HLSQ_CS_NDRANGE_6\t\t\t\t0x0000e7b6\n#define A5XX_HLSQ_CS_NDRANGE_6_GLOBALOFF_Z__MASK\t\t0xffffffff\n#define A5XX_HLSQ_CS_NDRANGE_6_GLOBALOFF_Z__SHIFT\t\t0\nstatic inline uint32_t A5XX_HLSQ_CS_NDRANGE_6_GLOBALOFF_Z(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_NDRANGE_6_GLOBALOFF_Z__SHIFT) & A5XX_HLSQ_CS_NDRANGE_6_GLOBALOFF_Z__MASK;\n}\n\n#define REG_A5XX_HLSQ_CS_CNTL_0\t\t\t\t\t0x0000e7b7\n#define A5XX_HLSQ_CS_CNTL_0_WGIDCONSTID__MASK\t\t\t0x000000ff\n#define A5XX_HLSQ_CS_CNTL_0_WGIDCONSTID__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_HLSQ_CS_CNTL_0_WGIDCONSTID(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_CNTL_0_WGIDCONSTID__SHIFT) & A5XX_HLSQ_CS_CNTL_0_WGIDCONSTID__MASK;\n}\n#define A5XX_HLSQ_CS_CNTL_0_UNK0__MASK\t\t\t\t0x0000ff00\n#define A5XX_HLSQ_CS_CNTL_0_UNK0__SHIFT\t\t\t\t8\nstatic inline uint32_t A5XX_HLSQ_CS_CNTL_0_UNK0(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_CNTL_0_UNK0__SHIFT) & A5XX_HLSQ_CS_CNTL_0_UNK0__MASK;\n}\n#define A5XX_HLSQ_CS_CNTL_0_UNK1__MASK\t\t\t\t0x00ff0000\n#define A5XX_HLSQ_CS_CNTL_0_UNK1__SHIFT\t\t\t\t16\nstatic inline uint32_t A5XX_HLSQ_CS_CNTL_0_UNK1(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_CNTL_0_UNK1__SHIFT) & A5XX_HLSQ_CS_CNTL_0_UNK1__MASK;\n}\n#define A5XX_HLSQ_CS_CNTL_0_LOCALIDREGID__MASK\t\t\t0xff000000\n#define A5XX_HLSQ_CS_CNTL_0_LOCALIDREGID__SHIFT\t\t\t24\nstatic inline uint32_t A5XX_HLSQ_CS_CNTL_0_LOCALIDREGID(uint32_t val)\n{\n\treturn ((val) << A5XX_HLSQ_CS_CNTL_0_LOCALIDREGID__SHIFT) & A5XX_HLSQ_CS_CNTL_0_LOCALIDREGID__MASK;\n}\n\n#define REG_A5XX_HLSQ_CS_CNTL_1\t\t\t\t\t0x0000e7b8\n\n#define REG_A5XX_UNKNOWN_E7C0\t\t\t\t\t0x0000e7c0\n\n#define REG_A5XX_HLSQ_VS_CONSTLEN\t\t\t\t0x0000e7c3\n\n#define REG_A5XX_HLSQ_VS_INSTRLEN\t\t\t\t0x0000e7c4\n\n#define REG_A5XX_UNKNOWN_E7C5\t\t\t\t\t0x0000e7c5\n\n#define REG_A5XX_HLSQ_HS_CONSTLEN\t\t\t\t0x0000e7c8\n\n#define REG_A5XX_HLSQ_HS_INSTRLEN\t\t\t\t0x0000e7c9\n\n#define REG_A5XX_UNKNOWN_E7CA\t\t\t\t\t0x0000e7ca\n\n#define REG_A5XX_HLSQ_DS_CONSTLEN\t\t\t\t0x0000e7cd\n\n#define REG_A5XX_HLSQ_DS_INSTRLEN\t\t\t\t0x0000e7ce\n\n#define REG_A5XX_UNKNOWN_E7CF\t\t\t\t\t0x0000e7cf\n\n#define REG_A5XX_HLSQ_GS_CONSTLEN\t\t\t\t0x0000e7d2\n\n#define REG_A5XX_HLSQ_GS_INSTRLEN\t\t\t\t0x0000e7d3\n\n#define REG_A5XX_UNKNOWN_E7D4\t\t\t\t\t0x0000e7d4\n\n#define REG_A5XX_HLSQ_FS_CONSTLEN\t\t\t\t0x0000e7d7\n\n#define REG_A5XX_HLSQ_FS_INSTRLEN\t\t\t\t0x0000e7d8\n\n#define REG_A5XX_UNKNOWN_E7D9\t\t\t\t\t0x0000e7d9\n\n#define REG_A5XX_HLSQ_CS_CONSTLEN\t\t\t\t0x0000e7dc\n\n#define REG_A5XX_HLSQ_CS_INSTRLEN\t\t\t\t0x0000e7dd\n\n#define REG_A5XX_RB_2D_BLIT_CNTL\t\t\t\t0x00002100\n\n#define REG_A5XX_RB_2D_SRC_SOLID_DW0\t\t\t\t0x00002101\n\n#define REG_A5XX_RB_2D_SRC_SOLID_DW1\t\t\t\t0x00002102\n\n#define REG_A5XX_RB_2D_SRC_SOLID_DW2\t\t\t\t0x00002103\n\n#define REG_A5XX_RB_2D_SRC_SOLID_DW3\t\t\t\t0x00002104\n\n#define REG_A5XX_RB_2D_SRC_INFO\t\t\t\t\t0x00002107\n#define A5XX_RB_2D_SRC_INFO_COLOR_FORMAT__MASK\t\t\t0x000000ff\n#define A5XX_RB_2D_SRC_INFO_COLOR_FORMAT__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_2D_SRC_INFO_COLOR_FORMAT(enum a5xx_color_fmt val)\n{\n\treturn ((val) << A5XX_RB_2D_SRC_INFO_COLOR_FORMAT__SHIFT) & A5XX_RB_2D_SRC_INFO_COLOR_FORMAT__MASK;\n}\n#define A5XX_RB_2D_SRC_INFO_TILE_MODE__MASK\t\t\t0x00000300\n#define A5XX_RB_2D_SRC_INFO_TILE_MODE__SHIFT\t\t\t8\nstatic inline uint32_t A5XX_RB_2D_SRC_INFO_TILE_MODE(enum a5xx_tile_mode val)\n{\n\treturn ((val) << A5XX_RB_2D_SRC_INFO_TILE_MODE__SHIFT) & A5XX_RB_2D_SRC_INFO_TILE_MODE__MASK;\n}\n#define A5XX_RB_2D_SRC_INFO_COLOR_SWAP__MASK\t\t\t0x00000c00\n#define A5XX_RB_2D_SRC_INFO_COLOR_SWAP__SHIFT\t\t\t10\nstatic inline uint32_t A5XX_RB_2D_SRC_INFO_COLOR_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A5XX_RB_2D_SRC_INFO_COLOR_SWAP__SHIFT) & A5XX_RB_2D_SRC_INFO_COLOR_SWAP__MASK;\n}\n#define A5XX_RB_2D_SRC_INFO_FLAGS\t\t\t\t0x00001000\n#define A5XX_RB_2D_SRC_INFO_SRGB\t\t\t\t0x00002000\n\n#define REG_A5XX_RB_2D_SRC_LO\t\t\t\t\t0x00002108\n\n#define REG_A5XX_RB_2D_SRC_HI\t\t\t\t\t0x00002109\n\n#define REG_A5XX_RB_2D_SRC_SIZE\t\t\t\t\t0x0000210a\n#define A5XX_RB_2D_SRC_SIZE_PITCH__MASK\t\t\t\t0x0000ffff\n#define A5XX_RB_2D_SRC_SIZE_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_2D_SRC_SIZE_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_2D_SRC_SIZE_PITCH__SHIFT) & A5XX_RB_2D_SRC_SIZE_PITCH__MASK;\n}\n#define A5XX_RB_2D_SRC_SIZE_ARRAY_PITCH__MASK\t\t\t0xffff0000\n#define A5XX_RB_2D_SRC_SIZE_ARRAY_PITCH__SHIFT\t\t\t16\nstatic inline uint32_t A5XX_RB_2D_SRC_SIZE_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_2D_SRC_SIZE_ARRAY_PITCH__SHIFT) & A5XX_RB_2D_SRC_SIZE_ARRAY_PITCH__MASK;\n}\n\n#define REG_A5XX_RB_2D_DST_INFO\t\t\t\t\t0x00002110\n#define A5XX_RB_2D_DST_INFO_COLOR_FORMAT__MASK\t\t\t0x000000ff\n#define A5XX_RB_2D_DST_INFO_COLOR_FORMAT__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_2D_DST_INFO_COLOR_FORMAT(enum a5xx_color_fmt val)\n{\n\treturn ((val) << A5XX_RB_2D_DST_INFO_COLOR_FORMAT__SHIFT) & A5XX_RB_2D_DST_INFO_COLOR_FORMAT__MASK;\n}\n#define A5XX_RB_2D_DST_INFO_TILE_MODE__MASK\t\t\t0x00000300\n#define A5XX_RB_2D_DST_INFO_TILE_MODE__SHIFT\t\t\t8\nstatic inline uint32_t A5XX_RB_2D_DST_INFO_TILE_MODE(enum a5xx_tile_mode val)\n{\n\treturn ((val) << A5XX_RB_2D_DST_INFO_TILE_MODE__SHIFT) & A5XX_RB_2D_DST_INFO_TILE_MODE__MASK;\n}\n#define A5XX_RB_2D_DST_INFO_COLOR_SWAP__MASK\t\t\t0x00000c00\n#define A5XX_RB_2D_DST_INFO_COLOR_SWAP__SHIFT\t\t\t10\nstatic inline uint32_t A5XX_RB_2D_DST_INFO_COLOR_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A5XX_RB_2D_DST_INFO_COLOR_SWAP__SHIFT) & A5XX_RB_2D_DST_INFO_COLOR_SWAP__MASK;\n}\n#define A5XX_RB_2D_DST_INFO_FLAGS\t\t\t\t0x00001000\n#define A5XX_RB_2D_DST_INFO_SRGB\t\t\t\t0x00002000\n\n#define REG_A5XX_RB_2D_DST_LO\t\t\t\t\t0x00002111\n\n#define REG_A5XX_RB_2D_DST_HI\t\t\t\t\t0x00002112\n\n#define REG_A5XX_RB_2D_DST_SIZE\t\t\t\t\t0x00002113\n#define A5XX_RB_2D_DST_SIZE_PITCH__MASK\t\t\t\t0x0000ffff\n#define A5XX_RB_2D_DST_SIZE_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_2D_DST_SIZE_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_2D_DST_SIZE_PITCH__SHIFT) & A5XX_RB_2D_DST_SIZE_PITCH__MASK;\n}\n#define A5XX_RB_2D_DST_SIZE_ARRAY_PITCH__MASK\t\t\t0xffff0000\n#define A5XX_RB_2D_DST_SIZE_ARRAY_PITCH__SHIFT\t\t\t16\nstatic inline uint32_t A5XX_RB_2D_DST_SIZE_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_2D_DST_SIZE_ARRAY_PITCH__SHIFT) & A5XX_RB_2D_DST_SIZE_ARRAY_PITCH__MASK;\n}\n\n#define REG_A5XX_RB_2D_SRC_FLAGS_LO\t\t\t\t0x00002140\n\n#define REG_A5XX_RB_2D_SRC_FLAGS_HI\t\t\t\t0x00002141\n\n#define REG_A5XX_RB_2D_SRC_FLAGS_PITCH\t\t\t\t0x00002142\n#define A5XX_RB_2D_SRC_FLAGS_PITCH__MASK\t\t\t0xffffffff\n#define A5XX_RB_2D_SRC_FLAGS_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_2D_SRC_FLAGS_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_2D_SRC_FLAGS_PITCH__SHIFT) & A5XX_RB_2D_SRC_FLAGS_PITCH__MASK;\n}\n\n#define REG_A5XX_RB_2D_DST_FLAGS_LO\t\t\t\t0x00002143\n\n#define REG_A5XX_RB_2D_DST_FLAGS_HI\t\t\t\t0x00002144\n\n#define REG_A5XX_RB_2D_DST_FLAGS_PITCH\t\t\t\t0x00002145\n#define A5XX_RB_2D_DST_FLAGS_PITCH__MASK\t\t\t0xffffffff\n#define A5XX_RB_2D_DST_FLAGS_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_RB_2D_DST_FLAGS_PITCH(uint32_t val)\n{\n\treturn ((val >> 6) << A5XX_RB_2D_DST_FLAGS_PITCH__SHIFT) & A5XX_RB_2D_DST_FLAGS_PITCH__MASK;\n}\n\n#define REG_A5XX_GRAS_2D_BLIT_CNTL\t\t\t\t0x00002180\n\n#define REG_A5XX_GRAS_2D_SRC_INFO\t\t\t\t0x00002181\n#define A5XX_GRAS_2D_SRC_INFO_COLOR_FORMAT__MASK\t\t0x000000ff\n#define A5XX_GRAS_2D_SRC_INFO_COLOR_FORMAT__SHIFT\t\t0\nstatic inline uint32_t A5XX_GRAS_2D_SRC_INFO_COLOR_FORMAT(enum a5xx_color_fmt val)\n{\n\treturn ((val) << A5XX_GRAS_2D_SRC_INFO_COLOR_FORMAT__SHIFT) & A5XX_GRAS_2D_SRC_INFO_COLOR_FORMAT__MASK;\n}\n#define A5XX_GRAS_2D_SRC_INFO_TILE_MODE__MASK\t\t\t0x00000300\n#define A5XX_GRAS_2D_SRC_INFO_TILE_MODE__SHIFT\t\t\t8\nstatic inline uint32_t A5XX_GRAS_2D_SRC_INFO_TILE_MODE(enum a5xx_tile_mode val)\n{\n\treturn ((val) << A5XX_GRAS_2D_SRC_INFO_TILE_MODE__SHIFT) & A5XX_GRAS_2D_SRC_INFO_TILE_MODE__MASK;\n}\n#define A5XX_GRAS_2D_SRC_INFO_COLOR_SWAP__MASK\t\t\t0x00000c00\n#define A5XX_GRAS_2D_SRC_INFO_COLOR_SWAP__SHIFT\t\t\t10\nstatic inline uint32_t A5XX_GRAS_2D_SRC_INFO_COLOR_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A5XX_GRAS_2D_SRC_INFO_COLOR_SWAP__SHIFT) & A5XX_GRAS_2D_SRC_INFO_COLOR_SWAP__MASK;\n}\n#define A5XX_GRAS_2D_SRC_INFO_FLAGS\t\t\t\t0x00001000\n#define A5XX_GRAS_2D_SRC_INFO_SRGB\t\t\t\t0x00002000\n\n#define REG_A5XX_GRAS_2D_DST_INFO\t\t\t\t0x00002182\n#define A5XX_GRAS_2D_DST_INFO_COLOR_FORMAT__MASK\t\t0x000000ff\n#define A5XX_GRAS_2D_DST_INFO_COLOR_FORMAT__SHIFT\t\t0\nstatic inline uint32_t A5XX_GRAS_2D_DST_INFO_COLOR_FORMAT(enum a5xx_color_fmt val)\n{\n\treturn ((val) << A5XX_GRAS_2D_DST_INFO_COLOR_FORMAT__SHIFT) & A5XX_GRAS_2D_DST_INFO_COLOR_FORMAT__MASK;\n}\n#define A5XX_GRAS_2D_DST_INFO_TILE_MODE__MASK\t\t\t0x00000300\n#define A5XX_GRAS_2D_DST_INFO_TILE_MODE__SHIFT\t\t\t8\nstatic inline uint32_t A5XX_GRAS_2D_DST_INFO_TILE_MODE(enum a5xx_tile_mode val)\n{\n\treturn ((val) << A5XX_GRAS_2D_DST_INFO_TILE_MODE__SHIFT) & A5XX_GRAS_2D_DST_INFO_TILE_MODE__MASK;\n}\n#define A5XX_GRAS_2D_DST_INFO_COLOR_SWAP__MASK\t\t\t0x00000c00\n#define A5XX_GRAS_2D_DST_INFO_COLOR_SWAP__SHIFT\t\t\t10\nstatic inline uint32_t A5XX_GRAS_2D_DST_INFO_COLOR_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A5XX_GRAS_2D_DST_INFO_COLOR_SWAP__SHIFT) & A5XX_GRAS_2D_DST_INFO_COLOR_SWAP__MASK;\n}\n#define A5XX_GRAS_2D_DST_INFO_FLAGS\t\t\t\t0x00001000\n#define A5XX_GRAS_2D_DST_INFO_SRGB\t\t\t\t0x00002000\n\n#define REG_A5XX_UNKNOWN_2184\t\t\t\t\t0x00002184\n\n#define REG_A5XX_TEX_SAMP_0\t\t\t\t\t0x00000000\n#define A5XX_TEX_SAMP_0_MIPFILTER_LINEAR_NEAR\t\t\t0x00000001\n#define A5XX_TEX_SAMP_0_XY_MAG__MASK\t\t\t\t0x00000006\n#define A5XX_TEX_SAMP_0_XY_MAG__SHIFT\t\t\t\t1\nstatic inline uint32_t A5XX_TEX_SAMP_0_XY_MAG(enum a5xx_tex_filter val)\n{\n\treturn ((val) << A5XX_TEX_SAMP_0_XY_MAG__SHIFT) & A5XX_TEX_SAMP_0_XY_MAG__MASK;\n}\n#define A5XX_TEX_SAMP_0_XY_MIN__MASK\t\t\t\t0x00000018\n#define A5XX_TEX_SAMP_0_XY_MIN__SHIFT\t\t\t\t3\nstatic inline uint32_t A5XX_TEX_SAMP_0_XY_MIN(enum a5xx_tex_filter val)\n{\n\treturn ((val) << A5XX_TEX_SAMP_0_XY_MIN__SHIFT) & A5XX_TEX_SAMP_0_XY_MIN__MASK;\n}\n#define A5XX_TEX_SAMP_0_WRAP_S__MASK\t\t\t\t0x000000e0\n#define A5XX_TEX_SAMP_0_WRAP_S__SHIFT\t\t\t\t5\nstatic inline uint32_t A5XX_TEX_SAMP_0_WRAP_S(enum a5xx_tex_clamp val)\n{\n\treturn ((val) << A5XX_TEX_SAMP_0_WRAP_S__SHIFT) & A5XX_TEX_SAMP_0_WRAP_S__MASK;\n}\n#define A5XX_TEX_SAMP_0_WRAP_T__MASK\t\t\t\t0x00000700\n#define A5XX_TEX_SAMP_0_WRAP_T__SHIFT\t\t\t\t8\nstatic inline uint32_t A5XX_TEX_SAMP_0_WRAP_T(enum a5xx_tex_clamp val)\n{\n\treturn ((val) << A5XX_TEX_SAMP_0_WRAP_T__SHIFT) & A5XX_TEX_SAMP_0_WRAP_T__MASK;\n}\n#define A5XX_TEX_SAMP_0_WRAP_R__MASK\t\t\t\t0x00003800\n#define A5XX_TEX_SAMP_0_WRAP_R__SHIFT\t\t\t\t11\nstatic inline uint32_t A5XX_TEX_SAMP_0_WRAP_R(enum a5xx_tex_clamp val)\n{\n\treturn ((val) << A5XX_TEX_SAMP_0_WRAP_R__SHIFT) & A5XX_TEX_SAMP_0_WRAP_R__MASK;\n}\n#define A5XX_TEX_SAMP_0_ANISO__MASK\t\t\t\t0x0001c000\n#define A5XX_TEX_SAMP_0_ANISO__SHIFT\t\t\t\t14\nstatic inline uint32_t A5XX_TEX_SAMP_0_ANISO(enum a5xx_tex_aniso val)\n{\n\treturn ((val) << A5XX_TEX_SAMP_0_ANISO__SHIFT) & A5XX_TEX_SAMP_0_ANISO__MASK;\n}\n#define A5XX_TEX_SAMP_0_LOD_BIAS__MASK\t\t\t\t0xfff80000\n#define A5XX_TEX_SAMP_0_LOD_BIAS__SHIFT\t\t\t\t19\nstatic inline uint32_t A5XX_TEX_SAMP_0_LOD_BIAS(float val)\n{\n\treturn ((((int32_t)(val * 256.0))) << A5XX_TEX_SAMP_0_LOD_BIAS__SHIFT) & A5XX_TEX_SAMP_0_LOD_BIAS__MASK;\n}\n\n#define REG_A5XX_TEX_SAMP_1\t\t\t\t\t0x00000001\n#define A5XX_TEX_SAMP_1_COMPARE_FUNC__MASK\t\t\t0x0000000e\n#define A5XX_TEX_SAMP_1_COMPARE_FUNC__SHIFT\t\t\t1\nstatic inline uint32_t A5XX_TEX_SAMP_1_COMPARE_FUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A5XX_TEX_SAMP_1_COMPARE_FUNC__SHIFT) & A5XX_TEX_SAMP_1_COMPARE_FUNC__MASK;\n}\n#define A5XX_TEX_SAMP_1_CUBEMAPSEAMLESSFILTOFF\t\t\t0x00000010\n#define A5XX_TEX_SAMP_1_UNNORM_COORDS\t\t\t\t0x00000020\n#define A5XX_TEX_SAMP_1_MIPFILTER_LINEAR_FAR\t\t\t0x00000040\n#define A5XX_TEX_SAMP_1_MAX_LOD__MASK\t\t\t\t0x000fff00\n#define A5XX_TEX_SAMP_1_MAX_LOD__SHIFT\t\t\t\t8\nstatic inline uint32_t A5XX_TEX_SAMP_1_MAX_LOD(float val)\n{\n\treturn ((((uint32_t)(val * 256.0))) << A5XX_TEX_SAMP_1_MAX_LOD__SHIFT) & A5XX_TEX_SAMP_1_MAX_LOD__MASK;\n}\n#define A5XX_TEX_SAMP_1_MIN_LOD__MASK\t\t\t\t0xfff00000\n#define A5XX_TEX_SAMP_1_MIN_LOD__SHIFT\t\t\t\t20\nstatic inline uint32_t A5XX_TEX_SAMP_1_MIN_LOD(float val)\n{\n\treturn ((((uint32_t)(val * 256.0))) << A5XX_TEX_SAMP_1_MIN_LOD__SHIFT) & A5XX_TEX_SAMP_1_MIN_LOD__MASK;\n}\n\n#define REG_A5XX_TEX_SAMP_2\t\t\t\t\t0x00000002\n#define A5XX_TEX_SAMP_2_BCOLOR_OFFSET__MASK\t\t\t0xffffff80\n#define A5XX_TEX_SAMP_2_BCOLOR_OFFSET__SHIFT\t\t\t7\nstatic inline uint32_t A5XX_TEX_SAMP_2_BCOLOR_OFFSET(uint32_t val)\n{\n\treturn ((val) << A5XX_TEX_SAMP_2_BCOLOR_OFFSET__SHIFT) & A5XX_TEX_SAMP_2_BCOLOR_OFFSET__MASK;\n}\n\n#define REG_A5XX_TEX_SAMP_3\t\t\t\t\t0x00000003\n\n#define REG_A5XX_TEX_CONST_0\t\t\t\t\t0x00000000\n#define A5XX_TEX_CONST_0_TILE_MODE__MASK\t\t\t0x00000003\n#define A5XX_TEX_CONST_0_TILE_MODE__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_TEX_CONST_0_TILE_MODE(enum a5xx_tile_mode val)\n{\n\treturn ((val) << A5XX_TEX_CONST_0_TILE_MODE__SHIFT) & A5XX_TEX_CONST_0_TILE_MODE__MASK;\n}\n#define A5XX_TEX_CONST_0_SRGB\t\t\t\t\t0x00000004\n#define A5XX_TEX_CONST_0_SWIZ_X__MASK\t\t\t\t0x00000070\n#define A5XX_TEX_CONST_0_SWIZ_X__SHIFT\t\t\t\t4\nstatic inline uint32_t A5XX_TEX_CONST_0_SWIZ_X(enum a5xx_tex_swiz val)\n{\n\treturn ((val) << A5XX_TEX_CONST_0_SWIZ_X__SHIFT) & A5XX_TEX_CONST_0_SWIZ_X__MASK;\n}\n#define A5XX_TEX_CONST_0_SWIZ_Y__MASK\t\t\t\t0x00000380\n#define A5XX_TEX_CONST_0_SWIZ_Y__SHIFT\t\t\t\t7\nstatic inline uint32_t A5XX_TEX_CONST_0_SWIZ_Y(enum a5xx_tex_swiz val)\n{\n\treturn ((val) << A5XX_TEX_CONST_0_SWIZ_Y__SHIFT) & A5XX_TEX_CONST_0_SWIZ_Y__MASK;\n}\n#define A5XX_TEX_CONST_0_SWIZ_Z__MASK\t\t\t\t0x00001c00\n#define A5XX_TEX_CONST_0_SWIZ_Z__SHIFT\t\t\t\t10\nstatic inline uint32_t A5XX_TEX_CONST_0_SWIZ_Z(enum a5xx_tex_swiz val)\n{\n\treturn ((val) << A5XX_TEX_CONST_0_SWIZ_Z__SHIFT) & A5XX_TEX_CONST_0_SWIZ_Z__MASK;\n}\n#define A5XX_TEX_CONST_0_SWIZ_W__MASK\t\t\t\t0x0000e000\n#define A5XX_TEX_CONST_0_SWIZ_W__SHIFT\t\t\t\t13\nstatic inline uint32_t A5XX_TEX_CONST_0_SWIZ_W(enum a5xx_tex_swiz val)\n{\n\treturn ((val) << A5XX_TEX_CONST_0_SWIZ_W__SHIFT) & A5XX_TEX_CONST_0_SWIZ_W__MASK;\n}\n#define A5XX_TEX_CONST_0_MIPLVLS__MASK\t\t\t\t0x000f0000\n#define A5XX_TEX_CONST_0_MIPLVLS__SHIFT\t\t\t\t16\nstatic inline uint32_t A5XX_TEX_CONST_0_MIPLVLS(uint32_t val)\n{\n\treturn ((val) << A5XX_TEX_CONST_0_MIPLVLS__SHIFT) & A5XX_TEX_CONST_0_MIPLVLS__MASK;\n}\n#define A5XX_TEX_CONST_0_SAMPLES__MASK\t\t\t\t0x00300000\n#define A5XX_TEX_CONST_0_SAMPLES__SHIFT\t\t\t\t20\nstatic inline uint32_t A5XX_TEX_CONST_0_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A5XX_TEX_CONST_0_SAMPLES__SHIFT) & A5XX_TEX_CONST_0_SAMPLES__MASK;\n}\n#define A5XX_TEX_CONST_0_FMT__MASK\t\t\t\t0x3fc00000\n#define A5XX_TEX_CONST_0_FMT__SHIFT\t\t\t\t22\nstatic inline uint32_t A5XX_TEX_CONST_0_FMT(enum a5xx_tex_fmt val)\n{\n\treturn ((val) << A5XX_TEX_CONST_0_FMT__SHIFT) & A5XX_TEX_CONST_0_FMT__MASK;\n}\n#define A5XX_TEX_CONST_0_SWAP__MASK\t\t\t\t0xc0000000\n#define A5XX_TEX_CONST_0_SWAP__SHIFT\t\t\t\t30\nstatic inline uint32_t A5XX_TEX_CONST_0_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A5XX_TEX_CONST_0_SWAP__SHIFT) & A5XX_TEX_CONST_0_SWAP__MASK;\n}\n\n#define REG_A5XX_TEX_CONST_1\t\t\t\t\t0x00000001\n#define A5XX_TEX_CONST_1_WIDTH__MASK\t\t\t\t0x00007fff\n#define A5XX_TEX_CONST_1_WIDTH__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_TEX_CONST_1_WIDTH(uint32_t val)\n{\n\treturn ((val) << A5XX_TEX_CONST_1_WIDTH__SHIFT) & A5XX_TEX_CONST_1_WIDTH__MASK;\n}\n#define A5XX_TEX_CONST_1_HEIGHT__MASK\t\t\t\t0x3fff8000\n#define A5XX_TEX_CONST_1_HEIGHT__SHIFT\t\t\t\t15\nstatic inline uint32_t A5XX_TEX_CONST_1_HEIGHT(uint32_t val)\n{\n\treturn ((val) << A5XX_TEX_CONST_1_HEIGHT__SHIFT) & A5XX_TEX_CONST_1_HEIGHT__MASK;\n}\n\n#define REG_A5XX_TEX_CONST_2\t\t\t\t\t0x00000002\n#define A5XX_TEX_CONST_2_BUFFER\t\t\t\t\t0x00000010\n#define A5XX_TEX_CONST_2_PITCHALIGN__MASK\t\t\t0x0000000f\n#define A5XX_TEX_CONST_2_PITCHALIGN__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_TEX_CONST_2_PITCHALIGN(uint32_t val)\n{\n\treturn ((val) << A5XX_TEX_CONST_2_PITCHALIGN__SHIFT) & A5XX_TEX_CONST_2_PITCHALIGN__MASK;\n}\n#define A5XX_TEX_CONST_2_PITCH__MASK\t\t\t\t0x1fffff80\n#define A5XX_TEX_CONST_2_PITCH__SHIFT\t\t\t\t7\nstatic inline uint32_t A5XX_TEX_CONST_2_PITCH(uint32_t val)\n{\n\treturn ((val) << A5XX_TEX_CONST_2_PITCH__SHIFT) & A5XX_TEX_CONST_2_PITCH__MASK;\n}\n#define A5XX_TEX_CONST_2_TYPE__MASK\t\t\t\t0xe0000000\n#define A5XX_TEX_CONST_2_TYPE__SHIFT\t\t\t\t29\nstatic inline uint32_t A5XX_TEX_CONST_2_TYPE(enum a5xx_tex_type val)\n{\n\treturn ((val) << A5XX_TEX_CONST_2_TYPE__SHIFT) & A5XX_TEX_CONST_2_TYPE__MASK;\n}\n\n#define REG_A5XX_TEX_CONST_3\t\t\t\t\t0x00000003\n#define A5XX_TEX_CONST_3_ARRAY_PITCH__MASK\t\t\t0x00003fff\n#define A5XX_TEX_CONST_3_ARRAY_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A5XX_TEX_CONST_3_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 12) << A5XX_TEX_CONST_3_ARRAY_PITCH__SHIFT) & A5XX_TEX_CONST_3_ARRAY_PITCH__MASK;\n}\n#define A5XX_TEX_CONST_3_MIN_LAYERSZ__MASK\t\t\t0x07800000\n#define A5XX_TEX_CONST_3_MIN_LAYERSZ__SHIFT\t\t\t23\nstatic inline uint32_t A5XX_TEX_CONST_3_MIN_LAYERSZ(uint32_t val)\n{\n\treturn ((val >> 12) << A5XX_TEX_CONST_3_MIN_LAYERSZ__SHIFT) & A5XX_TEX_CONST_3_MIN_LAYERSZ__MASK;\n}\n#define A5XX_TEX_CONST_3_TILE_ALL\t\t\t\t0x08000000\n#define A5XX_TEX_CONST_3_FLAG\t\t\t\t\t0x10000000\n\n#define REG_A5XX_TEX_CONST_4\t\t\t\t\t0x00000004\n#define A5XX_TEX_CONST_4_BASE_LO__MASK\t\t\t\t0xffffffe0\n#define A5XX_TEX_CONST_4_BASE_LO__SHIFT\t\t\t\t5\nstatic inline uint32_t A5XX_TEX_CONST_4_BASE_LO(uint32_t val)\n{\n\treturn ((val >> 5) << A5XX_TEX_CONST_4_BASE_LO__SHIFT) & A5XX_TEX_CONST_4_BASE_LO__MASK;\n}\n\n#define REG_A5XX_TEX_CONST_5\t\t\t\t\t0x00000005\n#define A5XX_TEX_CONST_5_BASE_HI__MASK\t\t\t\t0x0001ffff\n#define A5XX_TEX_CONST_5_BASE_HI__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_TEX_CONST_5_BASE_HI(uint32_t val)\n{\n\treturn ((val) << A5XX_TEX_CONST_5_BASE_HI__SHIFT) & A5XX_TEX_CONST_5_BASE_HI__MASK;\n}\n#define A5XX_TEX_CONST_5_DEPTH__MASK\t\t\t\t0x3ffe0000\n#define A5XX_TEX_CONST_5_DEPTH__SHIFT\t\t\t\t17\nstatic inline uint32_t A5XX_TEX_CONST_5_DEPTH(uint32_t val)\n{\n\treturn ((val) << A5XX_TEX_CONST_5_DEPTH__SHIFT) & A5XX_TEX_CONST_5_DEPTH__MASK;\n}\n\n#define REG_A5XX_TEX_CONST_6\t\t\t\t\t0x00000006\n\n#define REG_A5XX_TEX_CONST_7\t\t\t\t\t0x00000007\n\n#define REG_A5XX_TEX_CONST_8\t\t\t\t\t0x00000008\n\n#define REG_A5XX_TEX_CONST_9\t\t\t\t\t0x00000009\n\n#define REG_A5XX_TEX_CONST_10\t\t\t\t\t0x0000000a\n\n#define REG_A5XX_TEX_CONST_11\t\t\t\t\t0x0000000b\n\n#define REG_A5XX_SSBO_0_0\t\t\t\t\t0x00000000\n#define A5XX_SSBO_0_0_BASE_LO__MASK\t\t\t\t0xffffffe0\n#define A5XX_SSBO_0_0_BASE_LO__SHIFT\t\t\t\t5\nstatic inline uint32_t A5XX_SSBO_0_0_BASE_LO(uint32_t val)\n{\n\treturn ((val >> 5) << A5XX_SSBO_0_0_BASE_LO__SHIFT) & A5XX_SSBO_0_0_BASE_LO__MASK;\n}\n\n#define REG_A5XX_SSBO_0_1\t\t\t\t\t0x00000001\n#define A5XX_SSBO_0_1_PITCH__MASK\t\t\t\t0x003fffff\n#define A5XX_SSBO_0_1_PITCH__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_SSBO_0_1_PITCH(uint32_t val)\n{\n\treturn ((val) << A5XX_SSBO_0_1_PITCH__SHIFT) & A5XX_SSBO_0_1_PITCH__MASK;\n}\n\n#define REG_A5XX_SSBO_0_2\t\t\t\t\t0x00000002\n#define A5XX_SSBO_0_2_ARRAY_PITCH__MASK\t\t\t\t0x03fff000\n#define A5XX_SSBO_0_2_ARRAY_PITCH__SHIFT\t\t\t12\nstatic inline uint32_t A5XX_SSBO_0_2_ARRAY_PITCH(uint32_t val)\n{\n\treturn ((val >> 12) << A5XX_SSBO_0_2_ARRAY_PITCH__SHIFT) & A5XX_SSBO_0_2_ARRAY_PITCH__MASK;\n}\n\n#define REG_A5XX_SSBO_0_3\t\t\t\t\t0x00000003\n#define A5XX_SSBO_0_3_CPP__MASK\t\t\t\t\t0x0000003f\n#define A5XX_SSBO_0_3_CPP__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_SSBO_0_3_CPP(uint32_t val)\n{\n\treturn ((val) << A5XX_SSBO_0_3_CPP__SHIFT) & A5XX_SSBO_0_3_CPP__MASK;\n}\n\n#define REG_A5XX_SSBO_1_0\t\t\t\t\t0x00000000\n#define A5XX_SSBO_1_0_FMT__MASK\t\t\t\t\t0x0000ff00\n#define A5XX_SSBO_1_0_FMT__SHIFT\t\t\t\t8\nstatic inline uint32_t A5XX_SSBO_1_0_FMT(enum a5xx_tex_fmt val)\n{\n\treturn ((val) << A5XX_SSBO_1_0_FMT__SHIFT) & A5XX_SSBO_1_0_FMT__MASK;\n}\n#define A5XX_SSBO_1_0_WIDTH__MASK\t\t\t\t0xffff0000\n#define A5XX_SSBO_1_0_WIDTH__SHIFT\t\t\t\t16\nstatic inline uint32_t A5XX_SSBO_1_0_WIDTH(uint32_t val)\n{\n\treturn ((val) << A5XX_SSBO_1_0_WIDTH__SHIFT) & A5XX_SSBO_1_0_WIDTH__MASK;\n}\n\n#define REG_A5XX_SSBO_1_1\t\t\t\t\t0x00000001\n#define A5XX_SSBO_1_1_HEIGHT__MASK\t\t\t\t0x0000ffff\n#define A5XX_SSBO_1_1_HEIGHT__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_SSBO_1_1_HEIGHT(uint32_t val)\n{\n\treturn ((val) << A5XX_SSBO_1_1_HEIGHT__SHIFT) & A5XX_SSBO_1_1_HEIGHT__MASK;\n}\n#define A5XX_SSBO_1_1_DEPTH__MASK\t\t\t\t0xffff0000\n#define A5XX_SSBO_1_1_DEPTH__SHIFT\t\t\t\t16\nstatic inline uint32_t A5XX_SSBO_1_1_DEPTH(uint32_t val)\n{\n\treturn ((val) << A5XX_SSBO_1_1_DEPTH__SHIFT) & A5XX_SSBO_1_1_DEPTH__MASK;\n}\n\n#define REG_A5XX_SSBO_2_0\t\t\t\t\t0x00000000\n#define A5XX_SSBO_2_0_BASE_LO__MASK\t\t\t\t0xffffffff\n#define A5XX_SSBO_2_0_BASE_LO__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_SSBO_2_0_BASE_LO(uint32_t val)\n{\n\treturn ((val) << A5XX_SSBO_2_0_BASE_LO__SHIFT) & A5XX_SSBO_2_0_BASE_LO__MASK;\n}\n\n#define REG_A5XX_SSBO_2_1\t\t\t\t\t0x00000001\n#define A5XX_SSBO_2_1_BASE_HI__MASK\t\t\t\t0xffffffff\n#define A5XX_SSBO_2_1_BASE_HI__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_SSBO_2_1_BASE_HI(uint32_t val)\n{\n\treturn ((val) << A5XX_SSBO_2_1_BASE_HI__SHIFT) & A5XX_SSBO_2_1_BASE_HI__MASK;\n}\n\n#define REG_A5XX_UBO_0\t\t\t\t\t\t0x00000000\n#define A5XX_UBO_0_BASE_LO__MASK\t\t\t\t0xffffffff\n#define A5XX_UBO_0_BASE_LO__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_UBO_0_BASE_LO(uint32_t val)\n{\n\treturn ((val) << A5XX_UBO_0_BASE_LO__SHIFT) & A5XX_UBO_0_BASE_LO__MASK;\n}\n\n#define REG_A5XX_UBO_1\t\t\t\t\t\t0x00000001\n#define A5XX_UBO_1_BASE_HI__MASK\t\t\t\t0x0001ffff\n#define A5XX_UBO_1_BASE_HI__SHIFT\t\t\t\t0\nstatic inline uint32_t A5XX_UBO_1_BASE_HI(uint32_t val)\n{\n\treturn ((val) << A5XX_UBO_1_BASE_HI__SHIFT) & A5XX_UBO_1_BASE_HI__MASK;\n}\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}