
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105141                       # Number of seconds simulated
sim_ticks                                105141127332                       # Number of ticks simulated
final_tick                               634778844642                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 276070                       # Simulator instruction rate (inst/s)
host_op_rate                                   355187                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6713226                       # Simulator tick rate (ticks/s)
host_mem_usage                               16942376                       # Number of bytes of host memory used
host_seconds                                 15661.79                       # Real time elapsed on the host
sim_insts                                  4323756900                       # Number of instructions simulated
sim_ops                                    5562864591                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2400896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1595136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       703360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       577408                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5283840                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1642368                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1642368                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18757                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12462                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5495                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4511                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 41280                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12831                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12831                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22834984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18261                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15171380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6689675                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        19479                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      5491743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                50254740                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12174                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18261                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17044                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        19479                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              66958                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15620605                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15620605                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15620605                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22834984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18261                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15171380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6689675                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        19479                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      5491743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               65875345                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252136997                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21412002                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17435201                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1919746                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8821226                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8137872                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236041                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87135                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193800864                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120523528                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21412002                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10373913                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25473576                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5743088                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9306646                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11856526                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1918814                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232373140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.627150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.994721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206899564     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2727298      1.17%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139837      0.92%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2308910      0.99%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1953079      0.84%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107155      0.48%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758408      0.33%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930565      0.83%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12548324      5.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232373140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.084922                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.478008                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191459327                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11687255                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25332600                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108429                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3785525                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650680                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6529                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145453447                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51680                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3785525                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191715579                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7864413                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2666830                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25185609                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1155172                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145237144                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2821                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        422758                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       569425                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        40809                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203226165                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676880273                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676880273                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34775459                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33941                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17861                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3602916                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13981435                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7851720                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       292389                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1695680                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144724936                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33941                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137414324                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        84928                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20208178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41341682                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1781                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232373140                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.591352                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.296323                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174319363     75.02%     75.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24513238     10.55%     85.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12383433      5.33%     90.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7987736      3.44%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6572085      2.83%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2584379      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3182024      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778423      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52459      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232373140                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961999     75.46%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144644     11.35%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168277     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113927321     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015572      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13650221      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805130      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137414324                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.544999                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1274920                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009278                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508561636                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164967755                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133598626                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138689244                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       149730                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1829835                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          705                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142154                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          555                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3785525                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        7118704                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       284569                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144758877                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          322                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13981435                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7851720                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17861                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        220291                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12593                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          705                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066439                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2216258                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134824855                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13517397                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2589469                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21321828                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19242807                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804431                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.534729                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133600671                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133598626                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79378659                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213672828                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529865                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371496                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22302776                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943951                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228587615                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.535752                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388434                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178789901     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23335142     10.21%     88.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10840990      4.74%     93.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4823640      2.11%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3653496      1.60%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543420      0.68%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1533288      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094395      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2973343      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228587615                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2973343                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370383411                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293323854                       # The number of ROB writes
system.switch_cpus0.timesIdled                2867190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19763857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.521370                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.521370                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396610                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396610                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609611533                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184088906                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138165396                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252136997                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18774443                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16669753                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1621466                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9888753                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9609218                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1193633                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        47093                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    202353853                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             106265954                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18774443                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10802851                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21500213                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4944793                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2223477                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12376658                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1615890                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229392390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.771789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207892177     90.63%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          973649      0.42%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1826310      0.80%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1578933      0.69%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3179752      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3836240      1.67%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          922320      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          503281      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8679728      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229392390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074461                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.421461                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200830140                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3762403                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21467214                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22134                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3310498                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1840010                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4349                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     119689788                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3310498                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       201073240                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1884003                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1139356                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21236838                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       748447                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     119588072                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77390                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       465870                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    158011231                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    540819709                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    540819709                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130777033                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27234178                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16533                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8273                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2312821                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20725173                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3700477                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        66688                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       830307                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         119137246                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16533                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        113187046                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        65709                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17847926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37384708                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229392390                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.493421                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.176351                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    180922212     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20356177      8.87%     87.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10416131      4.54%     92.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5983442      2.61%     94.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6665857      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3337233      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1340307      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       311402      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        59629      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229392390                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         210053     48.50%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        155945     36.01%     84.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        67118     15.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     88924317     78.56%     78.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       900330      0.80%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8260      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19672586     17.38%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3681553      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     113187046                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.448911                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             433116                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003827                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    456265302                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    137001975                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    110603246                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     113620162                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       200416                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3402232                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          248                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          270                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        95825                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3310498                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1342889                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58705                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    119153779                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5080                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20725173                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3700477                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8273                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33268                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          486                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          270                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       734811                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       972539                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1707350                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    112194643                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19439154                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       992398                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23120670                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17333867                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3681516                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.444975                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             110632628                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            110603246                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63277235                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        146243900                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.438663                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432683                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89014838                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100348051                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18808277                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1625392                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226081892                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.443857                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.293640                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    188449350     83.35%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14284843      6.32%     89.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11128639      4.92%     94.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2206207      0.98%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2786844      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       941785      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4025747      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       891290      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1367187      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226081892                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89014838                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100348051                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20927588                       # Number of memory references committed
system.switch_cpus1.commit.loads             17322936                       # Number of loads committed
system.switch_cpus1.commit.membars               8260                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15822194                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87307670                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1272335                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1367187                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           343871033                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          241623247                       # The number of ROB writes
system.switch_cpus1.timesIdled                5332994                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22744607                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89014838                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100348051                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89014838                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.832528                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.832528                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.353042                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.353042                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       519486602                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      144366270                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126535466                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16520                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               252136997                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22700176                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18404467                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2091949                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9295933                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8597598                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2464132                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98678                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    196683477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             126556964                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22700176                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11061730                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27863018                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6382531                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3844148                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12155441                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2090015                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    232654273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.668319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.028863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       204791255     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1941376      0.83%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3524717      1.52%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3264640      1.40%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2072466      0.89%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1702531      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          975397      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1007590      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13374301      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    232654273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090031                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.501937                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       194676970                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5868688                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27796377                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48826                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4263407                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3940255                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155384877                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4263407                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       195174760                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1284068                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3439231                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27317088                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1175714                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     155252573                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        198273                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       504880                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    220186596                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    723191407                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    723191407                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    181213201                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        38973376                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35685                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17842                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4331641                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14671122                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7581422                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85922                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1680048                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         154240690                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35684                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145622205                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       122781                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23308675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49117326                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    232654273                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.625917                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.299128                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    169867845     73.01%     73.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26572520     11.42%     84.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14292174      6.14%     90.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7248739      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8640180      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2801273      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2618671      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       462959      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       149912      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    232654273                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         438931     59.49%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        153415     20.79%     80.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       145501     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122462971     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2087891      1.43%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17843      0.01%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13496500      9.27%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7557000      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145622205                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.577552                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             737847                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005067                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    524759309                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    177585273                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142475856                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146360052                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       282042                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2857907                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        97816                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4263407                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         871028                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       120778                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154276374                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         8942                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14671122                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7581422                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17842                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        104646                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          224                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1115761                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1166613                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2282374                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143525181                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13021476                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2097022                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20578312                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20261004                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7556836                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.569235                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142475892                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142475856                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82216266                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229055794                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.565073                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358936                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105538197                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129948153                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24328529                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35684                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2118489                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    228390866                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.568973                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.368724                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    173668767     76.04%     76.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25190920     11.03%     87.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     13065756      5.72%     92.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4197081      1.84%     94.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5770459      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1933932      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1119527      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       989572      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2454852      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    228390866                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105538197                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129948153                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19296821                       # Number of memory references committed
system.switch_cpus2.commit.loads             11813215                       # Number of loads committed
system.switch_cpus2.commit.membars              17842                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18756591                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        117073252                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2680127                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2454852                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           380212696                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312816812                       # The number of ROB writes
system.switch_cpus2.timesIdled                3051184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19482724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105538197                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129948153                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105538197                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.389059                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.389059                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.418575                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.418575                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       645518814                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199380733                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143360629                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35684                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               252136992                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22488364                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18454993                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2103306                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9435427                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8847869                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2243806                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        98464                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    201567546                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             123344541                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22488364                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11091675                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26599007                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5834806                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6576102                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12193035                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2093894                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    238455967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.634705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.995658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       211856960     88.85%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1980704      0.83%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3585370      1.50%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2120235      0.89%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1738508      0.73%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1553631      0.65%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          857829      0.36%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2133913      0.89%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12628817      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    238455967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089191                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.489197                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       199909418                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      8247584                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26520127                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        65800                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3713035                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3694899                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     151280385                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3713035                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       200206679                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         692870                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6648460                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26271485                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       923435                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     151230277                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        100833                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       532896                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    213059419                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    701842833                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    701842833                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    180973590                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        32085829                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36005                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18027                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2673257                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14066843                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7567899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        73620                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1712084                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         150078128                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36005                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        143092463                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        66914                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17791197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36788849                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    238455967                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.600079                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.287572                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    178874736     75.01%     75.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23707410      9.94%     84.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12407638      5.20%     90.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8742925      3.67%     93.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8749052      3.67%     97.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3131038      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2388572      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       278596      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       176000      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    238455967                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          52426     13.69%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        170784     44.60%     58.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       159691     41.71%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    120743848     84.38%     84.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1957118      1.37%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17978      0.01%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12824917      8.96%     94.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7548602      5.28%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     143092463                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.567519                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             382901                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    525090708                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    167905578                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    140650736                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     143475364                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       290855                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2307580                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        90252                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3713035                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         484906                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        56739                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    150114133                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        16157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14066843                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7567899                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18027                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         46855                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1210600                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1100994                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2311594                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    141460732                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12727250                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1631731                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20275847                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20046554                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7548597                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.561047                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             140650800                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            140650736                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82315301                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        224198866                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.557835                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.367153                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    105222582                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    129701389                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20412965                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35956                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2121056                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    234742932                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.552525                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.404077                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    181791892     77.44%     77.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25830069     11.00%     88.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9907880      4.22%     92.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5216130      2.22%     94.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4430525      1.89%     96.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2100757      0.89%     97.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       993788      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1556571      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2915320      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    234742932                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    105222582                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     129701389                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19236910                       # Number of memory references committed
system.switch_cpus3.commit.loads             11759263                       # Number of loads committed
system.switch_cpus3.commit.membars              17978                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18818347                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        116764541                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2682553                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2915320                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           381941966                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          303941745                       # The number of ROB writes
system.switch_cpus3.timesIdled                2975551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               13681025                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          105222582                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            129701389                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    105222582                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.396225                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.396225                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.417323                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.417323                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       636063753                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      196472062                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      140055428                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35956                       # number of misc regfile writes
system.l20.replacements                         18767                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          692805                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26959                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.698468                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.417484                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.542511                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5450.532614                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2730.507390                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000905                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000432                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.665348                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.333314                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78174                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78174                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18859                       # number of Writeback hits
system.l20.Writeback_hits::total                18859                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78174                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78174                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78174                       # number of overall hits
system.l20.overall_hits::total                  78174                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18757                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18767                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18757                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18767                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18757                       # number of overall misses
system.l20.overall_misses::total                18767                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2327099                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5236830339                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5239157438                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2327099                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5236830339                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5239157438                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2327099                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5236830339                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5239157438                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96931                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96941                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18859                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18859                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96931                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96941                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96931                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96941                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.193509                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.193592                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.193509                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.193592                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.193509                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.193592                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 279193.385883                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 279168.617147                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 279193.385883                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 279168.617147                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 279193.385883                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 279168.617147                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4292                       # number of writebacks
system.l20.writebacks::total                     4292                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18757                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18767                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18757                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18767                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18757                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18767                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4038780181                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4040469280                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4038780181                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4040469280                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4038780181                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4040469280                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.193509                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.193592                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.193509                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.193592                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.193509                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.193592                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 215321.223063                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 215296.492780                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 215321.223063                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 215296.492780                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 215321.223063                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 215296.492780                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12477                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          181195                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20669                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.766510                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          226.797660                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.469121                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4866.261557                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3091.471663                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.027685                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000912                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.594026                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.377377                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32854                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32854                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8133                       # number of Writeback hits
system.l21.Writeback_hits::total                 8133                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32854                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32854                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32854                       # number of overall hits
system.l21.overall_hits::total                  32854                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12462                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12477                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12462                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12477                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12462                       # number of overall misses
system.l21.overall_misses::total                12477                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3577644                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3320041853                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3323619497                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3577644                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3320041853                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3323619497                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3577644                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3320041853                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3323619497                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45316                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45331                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8133                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8133                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45316                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45331                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45316                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45331                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275002                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.275242                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.275002                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.275242                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.275002                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.275242                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 238509.600000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 266413.244503                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 266379.698405                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 238509.600000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 266413.244503                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 266379.698405                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 238509.600000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 266413.244503                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 266379.698405                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1929                       # number of writebacks
system.l21.writebacks::total                     1929                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12462                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12477                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12462                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12477                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12462                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12477                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2611343                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2521554046                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2524165389                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2611343                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2521554046                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2524165389                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2611343                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2521554046                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2524165389                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275002                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.275242                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.275002                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.275242                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.275002                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.275242                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 174089.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 202339.435564                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 202305.473191                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 174089.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 202339.435564                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 202305.473191                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 174089.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 202339.435564                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 202305.473191                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          5510                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          360965                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13702                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.343964                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          260.342398                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.788693                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2630.591727                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5290.277182                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.031780                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001317                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.321117                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.645786                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        35699                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  35699                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10747                       # number of Writeback hits
system.l22.Writeback_hits::total                10747                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        35699                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35699                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        35699                       # number of overall hits
system.l22.overall_hits::total                  35699                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         5495                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 5509                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         5495                       # number of demand (read+write) misses
system.l22.demand_misses::total                  5509                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         5495                       # number of overall misses
system.l22.overall_misses::total                 5509                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3114936                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1500825830                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1503940766                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3114936                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1500825830                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1503940766                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3114936                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1500825830                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1503940766                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        41194                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              41208                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10747                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10747                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        41194                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               41208                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        41194                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              41208                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.133393                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.133688                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.133393                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.133688                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.133393                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.133688                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 222495.428571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 273125.719745                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 272997.053186                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 222495.428571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 273125.719745                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 272997.053186                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 222495.428571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 273125.719745                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 272997.053186                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3664                       # number of writebacks
system.l22.writebacks::total                     3664                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         5495                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            5509                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         5495                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             5509                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         5495                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            5509                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2221349                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1149800437                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1152021786                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2221349                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1149800437                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1152021786                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2221349                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1149800437                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1152021786                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.133393                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.133688                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.133393                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.133688                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.133393                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.133688                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158667.785714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 209244.847498                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 209116.316210                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 158667.785714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 209244.847498                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 209116.316210                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 158667.785714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 209244.847498                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 209116.316210                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4527                       # number of replacements
system.l23.tagsinuse                             8192                       # Cycle average of tags in use
system.l23.total_refs                          313690                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12719                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.663102                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          380.077773                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.305629                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2202.867733                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          5594.748865                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.046396                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001746                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.268905                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.682953                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        29973                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  29973                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9638                       # number of Writeback hits
system.l23.Writeback_hits::total                 9638                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        29973                       # number of demand (read+write) hits
system.l23.demand_hits::total                   29973                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        29973                       # number of overall hits
system.l23.overall_hits::total                  29973                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4511                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4527                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4511                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4527                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4511                       # number of overall misses
system.l23.overall_misses::total                 4527                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4131941                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1212668778                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1216800719                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4131941                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1212668778                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1216800719                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4131941                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1212668778                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1216800719                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        34484                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              34500                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9638                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9638                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        34484                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               34500                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        34484                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              34500                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.130814                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.131217                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.130814                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.131217                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.130814                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.131217                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 258246.312500                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 268824.823321                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 268787.435167                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 258246.312500                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 268824.823321                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 268787.435167                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 258246.312500                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 268824.823321                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 268787.435167                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2946                       # number of writebacks
system.l23.writebacks::total                     2946                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4511                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4527                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4511                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4527                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4511                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4527                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3109454                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    924553518                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    927662972                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3109454                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    924553518                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    927662972                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3109454                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    924553518                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    927662972                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.130814                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.131217                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.130814                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.131217                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.130814                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.131217                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 194340.875000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 204955.335402                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 204917.820190                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 194340.875000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 204955.335402                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 204917.820190                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 194340.875000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 204955.335402                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 204917.820190                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.960891                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011864165                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849843.080439                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.960891                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015963                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876540                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11856515                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11856515                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11856515                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11856515                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11856515                       # number of overall hits
system.cpu0.icache.overall_hits::total       11856515                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2690500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2690500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2690500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2690500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2690500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2690500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11856526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11856526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11856526                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11856526                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11856526                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11856526                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 244590.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 244590.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 244590.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2410099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2410099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2410099                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 241009.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96931                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190998405                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97187                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1965.267011                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.589248                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.410752                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916364                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083636                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10413229                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10413229                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677237                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17366                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17366                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18090466                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18090466                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18090466                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18090466                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401927                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401927                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402002                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402002                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402002                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402002                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45562999906                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45562999906                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9829610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9829610                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45572829516                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45572829516                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45572829516                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45572829516                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10815156                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10815156                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18492468                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18492468                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18492468                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18492468                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037163                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037163                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021739                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021739                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021739                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021739                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113361.381311                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113361.381311                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 131061.466667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 131061.466667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 113364.683549                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 113364.683549                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 113364.683549                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 113364.683549                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18859                       # number of writebacks
system.cpu0.dcache.writebacks::total            18859                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304996                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304996                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305071                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305071                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305071                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305071                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96931                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96931                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96931                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96931                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96931                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96931                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10580117144                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10580117144                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10580117144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10580117144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10580117144                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10580117144                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008963                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008963                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005242                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005242                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005242                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005242                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109151.016125                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109151.016125                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109151.016125                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109151.016125                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109151.016125                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109151.016125                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.368113                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926919774                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1710184.084871                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.368113                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.867577                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12376640                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12376640                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12376640                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12376640                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12376640                       # number of overall hits
system.cpu1.icache.overall_hits::total       12376640                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4567704                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4567704                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4567704                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4567704                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4567704                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4567704                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12376658                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12376658                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12376658                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12376658                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12376658                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12376658                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 253761.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 253761.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 253761.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 253761.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 253761.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 253761.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3702144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3702144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3702144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3702144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3702144                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3702144                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 246809.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 246809.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 246809.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 246809.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 246809.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 246809.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45316                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227665921                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45572                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4995.741267                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.559968                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.440032                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.818594                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.181406                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17732537                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17732537                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3588083                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3588083                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8273                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8273                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8260                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8260                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21320620                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21320620                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21320620                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21320620                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       167525                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       167525                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       167525                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        167525                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       167525                       # number of overall misses
system.cpu1.dcache.overall_misses::total       167525                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24806148321                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24806148321                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24806148321                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24806148321                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24806148321                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24806148321                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17900062                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17900062                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3588083                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3588083                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8260                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8260                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21488145                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21488145                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21488145                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21488145                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009359                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009359                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007796                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007796                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007796                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007796                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 148074.307244                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 148074.307244                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 148074.307244                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 148074.307244                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 148074.307244                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 148074.307244                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8133                       # number of writebacks
system.cpu1.dcache.writebacks::total             8133                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       122209                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       122209                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       122209                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       122209                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       122209                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       122209                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45316                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45316                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45316                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45316                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45316                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45316                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5563439224                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5563439224                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5563439224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5563439224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5563439224                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5563439224                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002109                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002109                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002109                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002109                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 122769.865478                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 122769.865478                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 122769.865478                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 122769.865478                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 122769.865478                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 122769.865478                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996875                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015203278                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192663.667387                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996875                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12155426                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12155426                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12155426                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12155426                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12155426                       # number of overall hits
system.cpu2.icache.overall_hits::total       12155426                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3570484                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3570484                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3570484                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3570484                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3570484                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3570484                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12155441                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12155441                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12155441                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12155441                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12155441                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12155441                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 238032.266667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 238032.266667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 238032.266667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 238032.266667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 238032.266667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 238032.266667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3231136                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3231136                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3231136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3231136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3231136                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3231136                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 230795.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 230795.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 230795.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 230795.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 230795.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 230795.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41194                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169458209                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41450                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4088.255947                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.018664                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.981336                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910229                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089771                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9784825                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9784825                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7449710                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7449710                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17842                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17842                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17842                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17842                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17234535                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17234535                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17234535                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17234535                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       123973                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       123973                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       123973                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        123973                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       123973                       # number of overall misses
system.cpu2.dcache.overall_misses::total       123973                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15020907849                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15020907849                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15020907849                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15020907849                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15020907849                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15020907849                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9908798                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9908798                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7449710                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7449710                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17842                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17842                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17358508                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17358508                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17358508                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17358508                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012511                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012511                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007142                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007142                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007142                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007142                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 121162.735830                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 121162.735830                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121162.735830                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121162.735830                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121162.735830                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121162.735830                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10747                       # number of writebacks
system.cpu2.dcache.writebacks::total            10747                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82779                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82779                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82779                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82779                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82779                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82779                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41194                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41194                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41194                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41194                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41194                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41194                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3869779595                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3869779595                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3869779595                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3869779595                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3869779595                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3869779595                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004157                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004157                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002373                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002373                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002373                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002373                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93940.369835                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93940.369835                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93940.369835                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93940.369835                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93940.369835                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93940.369835                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.051493                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018630732                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2204828.424242                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.051493                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024121                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738865                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12193019                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12193019                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12193019                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12193019                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12193019                       # number of overall hits
system.cpu3.icache.overall_hits::total       12193019                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4432741                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4432741                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4432741                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4432741                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4432741                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4432741                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12193035                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12193035                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12193035                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12193035                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12193035                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12193035                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 277046.312500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 277046.312500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 277046.312500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 277046.312500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 277046.312500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 277046.312500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4264741                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4264741                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4264741                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4264741                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4264741                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4264741                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 266546.312500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 266546.312500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 266546.312500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 266546.312500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 266546.312500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 266546.312500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 34484                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164191733                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34740                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4726.302044                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.468395                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.531605                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.904173                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.095827                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9484706                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9484706                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7441692                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7441692                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18010                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18010                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17978                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17978                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16926398                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16926398                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16926398                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16926398                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        88749                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        88749                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        88749                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         88749                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        88749                       # number of overall misses
system.cpu3.dcache.overall_misses::total        88749                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8866399315                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8866399315                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8866399315                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8866399315                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8866399315                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8866399315                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9573455                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9573455                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7441692                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7441692                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17978                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17978                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17015147                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17015147                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17015147                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17015147                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009270                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009270                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005216                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005216                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005216                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005216                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 99904.216555                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99904.216555                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 99904.216555                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99904.216555                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 99904.216555                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 99904.216555                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9638                       # number of writebacks
system.cpu3.dcache.writebacks::total             9638                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        54265                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        54265                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        54265                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        54265                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        54265                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        54265                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        34484                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34484                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        34484                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        34484                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        34484                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        34484                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3204486163                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3204486163                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3204486163                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3204486163                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3204486163                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3204486163                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002027                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002027                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002027                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002027                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92926.753364                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92926.753364                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92926.753364                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92926.753364                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92926.753364                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92926.753364                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
