\hypertarget{struct_f_l_a_s_h___type_def}{\section{F\-L\-A\-S\-H\-\_\-\-Type\-Def Struct Reference}
\label{struct_f_l_a_s_h___type_def}\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
}


F\-L\-A\-S\-H Registers.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}{A\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}{K\-E\-Y\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}{O\-P\-T\-K\-E\-Y\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}{S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}{C\-R}
\item 
\hypertarget{struct_f_l_a_s_h___type_def_a9cd77bc29038841798b4b63c5cecdb9d}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries A\-R}}\label{struct_f_l_a_s_h___type_def_a9cd77bc29038841798b4b63c5cecdb9d}

\item 
\hypertarget{struct_f_l_a_s_h___type_def_a32e5cc660e711dc5424f827e2d4efd88}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D}}\label{struct_f_l_a_s_h___type_def_a32e5cc660e711dc5424f827e2d4efd88}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a24dece1e3b3185456afe34c3dc6add2e}{O\-B\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_ac1889c0e17d868ab991f267ceb9dbb4b}{W\-R\-P\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a54026c3b5bc2059f1b187acb6c4817ac}{O\-P\-T\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a58afa3377dd5f4ffa93eb3da4c653cba}{P\-E\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a17d6fcde53db4cb932b3fbfe08235b31}{P\-D\-K\-E\-Y\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a3c470f54858e246365f56e5fe4d2a618}{P\-E\-K\-E\-Y\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a98a43d6cc0dfca44214d5e78115e8c51}{P\-R\-G\-K\-E\-Y\-R}
\item 
uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a687f734afedcd12821de90664b55a542}{R\-E\-S\-E\-R\-V\-E\-D} \mbox{[}23\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a8f94f0938663804b2d9de2002a4e7e67}{W\-R\-P\-R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a79b0e64b11e40d304573f0b501355aab}{W\-R\-P\-R2}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\-L\-A\-S\-H Registers. 

\subsection{Member Data Documentation}
\hypertarget{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!A\-C\-R@{A\-C\-R}}
\index{A\-C\-R@{A\-C\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{A\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-A\-C\-R}}\label{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}
F\-L\-A\-S\-H access control register, Address offset\-: 0x00

Access control register, Address offset\-: 0x00 \hypertarget{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}
F\-L\-A\-S\-H control register, Address offset\-: 0x10 \hypertarget{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!K\-E\-Y\-R@{K\-E\-Y\-R}}
\index{K\-E\-Y\-R@{K\-E\-Y\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{K\-E\-Y\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-K\-E\-Y\-R}}\label{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}
F\-L\-A\-S\-H key register, Address offset\-: 0x04 \hypertarget{struct_f_l_a_s_h___type_def_a24dece1e3b3185456afe34c3dc6add2e}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!O\-B\-R@{O\-B\-R}}
\index{O\-B\-R@{O\-B\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{O\-B\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-O\-B\-R}}\label{struct_f_l_a_s_h___type_def_a24dece1e3b3185456afe34c3dc6add2e}
Option byte register, Address offset\-: 0x1c \hypertarget{struct_f_l_a_s_h___type_def_a54026c3b5bc2059f1b187acb6c4817ac}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!O\-P\-T\-C\-R@{O\-P\-T\-C\-R}}
\index{O\-P\-T\-C\-R@{O\-P\-T\-C\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{O\-P\-T\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-O\-P\-T\-C\-R}}\label{struct_f_l_a_s_h___type_def_a54026c3b5bc2059f1b187acb6c4817ac}
F\-L\-A\-S\-H option control register, Address offset\-: 0x14 \hypertarget{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!O\-P\-T\-K\-E\-Y\-R@{O\-P\-T\-K\-E\-Y\-R}}
\index{O\-P\-T\-K\-E\-Y\-R@{O\-P\-T\-K\-E\-Y\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{O\-P\-T\-K\-E\-Y\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-O\-P\-T\-K\-E\-Y\-R}}\label{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}
F\-L\-A\-S\-H option key register, Address offset\-: 0x08

Option byte key register, Address offset\-: 0x14 \hypertarget{struct_f_l_a_s_h___type_def_a17d6fcde53db4cb932b3fbfe08235b31}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!P\-D\-K\-E\-Y\-R@{P\-D\-K\-E\-Y\-R}}
\index{P\-D\-K\-E\-Y\-R@{P\-D\-K\-E\-Y\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{P\-D\-K\-E\-Y\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-P\-D\-K\-E\-Y\-R}}\label{struct_f_l_a_s_h___type_def_a17d6fcde53db4cb932b3fbfe08235b31}
Power down key register, Address offset\-: 0x08 \hypertarget{struct_f_l_a_s_h___type_def_a58afa3377dd5f4ffa93eb3da4c653cba}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!P\-E\-C\-R@{P\-E\-C\-R}}
\index{P\-E\-C\-R@{P\-E\-C\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{P\-E\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-P\-E\-C\-R}}\label{struct_f_l_a_s_h___type_def_a58afa3377dd5f4ffa93eb3da4c653cba}
Program/erase control register, Address offset\-: 0x04 \hypertarget{struct_f_l_a_s_h___type_def_a3c470f54858e246365f56e5fe4d2a618}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!P\-E\-K\-E\-Y\-R@{P\-E\-K\-E\-Y\-R}}
\index{P\-E\-K\-E\-Y\-R@{P\-E\-K\-E\-Y\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{P\-E\-K\-E\-Y\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-P\-E\-K\-E\-Y\-R}}\label{struct_f_l_a_s_h___type_def_a3c470f54858e246365f56e5fe4d2a618}
Program/erase key register, Address offset\-: 0x0c \hypertarget{struct_f_l_a_s_h___type_def_a98a43d6cc0dfca44214d5e78115e8c51}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!P\-R\-G\-K\-E\-Y\-R@{P\-R\-G\-K\-E\-Y\-R}}
\index{P\-R\-G\-K\-E\-Y\-R@{P\-R\-G\-K\-E\-Y\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{P\-R\-G\-K\-E\-Y\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-P\-R\-G\-K\-E\-Y\-R}}\label{struct_f_l_a_s_h___type_def_a98a43d6cc0dfca44214d5e78115e8c51}
Program memory key register, Address offset\-: 0x10 \hypertarget{struct_f_l_a_s_h___type_def_a687f734afedcd12821de90664b55a542}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D@{R\-E\-S\-E\-R\-V\-E\-D}}
\index{R\-E\-S\-E\-R\-V\-E\-D@{R\-E\-S\-E\-R\-V\-E\-D}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D\mbox{[}23\mbox{]}}}\label{struct_f_l_a_s_h___type_def_a687f734afedcd12821de90664b55a542}
Reserved, 0x24 \hypertarget{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}
F\-L\-A\-S\-H status register, Address offset\-: 0x0\-C

Status register, Address offset\-: 0x18 \hypertarget{struct_f_l_a_s_h___type_def_ac1889c0e17d868ab991f267ceb9dbb4b}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!W\-R\-P\-R@{W\-R\-P\-R}}
\index{W\-R\-P\-R@{W\-R\-P\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{W\-R\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-W\-R\-P\-R}}\label{struct_f_l_a_s_h___type_def_ac1889c0e17d868ab991f267ceb9dbb4b}
Write protection register, Address offset\-: 0x20 \hypertarget{struct_f_l_a_s_h___type_def_a8f94f0938663804b2d9de2002a4e7e67}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!W\-R\-P\-R1@{W\-R\-P\-R1}}
\index{W\-R\-P\-R1@{W\-R\-P\-R1}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{W\-R\-P\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-W\-R\-P\-R1}}\label{struct_f_l_a_s_h___type_def_a8f94f0938663804b2d9de2002a4e7e67}
Write protection register 1, Address offset\-: 0x28 \hypertarget{struct_f_l_a_s_h___type_def_a79b0e64b11e40d304573f0b501355aab}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!W\-R\-P\-R2@{W\-R\-P\-R2}}
\index{W\-R\-P\-R2@{W\-R\-P\-R2}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{W\-R\-P\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-W\-R\-P\-R2}}\label{struct_f_l_a_s_h___type_def_a79b0e64b11e40d304573f0b501355aab}
Write protection register 2, Address offset\-: 0x2\-C 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
