{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552195228254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552195228258 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552195228258 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552195228258 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552195228258 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552195228258 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552195228258 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552195228258 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552195228258 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552195228258 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552195228258 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552195228258 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552195228258 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552195228258 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552195228258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar  9 21:20:28 2019 " "Processing started: Sat Mar  9 21:20:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552195228258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552195228258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map top " "Command: quartus_map top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552195228260 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1552195228696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/clocksystem/synthesis/submodules/clocksystem_up_clocks_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/clocksystem/synthesis/submodules/clocksystem_up_clocks_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocksystem_up_clocks_0 " "Found entity 1: clocksystem_up_clocks_0" {  } { { "qsys/clocksystem/synthesis/submodules/clocksystem_up_clocks_0.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/qsys/clocksystem/synthesis/submodules/clocksystem_up_clocks_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552195228819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552195228819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/clocksystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/clocksystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/clocksystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/qsys/clocksystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552195228822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552195228822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/clocksystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/clocksystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/clocksystem/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/qsys/clocksystem/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552195228824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552195228824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/clocksystem/synthesis/clocksystem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/clocksystem/synthesis/clocksystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocksystem " "Found entity 1: clocksystem" {  } { { "qsys/clocksystem/synthesis/clocksystem.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/qsys/clocksystem/synthesis/clocksystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552195228826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552195228826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seven_segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seven_segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "rtl/seven_segment_display.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/seven_segment_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552195228828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552195228828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga640x480 " "Found entity 1: vga640x480" {  } { { "rtl/vga640x480.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/vga640x480.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552195228830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552195228830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "rtl/ps2.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/ps2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552195228832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552195228832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552195228834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552195228834 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1552195228930 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ball_x top.v(59) " "Verilog HDL Always Construct warning at top.v(59): variable \"ball_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1552195228936 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ball_y top.v(59) " "Verilog HDL Always Construct warning at top.v(59): variable \"ball_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1552195228937 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_paddle_y top.v(60) " "Verilog HDL Always Construct warning at top.v(60): variable \"left_paddle_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1552195228939 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_paddle_y top.v(61) " "Verilog HDL Always Construct warning at top.v(61): variable \"right_paddle_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1552195228940 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VGA_R top.v(54) " "Verilog HDL Always Construct warning at top.v(54): inferring latch(es) for variable \"VGA_R\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1552195228942 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VGA_G top.v(54) " "Verilog HDL Always Construct warning at top.v(54): inferring latch(es) for variable \"VGA_G\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1552195228947 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.v(85) " "Verilog HDL assignment warning at top.v(85): truncated value with size 32 to match size of target (10)" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195228948 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 top.v(86) " "Verilog HDL assignment warning at top.v(86): truncated value with size 32 to match size of target (9)" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195228948 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 top.v(87) " "Verilog HDL assignment warning at top.v(87): truncated value with size 32 to match size of target (9)" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195228949 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 top.v(88) " "Verilog HDL assignment warning at top.v(88): truncated value with size 32 to match size of target (9)" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195228950 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 top.v(93) " "Verilog HDL assignment warning at top.v(93): truncated value with size 32 to match size of target (9)" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195228951 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 top.v(95) " "Verilog HDL assignment warning at top.v(95): truncated value with size 32 to match size of target (9)" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195228952 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 top.v(97) " "Verilog HDL assignment warning at top.v(97): truncated value with size 32 to match size of target (9)" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195228953 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 top.v(99) " "Verilog HDL assignment warning at top.v(99): truncated value with size 32 to match size of target (9)" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195228959 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_G\[0\] top.v(74) " "Inferred latch for \"VGA_G\[0\]\" at top.v(74)" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552195228965 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_G\[1\] top.v(74) " "Inferred latch for \"VGA_G\[1\]\" at top.v(74)" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552195228966 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_G\[2\] top.v(74) " "Inferred latch for \"VGA_G\[2\]\" at top.v(74)" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552195228966 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_G\[3\] top.v(74) " "Inferred latch for \"VGA_G\[3\]\" at top.v(74)" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552195228967 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_R\[0\] top.v(74) " "Inferred latch for \"VGA_R\[0\]\" at top.v(74)" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552195228968 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_R\[1\] top.v(74) " "Inferred latch for \"VGA_R\[1\]\" at top.v(74)" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552195228969 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_R\[2\] top.v(74) " "Inferred latch for \"VGA_R\[2\]\" at top.v(74)" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552195228970 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_R\[3\] top.v(74) " "Inferred latch for \"VGA_R\[3\]\" at top.v(74)" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552195228971 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:keyboard " "Elaborating entity \"ps2\" for hierarchy \"ps2:keyboard\"" {  } { { "rtl/top.v" "keyboard" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(25) " "Verilog HDL assignment warning at ps2.v(25): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ps2.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/ps2.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195229027 "|top|ps2:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(30) " "Verilog HDL assignment warning at ps2.v(30): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ps2.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/ps2.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195229027 "|top|ps2:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(35) " "Verilog HDL assignment warning at ps2.v(35): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ps2.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/ps2.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195229027 "|top|ps2:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(40) " "Verilog HDL assignment warning at ps2.v(40): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ps2.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/ps2.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195229027 "|top|ps2:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(45) " "Verilog HDL assignment warning at ps2.v(45): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ps2.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/ps2.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195229027 "|top|ps2:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(50) " "Verilog HDL assignment warning at ps2.v(50): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ps2.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/ps2.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195229027 "|top|ps2:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(55) " "Verilog HDL assignment warning at ps2.v(55): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ps2.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/ps2.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195229027 "|top|ps2:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(60) " "Verilog HDL assignment warning at ps2.v(60): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ps2.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/ps2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195229028 "|top|ps2:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(65) " "Verilog HDL assignment warning at ps2.v(65): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ps2.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/ps2.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195229028 "|top|ps2:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(69) " "Verilog HDL assignment warning at ps2.v(69): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ps2.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/ps2.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195229028 "|top|ps2:keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocksystem clocksystem:clocks " "Elaborating entity \"clocksystem\" for hierarchy \"clocksystem:clocks\"" {  } { { "rtl/top.v" "clocks" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocksystem_up_clocks_0 clocksystem:clocks\|clocksystem_up_clocks_0:up_clocks_0 " "Elaborating entity \"clocksystem_up_clocks_0\" for hierarchy \"clocksystem:clocks\|clocksystem_up_clocks_0:up_clocks_0\"" {  } { { "qsys/clocksystem/synthesis/clocksystem.v" "up_clocks_0" { Text "/home/oliver/Projects/FPGA_Projects/Pong/qsys/clocksystem/synthesis/clocksystem.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229033 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDRAM_CLK clocksystem_up_clocks_0.v(97) " "Verilog HDL or VHDL warning at clocksystem_up_clocks_0.v(97): object \"SDRAM_CLK\" assigned a value but never read" {  } { { "qsys/clocksystem/synthesis/submodules/clocksystem_up_clocks_0.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/qsys/clocksystem/synthesis/submodules/clocksystem_up_clocks_0.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1552195229034 "|top|clocksystem:clocks|clocksystem_up_clocks_0:up_clocks_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clocksystem:clocks\|clocksystem_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"clocksystem:clocks\|clocksystem_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\"" {  } { { "qsys/clocksystem/synthesis/submodules/clocksystem_up_clocks_0.v" "DE_Clock_Generator_System" { Text "/home/oliver/Projects/FPGA_Projects/Pong/qsys/clocksystem/synthesis/submodules/clocksystem_up_clocks_0.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clocksystem:clocks\|clocksystem_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"clocksystem:clocks\|clocksystem_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\"" {  } { { "qsys/clocksystem/synthesis/submodules/clocksystem_up_clocks_0.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/qsys/clocksystem/synthesis/submodules/clocksystem_up_clocks_0.v" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552195229249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clocksystem:clocks\|clocksystem_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"clocksystem:clocks\|clocksystem_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229250 ""}  } { { "qsys/clocksystem/synthesis/submodules/clocksystem_up_clocks_0.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/qsys/clocksystem/synthesis/submodules/clocksystem_up_clocks_0.v" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1552195229250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller clocksystem:clocks\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"clocksystem:clocks\|altera_reset_controller:rst_controller\"" {  } { { "qsys/clocksystem/synthesis/clocksystem.v" "rst_controller" { Text "/home/oliver/Projects/FPGA_Projects/Pong/qsys/clocksystem/synthesis/clocksystem.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer clocksystem:clocks\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"clocksystem:clocks\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/clocksystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/oliver/Projects/FPGA_Projects/Pong/qsys/clocksystem/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640x480 vga640x480:display " "Elaborating entity \"vga640x480\" for hierarchy \"vga640x480:display\"" {  } { { "rtl/top.v" "display" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(34) " "Verilog HDL assignment warning at vga640x480.v(34): truncated value with size 32 to match size of target (10)" {  } { { "rtl/vga640x480.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/vga640x480.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195229262 "|top|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga640x480.v(35) " "Verilog HDL assignment warning at vga640x480.v(35): truncated value with size 32 to match size of target (9)" {  } { { "rtl/vga640x480.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/vga640x480.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195229263 "|top|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(61) " "Verilog HDL assignment warning at vga640x480.v(61): truncated value with size 32 to match size of target (10)" {  } { { "rtl/vga640x480.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/vga640x480.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195229264 "|top|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(64) " "Verilog HDL assignment warning at vga640x480.v(64): truncated value with size 32 to match size of target (10)" {  } { { "rtl/vga640x480.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/vga640x480.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1552195229264 "|top|vga640x480:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display seven_segment_display:left_score_display " "Elaborating entity \"seven_segment_display\" for hierarchy \"seven_segment_display:left_score_display\"" {  } { { "rtl/top.v" "left_score_display" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552195229266 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number seven_segment_display.v(8) " "Verilog HDL Always Construct warning at seven_segment_display.v(8): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/seven_segment_display.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/seven_segment_display.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1552195229266 "|top|seven_segment_display:left_score_display"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "qsys/clocksystem/synthesis/submodules/clocksystem_up_clocks_0.v" "DE_Clock_Generator_System" { Text "/home/oliver/Projects/FPGA_Projects/Pong/qsys/clocksystem/synthesis/submodules/clocksystem_up_clocks_0.v" 162 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1552195229361 "|top|clocksystem:clocks|clocksystem_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1552195230051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 20 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1552195230051 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1552195230051 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552195230232 "|top|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1552195230232 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1552195230830 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552195230830 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552195230963 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552195230963 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/Pong/rtl/top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552195230963 "|top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1552195230963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "271 " "Implemented 271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1552195230963 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1552195230963 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1552195230963 ""} { "Info" "ICUT_CUT_TM_LCELLS" "235 " "Implemented 235 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1552195230963 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1552195230963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1552195230963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "642 " "Peak virtual memory: 642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552195230987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar  9 21:20:30 2019 " "Processing ended: Sat Mar  9 21:20:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552195230987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552195230987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552195230987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552195230987 ""}
