Description:,Code Piece:
Template of reading .lib (liberty) files,"from openroad import Tech
from pathlib import Path

# Initialize OpenROAD objects and read technology files
tech = Tech()
# Set paths to library and design files
libDir = Path(""../Design/nangate45/lib"")

# Read all liberty file from the library directories
libFiles = libDir.glob(""*.lib"")

# Load liberty timing libraries
for libFile in libFiles:
  tech.readLiberty(libFile.as_posix())"
Template of reading .lef files,"from openroad import Tech
from pathlib import Path

# Initialize OpenROAD objects and read technology files
tech = Tech()
# Set paths to library and design files
lefDir = Path(""../Design/nangate45/lef"") 
techlefDir = Path(""../Design/nangate45/lef"")

# Read all LEF files from the library directories
techLefFiles = lefDir.glob(""*.tech.lef"")
lefFiles = lefDir.glob('*.lef')

# Load technology and cell LEF files  
for techLefFile in techLefFiles:
  tech.readLef(techLefFile.as_posix())
for lefFile in lefFiles:
  tech.readLef(lefFile.as_posix())"
Template of reading technology files,"from openroad import Tech
from pathlib import Path

# Initialize OpenROAD objects and read technology files
tech = Tech()
# Set paths to library and design files
techlefDir = Path(""../Design/nangate45/lef"")

# Read all tech led files from the library directories
techLefFiles = lefDir.glob(""*.tech.lef"")

# Load technology and cell LEF files  
for techLefFile in techLefFiles:
  tech.readLef(techLefFile.as_posix())"
Template of reading verilog files (reading netlist file),"from openroad import Tech, Design
from pathlib import Path

# Initialize OpenROAD objects and read technology files
tech = Tech()
# Set paths to library and design files
libDir = Path(""../Design/nangate45/lib"")
lefDir = Path(""../Design/nangate45/lef"") 
techlefDir = Path(""../Design/nangate45/lef"")
designDir = Path(""../Design/"")

design_name = ""1_synth""
design_top_module_name = ""gcd""

# Read all liberty (.lib) and LEF files from the library directories
libFiles = libDir.glob(""*.lib"")
techLefFiles = lefDir.glob(""*.tech.lef"")
lefFiles = lefDir.glob('*.lef')

# Load liberty timing libraries
for libFile in libFiles:
  tech.readLiberty(libFile.as_posix())
# Load technology and cell LEF files  
for techLefFile in techLefFiles:
  tech.readLef(techLefFile.as_posix())
for lefFile in lefFiles:
  tech.readLef(lefFile.as_posix())

# Create design and read Verilog netlist
design = Design(tech)
verilogFile = designDir/str(design_name + "".v"")
design.readVerilog(verilogFile.as_posix())
design.link(design_top_module_name)"
Template of reading OpenROAD design file in .odb format,"from openroad import Tech, Design

# Initialize OpenROAD objects and read technology files
tech = Tech()
# Set paths to library and design files
libDir = Path(""../Design/nangate45/lib"")
lefDir = Path(""../Design/nangate45/lef"") 
techlefDir = Path(""../Design/nangate45/lef"")
designDir = Path(""../Design/"")

design_name = ""1_synth""
design_top_module_name = ""gcd""

# Read all liberty (.lib) and LEF files from the library directories
libFiles = libDir.glob(""*.lib"")
techLefFiles = lefDir.glob(""*.tech.lef"")
lefFiles = lefDir.glob('*.lef')

# Load liberty timing libraries
for libFile in libFiles:
  tech.readLiberty(libFile.as_posix())
# Load technology and cell LEF files  
for techLefFile in techLefFiles:
  tech.readLef(techLefFile.as_posix())
for lefFile in lefFiles:
  tech.readLef(lefFile.as_posix())

# Create design and read ode file
design = Design(tech)
odbFile = designDir/str(design_name + "".odb"")
design.readDb(odbFile.as_posix())"
Template of reading DEF (.def) files,"from openroad import Tech, Design

# Initialize OpenROAD objects and read technology files
tech = Tech()
# Set paths to library and design files
libDir = Path(""../Design/nangate45/lib"")
lefDir = Path(""../Design/nangate45/lef"") 
techlefDir = Path(""../Design/nangate45/lef"")
designDir = Path(""../Design/"")

design_name = ""1_synth""
design_top_module_name = ""gcd""

# Read all liberty (.lib) and LEF files from the library directories
libFiles = libDir.glob(""*.lib"")
techLefFiles = lefDir.glob(""*.tech.lef"")
lefFiles = lefDir.glob('*.lef')

# Load liberty timing libraries
for libFile in libFiles:
  tech.readLiberty(libFile.as_posix())
# Load technology and cell LEF files  
for techLefFile in techLefFiles:
  tech.readLef(techLefFile.as_posix())
for lefFile in lefFiles:
  tech.readLef(lefFile.as_posix())

# Create design and read def file
design = Design(tech)
defFile = designDir/str(design_name + "".def"")
design.readDef(defFile.as_posix())"
Template of creating and propagate the clock signal,"clock_period = 200
port_name = ""port_name""
clock_name = ""clock_name""
# Create clock signal
design.evalTclString(""create_clock -period %s [get_ports %s] -name %s""%(clock_period, port_name, clock_name))
# Propagate the clock signal
design.evalTclString(""set_propagated_clock [all_clocks]"")"
Template of running floorplanning with utilization rate (hight/width),"# Initialize floorplan with core and die area
floorplan = design.getFloorplan()
# Set die area to 60um x 50um
# Initialize floorplan with FreePDK45 site
site = floorplan.findSite(""FreePDK45_38x28_10R_NP_162NW_34O"")
utilization = 0.5
aspect_ratio = 1.0
leftSpace = design.micronToDBU(10)
rightSpace = design.micronToDBU(10)
topSpace = design.micronToDBU(10)
bottomSpace = design.micronToDBU(10)
floorplan.initFloorplan(utilization, aspect_ratio, bottomSpace, topSpace, leftSpace, rightSpace, site)
floorplan.makeTracks()"
Template of running floorplanning with specific die and core area,"import odb
# Initialize floorplan with core and die area
floorplan = design.getFloorplan()
# Set die area to 60um x 50um
die_area = odb.Rect(design.micronToDBU(0), design.micronToDBU(0),  
    design.micronToDBU(60), design.micronToDBU(50))
# Set core area to 50um x 40um with 5um margins
core_area = odb.Rect(design.micronToDBU(5), design.micronToDBU(5),  
    design.micronToDBU(55), design.micronToDBU(45))
# Initialize floorplan with FreePDK45 site
site = floorplan.findSite(""FreePDK45_38x28_10R_NP_162NW_34O"") 
floorplan.initFloorplan(die_area, core_area, site)
floorplan.makeTracks()"
Template of placing I/O pins (ports),"# Configure and run I/O pin placement
params = design.getIOPlacer().getParameters()
params.setRandSeed(42)
params.setMinDistanceInTracks(False)
params.setMinDistance(design.micronToDBU(0))
params.setCornerAvoidance(design.micronToDBU(0))
# Place I/O pins on metal8 (horizontal) and metal9 (vertical) layers
design.getIOPlacer().addHorLayer(design.getTech().getDB().getTech().findLayer(""metal8""))
design.getIOPlacer().addVerLayer(design.getTech().getDB().getTech().findLayer(""metal9""))
IOPlacer_random_mode = True
design.getIOPlacer().runAnnealing(IOPlacer_random_mode)"
Template of running global placement,"# Configure and run global placement
gpl = design.getReplace()
gpl.setTimingDrivenMode(False)
gpl.setRoutabilityDrivenMode(True)
gpl.setUniformTargetDensityMode(True)
# Limit initial placement iterations and set density penalty
gpl.setInitialPlaceMaxIter(10)
gpl.setInitDensityPenalityFactor(0.05)
gpl.doInitialPlace(threads = 4)
gpl.doNesterovPlace(threads = 4)
gpl.reset()"
Template of running macro placer,"# Place macro blocks if present
macros = [inst for inst in design.getBlock().getInsts() if inst.getMaster().isBlock()]
if len(macros) > 0:
    mpl = design.getMacroPlacer()
    block = design.getBlock()
    core = block.getCoreArea()
    mpl.place(
        num_threads = 64, 
        max_num_macro = len(macros)//8,
        min_num_macro = 0,
        max_num_inst = 0,
        min_num_inst = 0,
        tolerance = 0.1,
        max_num_level = 2,
        coarsening_ratio = 10.0,
        large_net_threshold = 50,
        signature_net_threshold = 50,
        halo_width = 2.0,
        halo_height = 2.0,
        fence_lx = block.dbuToMicrons(core.xMin()),
        fence_ly = block.dbuToMicrons(core.yMin()),
        fence_ux = block.dbuToMicrons(core.xMax()),
        fence_uy = block.dbuToMicrons(core.yMax()),
        area_weight = 0.1,
        outline_weight = 100.0,
        wirelength_weight = 100.0,
        guidance_weight = 10.0,
        fence_weight = 10.0,
        boundary_weight = 50.0,
        notch_weight = 10.0,
        macro_blockage_weight = 10.0,
        pin_access_th = 0.0,
        target_util = 0.25,
        target_dead_space = 0.05,
        min_ar = 0.33,
        snap_layer = 4,
        bus_planning_flag = False,
        report_directory = """"
    )"
Template of running detailed placement,"# Run initial detailed placement
site = design.getBlock().getRows()[0].getSite()
# Allow 1um x-displacement and 3um y-displacement
max_disp_x = int(design.micronToDBU(1))
max_disp_y = int(design.micronToDBU(3))
# Remove filler cells to be able to move the cells
design.getOpendp().removeFillers()
design.getOpendp().detailedPlacement(max_disp_x, max_disp_y, """", False)"
Template of running CTS (clock tree synthesis),"# Configure and run clock tree synthesis
design.evalTclString(""set_propagated_clock [get_clocks {core_clock}]"")
# Set RC values for clock and signal nets
design.evalTclString(""set_wire_rc -clock -resistance 0.03574 -capacitance 0.07516"")
design.evalTclString(""set_wire_rc -signal -resistance 0.03574 -capacitance 0.07516"")
cts = design.getTritonCts()
parms = cts.getParms()
parms.setWireSegmentUnit(20)
# Configure clock buffers
cts.setBufferList(""BUF_X2"")
cts.setRootBuffer(""BUF_X2"")
cts.setSinkBuffer(""BUF_X2"")
cts.runTritonCts()

# Run final detailed placement
site = design.getBlock().getRows()[0].getSite()
max_disp_x = int(design.micronToDBU(1) / site.getWidth())
max_disp_y = int(design.micronToDBU(3) / site.getHeight())
design.getOpendp().detailedPlacement(max_disp_x, max_disp_y, """", False)"
Template of placing filler cells,"import openroad as ord
# Insert filler cells
db = ord.get_db()
filler_masters = list()
# filler cells' naming convention
filler_cells_prefix = ""FILLCELL_""
for lib in db.getLibs():
    for master in lib.getMasters():
        if master.getType() == ""CORE_SPACER"":
            filler_masters.append(master)
if len(filler_masters) == 0:
    print(""no filler cells in library!"")
else:
    design.getOpendp().fillerPlacement(filler_masters = filler_masters, 
                                     prefix = filler_cells_prefix,
                                     verbose = False)"
Template of performing power planning (creating power delivery network (PDN)) with power rings,"import pdn, odb
# Configure power delivery network
# Set up global power/ground connections
for net in design.getBlock().getNets():
    if net.getSigType() == ""POWER"" or net.getSigType() == ""GROUND"":
        net.setSpecial()
VDD_net = design.getBlock().findNet(""VDD"")
VSS_net = design.getBlock().findNet(""VSS"")
switched_power = None
secondary = list()
# Create VDD/VSS nets if they don't exist
if VDD_net == None:
    VDD_net = odb.dbNet_create(design.getBlock(), ""VDD"")
    VDD_net.setSpecial()
    VDD_net.setSigType(""POWER"")
if VSS_net == None:
    VSS_net = odb.dbNet_create(design.getBlock(), ""VSS"")
    VSS_net.setSpecial()
    VSS_net.setSigType(""GROUND"")

# Connect power pins to global nets
design.getBlock().addGlobalConnect(region = None,
    instPattern = "".*"", 
    pinPattern = ""^VDD$"",
    net = VDD_net, 
    do_connect = True)
design.getBlock().addGlobalConnect(region = None,
    instPattern = "".*"",
    pinPattern = ""^VDDPE$"",
    net = VDD_net,
    do_connect = True)
design.getBlock().addGlobalConnect(region = None,
    instPattern = "".*"",
    pinPattern = ""^VDDCE$"",
    net = VDD_net,
    do_connect = True)
design.getBlock().addGlobalConnect(region = None,
    instPattern = "".*"",
    pinPattern = ""^VSS$"",
    net = VSS_net, 
    do_connect = True)
design.getBlock().addGlobalConnect(region = None,
    instPattern = "".*"",
    pinPattern = ""^VSSE$"",
    net = VSS_net,
    do_connect = True)
design.getBlock().globalConnect()

# Configure power domains
pdngen = design.getPdnGen()
pdngen.setCoreDomain(power = VDD_net,
    switched_power = switched_power, 
    ground = VSS_net,
    secondary = secondary)

# Configure power ring dimensions
core_ring_width = [design.micronToDBU(2), design.micronToDBU(2)]
core_ring_spacing = [design.micronToDBU(2), design.micronToDBU(2)]
core_ring_core_offset = [design.micronToDBU(0) for i in range(4)]
core_ring_pad_offset = [design.micronToDBU(0) for i in range(4)]
pdn_cut_pitch = [design.micronToDBU(0) for i in range(2)]

# Get routing layers for power ring connections
ring_connect_to_pad_layers = list()
for layer in design.getTech().getDB().getTech().getLayers():
    if layer.getType() == ""ROUTING"":
        ring_connect_to_pad_layers.append(layer)

# Create power grid for standard cells
domains = [pdngen.findDomain(""Core"")]
halo = [design.micronToDBU(0) for i in range(4)]
for domain in domains:
    pdngen.makeCoreGrid(domain = domain,
    name = ""top"",
    starts_with = pdn.GROUND, 
    pin_layers = [],
    generate_obstructions = [],
    powercell = None,
    powercontrol = None,
    powercontrolnetwork = ""STAR"")

# Get metal layers for power grid
m1 = design.getTech().getDB().getTech().findLayer(""metal1"")
m4 = design.getTech().getDB().getTech().findLayer(""metal4"")
m7 = design.getTech().getDB().getTech().findLayer(""metal7"")
m8 = design.getTech().getDB().getTech().findLayer(""metal8"")

grid = pdngen.findGrid(""top"")
for g in grid:
    # Create power rings around core area
    pdngen.makeRing(grid = g,
        layer0 = m7,
        width0 = core_ring_width[0],
        spacing0 = core_ring_spacing[0],
        layer1 = m8,
        width1 = core_ring_width[0],
        spacing1 = core_ring_spacing[0],
        starts_with = pdn.GRID,
        offset = core_ring_core_offset,
        pad_offset = core_ring_pad_offset,
        extend = False,
        pad_pin_layers = ring_connect_to_pad_layers,
        nets = [],
        allow_out_of_die = True)
  
    # Create horizontal power straps on metal1 for standard cell connections
    pdngen.makeFollowpin(grid = g,
        layer = m1, 
        width = design.micronToDBU(0.07),
        extend = pdn.CORE)
  
    # Create vertical power straps on metal4 and metal7
    pdngen.makeStrap(grid = g,
        layer = m4,
        width = design.micronToDBU(1.2), 
        spacing = design.micronToDBU(1.2),
        pitch = design.micronToDBU(6),
        offset = design.micronToDBU(0), 
        number_of_straps = 0,
        snap = False,
        starts_with = pdn.GRID,
        extend = pdn.CORE,
        nets = [])
    pdngen.makeStrap(grid = g,
        layer = m7,
        width = design.micronToDBU(1.4),
        spacing = design.micronToDBU(1.4),
        pitch = design.micronToDBU(10.8),
        offset = design.micronToDBU(0),
        number_of_straps = 0,
        snap = False,
        starts_with = pdn.GRID,
        extend = pdn.RINGS,
        nets = [])
    pdngen.makeStrap(grid = g,
        layer = m8,
        width = design.micronToDBU(1.4),
        spacing = design.micronToDBU(1.4),
        pitch = design.micronToDBU(10.8),
        offset = design.micronToDBU(0),
        number_of_straps = 0,
        snap = False,
        starts_with = pdn.GRID,
        extend = pdn.BOUNDARY,
        nets = [])
  
    # Create via connections between power grid layers
    pdngen.makeConnect(grid = g,
        layer0 = m1,
        layer1 = m4, 
        cut_pitch_x = pdn_cut_pitch[0],
        cut_pitch_y = pdn_cut_pitch[1],
        vias = [],
        techvias = [],
        max_rows = 0,
        max_columns = 0,
        ongrid = [],
        split_cuts = dict(),
        dont_use_vias = """")
    pdngen.makeConnect(grid = g,
        layer0 = m4,
        layer1 = m7,
        cut_pitch_x = pdn_cut_pitch[0],
        cut_pitch_y = pdn_cut_pitch[1],
        vias = [],
        techvias = [],
        max_rows = 0,
        max_columns = 0,
        ongrid = [],
        split_cuts = dict(),
        dont_use_vias = """")
    pdngen.makeConnect(grid = g,
        layer0 = m7,
        layer1 = m8,
        cut_pitch_x = pdn_cut_pitch[0],
        cut_pitch_y = pdn_cut_pitch[1],
        vias = [],
        techvias = [],
        max_rows = 0,
        max_columns = 0,
        ongrid = [],
        split_cuts = dict(),
        dont_use_vias = """")

# Verify and build power grid
pdngen.checkSetup()
pdngen.buildGrids(False)
pdngen.writeToDb(True, )
pdngen.resetShapes()"
Template of creating power distribute networks (PDN) for macros,"import pdn
pdngen = design.getPdnGen()
domains = [pdngen.findDomain(""Core"")]
# Create power grid for macro blocks
macros = [inst for inst in design.getBlock().getInsts() if inst.getMaster().isBlock()]
m5 = design.getTech().getDB().getTech().findLayer(""metal5"")
m6 = design.getTech().getDB().getTech().findLayer(""metal6"")
for i in range(len(macros)):
    # Create power grid for each macro
    for domain in domains:
        pdngen.makeInstanceGrid(domain = domain,
            name = ""CORE_macro_grid_"" + str(i),
            starts_with = pdn.GROUND,
            inst = macros[i],
            halo = halo,
            pg_pins_to_boundary = True,
            default_grid = False, 
            generate_obstructions = [],
            is_bump = False)
    grid = pdngen.findGrid(""CORE_macro_grid_"" + str(i))
    for g in grid:
        # Create power straps on metal5 and metal6 for macro connections
        pdngen.makeStrap(grid = g,
            layer = m5,
            width = design.micronToDBU(1.2), 
            spacing = design.micronToDBU(1.2),
            pitch = design.micronToDBU(6),
            offset = design.micronToDBU(0),
            number_of_straps = 0,
            snap = True,
            starts_with = pdn.GRID,
            extend = pdn.CORE,
            nets = [])
        pdngen.makeStrap(grid = g,
            layer = m6,
            width = design.micronToDBU(1.2),
            spacing = design.micronToDBU(1.2),
            pitch = design.micronToDBU(6),
            offset = design.micronToDBU(0),
            number_of_straps = 0,
            snap = True,
            starts_with = pdn.GRID,
            extend = pdn.CORE,
            nets = [])
    
        # Create via connections between macro power grid layers
        pdngen.makeConnect(grid = g,
            layer0 = m4,
            layer1 = m5,
            cut_pitch_x = pdn_cut_pitch[0],
            cut_pitch_y = pdn_cut_pitch[1],
            vias = [],
            techvias = [],
            max_rows = 0,
            max_columns = 0,
            ongrid = [],
            split_cuts = dict(),
            dont_use_vias = """")
        pdngen.makeConnect(grid = g,
            layer0 = m5,
            layer1 = m6,
            cut_pitch_x = pdn_cut_pitch[0],
            cut_pitch_y = pdn_cut_pitch[1],
            vias = [],
            techvias = [],
            max_rows = 0,
            max_columns = 0,
            ongrid = [],
            split_cuts = dict(),
            dont_use_vias = """")
        pdngen.makeConnect(grid = g,
            layer0 = m6,
            layer1 = m7,
            cut_pitch_x = pdn_cut_pitch[0],
            cut_pitch_y = pdn_cut_pitch[1],
            vias = [],
            techvias = [],
            max_rows = 0,
            max_columns = 0,
            ongrid = [],
            split_cuts = dict(),
            dont_use_vias = """")

# Verify and build power grid
pdngen.checkSetup()
pdngen.buildGrids(False)
pdngen.writeToDb(True, )
pdngen.resetShapes()"
Template of performing IR (voltage) drop analysis for nodes on metal 1 grids,"import psm

# Run static IR drop analysis
psm_obj = design.getPDNSim()
timing = Timing(design)
source_types = [psm.GeneratedSourceType_FULL,
    psm.GeneratedSourceType_STRAPS,
    psm.GeneratedSourceType_BUMPS]
# Analyze VDD power grid IR drop
psm_obj.analyzePowerGrid(net = design.getBlock().findNet(""VDD""),
    enable_em = False, corner = timing.getCorners()[0],
    use_prev_solution = False,
    em_file = """",
    error_file = """",
    voltage_source_file = """",
    voltage_file = """",
    source_type = source_types[2])"
"Template of reporting internal power, switching power, and leakage power","# Report Power
design.evalTclString(""report_power"")"
Template of performing global routing,"# Configure and run global routing
# Set routing layer ranges for signal and clock nets
signal_low_layer = design.getTech().getDB().getTech().findLayer(""metal1"").getRoutingLevel()
signal_high_layer = design.getTech().getDB().getTech().findLayer(""metal7"").getRoutingLevel()
clk_low_layer = design.getTech().getDB().getTech().findLayer(""metal1"").getRoutingLevel()
clk_high_layer = design.getTech().getDB().getTech().findLayer(""metal7"").getRoutingLevel()

grt = design.getGlobalRouter()
grt.setMinRoutingLayer(signal_low_layer)
grt.setMaxRoutingLayer(signal_high_layer)
grt.setMinLayerForClock(clk_low_layer)
grt.setMaxLayerForClock(clk_high_layer)
grt.setAdjustment(0.5)
grt.setVerbose(True)
grt.globalRoute(True)"
Template of performing detailed routing,"import drt

# Configure and run detailed routing
drter = design.getTritonRoute()
params = drt.ParamStruct()
params.outputMazeFile = """"
params.outputDrcFile = """"
params.outputCmapFile = """"
params.outputGuideCoverageFile = """"
params.dbProcessNode = """"
params.enableViaGen = True
params.drouteEndIter = 1
params.viaInPinBottomLayer = """"
params.viaInPinTopLayer = """"
params.orSeed = -1
params.orK = 0
params.bottomRoutingLayer = ""metal1""
params.topRoutingLayer = ""metal7""
params.verbose = 1
params.cleanPatches = True
params.doPa = True
params.singleStepDR = False
params.minAccessPoints = 1
params.saveGuideUpdates = False
drter.setParams(params)
drter.main()"
Template function to horizontally flip the instance,"# This function is not provided by OpenROAD, you have to create this function.
def flipX(value):
    if value == ""R0"":
      return ""MX""
    elif value == ""R90"":
      return ""MYR90""
    elif value == ""R180"":
      return ""MY""
    elif value == ""R270"":
      return ""MXR90""
    elif value == ""MY"":
      return ""R180""
    elif value == ""MYR90"":
      return ""R90""
    elif value == ""MX"":
      return ""R0""
    elif value == ""MXR90"":
      return ""R270"""
Template function to vertically flip the instance,"# This function is not provided by OpenROAD, you have to create this function.
def flipY(value):
    if value == ""R0"":
      return ""MY""
    elif value == ""R90"":
      return ""MXR90""
    elif value == ""R180"":
      return ""MX""
    elif value == ""R270"":
      return ""MYR90""
    elif value == ""MY"":
      return ""R0""
    elif value == ""MYR90"":
      return ""R270""
    elif value == ""MX"":
      return ""R180""
    elif value == ""MXR90"":
      return ""R90"""
Template of getting the library cell (master cell) from the OpenROAD db,"# Get the database
db = ord.get_db()
# Define the new library cell name
new_mast_name = 'NOR_2X6'
# Check if the required library cell exists in the database
new_mast = db.findMaster(new_mast_name)"