# Multi-cycle-CPU
code with verilog
runing on FPGA
