{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664497374859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664497374859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 21:22:54 2022 " "Processing started: Thu Sep 29 21:22:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664497374859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664497374859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664497374859 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1664497375089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 2 2 " "Found 2 design units, including 2 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664497375137 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664497375137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664497375137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "III processador.v(7) " "Verilog HDL Implicit Net warning at processador.v(7): created implicit net for \"III\"" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664497375138 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IMM processador.v(8) " "Verilog HDL Implicit Net warning at processador.v(8): created implicit net for \"IMM\"" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664497375139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rX processador.v(9) " "Verilog HDL Implicit Net warning at processador.v(9): created implicit net for \"rX\"" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664497375139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rY processador.v(10) " "Verilog HDL Implicit Net warning at processador.v(10): created implicit net for \"rY\"" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664497375139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rX_in processador.v(11) " "Verilog HDL Implicit Net warning at processador.v(11): created implicit net for \"rX_in\"" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664497375139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_in processador.v(11) " "Verilog HDL Implicit Net warning at processador.v(11): created implicit net for \"R_in\"" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664497375139 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "IR processador.v(7) " "Verilog HDL error at processador.v(7): object \"IR\" is not declared" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1664497375140 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "IR processador.v(8) " "Verilog HDL error at processador.v(8): object \"IR\" is not declared" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1664497375140 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "IR processador.v(9) " "Verilog HDL error at processador.v(9): object \"IR\" is not declared" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1664497375140 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "IR processador.v(10) " "Verilog HDL error at processador.v(10): object \"IR\" is not declared" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1664497375140 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Tstep_Q processador.v(15) " "Verilog HDL error at processador.v(15): object \"Tstep_Q\" is not declared" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1664497375140 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Tstep_Q processador.v(16) " "Verilog HDL error at processador.v(16): object \"Tstep_Q\" is not declared" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1664497375140 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Tstep_D processador.v(18) " "Verilog HDL error at processador.v(18): object \"Tstep_D\" is not declared" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1664497375140 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Tstep_D processador.v(19) " "Verilog HDL error at processador.v(19): object \"Tstep_D\" is not declared" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1664497375140 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rX_in processador.v(32) " "Verilog HDL Procedural Assignment error at processador.v(32): object \"rX_in\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1664497375141 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Done processador.v(32) " "Verilog HDL Procedural Assignment error at processador.v(32): object \"Done\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1664497375141 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Tstep_Q processador.v(33) " "Verilog HDL error at processador.v(33): object \"Tstep_Q\" is not declared" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 33 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1664497375141 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "IR_in processador.v(35) " "Verilog HDL error at processador.v(35): object \"IR_in\" is not declared" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1664497375141 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Imm processador.v(39) " "Verilog HDL error at processador.v(39): object \"Imm\" is not declared" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1664497375141 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Select processador.v(39) " "Verilog HDL error at processador.v(39): object \"Select\" is not declared" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1664497375141 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Select processador.v(40) " "Verilog HDL error at processador.v(40): object \"Select\" is not declared" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 40 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1664497375141 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rX_in processador.v(41) " "Verilog HDL Procedural Assignment error at processador.v(41): object \"rX_in\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 41 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1664497375141 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Done processador.v(42) " "Verilog HDL Procedural Assignment error at processador.v(42): object \"Done\" on left-hand side of assignment must have a variable data type" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 42 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1664497375141 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Select processador.v(76) " "Verilog HDL error at processador.v(76): object \"Select\" is not declared" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 76 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1664497375141 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusWires processador.v(77) " "Verilog HDL error at processador.v(77): object \"BusWires\" is not declared" {  } { { "processador.v" "" { Text "C:/altera/projetoProcessador/processador.v" 77 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1664497375141 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664497375191 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 29 21:22:55 2022 " "Processing ended: Thu Sep 29 21:22:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664497375191 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664497375191 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664497375191 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664497375191 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 7 s " "Quartus II Full Compilation was unsuccessful. 21 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664497375783 ""}
