<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Software Ontwikkeling: File Members</title>
<link rel="icon" href="ico.ico" type="image/x-icon" />
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="logo_hogeschool_utrecht-removebg-preview.png"/></td>
  <td id="projectalign">
   <div id="projectname">Software Ontwikkeling
   </div>
   <div id="projectbrief">VGA Driver API Development</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('globals_t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all file members with links to the files they belong to:</div>

<h3><a id="index_t" name="index_t"></a>- t -</h3><ul>
<li>TAMP_STAMP_IRQn&#160;:&#160;<a class="el" href="da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1">stm32f4xx.h</a></li>
<li>tekst&#160;:&#160;<a class="el" href="dd/dc4/logic__layer_8h.html#ab9834f64e1638cc532119ba9a9828bbf">logic_layer.h</a></li>
<li>TERMS&#160;:&#160;<a class="el" href="d6/db7/group___v_g_a.html#ga51bb25ad979da93f37683b2bee04d1bb">vga_driver.c</a></li>
<li>TI1_Config()&#160;:&#160;<a class="el" href="de/d28/group___t_i_m.html#gac8dbcb0d903cc0a3491155b5b4fbee65">stm32f4xx_tim.c</a></li>
<li>TI2_Config()&#160;:&#160;<a class="el" href="de/d28/group___t_i_m.html#gafed528b30af910d7e55ebd1d22a9a58f">stm32f4xx_tim.c</a></li>
<li>TI3_Config()&#160;:&#160;<a class="el" href="de/d28/group___t_i_m.html#gae0776241db23f0f31950476804dad588">stm32f4xx_tim.c</a></li>
<li>TI4_Config()&#160;:&#160;<a class="el" href="de/d28/group___t_i_m.html#gaee26c0ada47174264fcd624cad3a91aa">stm32f4xx_tim.c</a></li>
<li>TIM1&#160;:&#160;<a class="el" href="d1/ddc/group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">stm32f4xx.h</a></li>
<li>TIM10&#160;:&#160;<a class="el" href="d1/ddc/group___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267">stm32f4xx.h</a></li>
<li>TIM10_BASE&#160;:&#160;<a class="el" href="da/ddf/group___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a">stm32f4xx.h</a></li>
<li>TIM11&#160;:&#160;<a class="el" href="d1/ddc/group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">stm32f4xx.h</a></li>
<li>TIM11_BASE&#160;:&#160;<a class="el" href="da/ddf/group___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">stm32f4xx.h</a></li>
<li>TIM11_GPIO&#160;:&#160;<a class="el" href="d5/db4/group___t_i_m___remap.html#ga96850a4ae7ae9590f1ab9c04ec32bb06">stm32f4xx_tim.h</a></li>
<li>TIM11_HSE&#160;:&#160;<a class="el" href="d5/db4/group___t_i_m___remap.html#ga1d6d3f53290050b59b202e6d72af673a">stm32f4xx_tim.h</a></li>
<li>TIM12&#160;:&#160;<a class="el" href="d1/ddc/group___peripheral__declaration.html#ga2397f8a0f8e7aa10cf8e8c049e431e53">stm32f4xx.h</a></li>
<li>TIM12_BASE&#160;:&#160;<a class="el" href="da/ddf/group___peripheral__memory__map.html#ga33dea32fadbaecea161c2ef7927992fd">stm32f4xx.h</a></li>
<li>TIM13&#160;:&#160;<a class="el" href="d1/ddc/group___peripheral__declaration.html#ga5a959a833074d59bf6cc7fb437c65b18">stm32f4xx.h</a></li>
<li>TIM13_BASE&#160;:&#160;<a class="el" href="da/ddf/group___peripheral__memory__map.html#gad20f79948e9359125a40bbf6ed063590">stm32f4xx.h</a></li>
<li>TIM14&#160;:&#160;<a class="el" href="d1/ddc/group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">stm32f4xx.h</a></li>
<li>TIM14_BASE&#160;:&#160;<a class="el" href="da/ddf/group___peripheral__memory__map.html#ga862855347d6e1d92730dfe17ee8e90b8">stm32f4xx.h</a></li>
<li>TIM1_BASE&#160;:&#160;<a class="el" href="da/ddf/group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">stm32f4xx.h</a></li>
<li>TIM1_BRK_TIM9_IRQn&#160;:&#160;<a class="el" href="da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">stm32f4xx.h</a></li>
<li>TIM1_CC_IRQn&#160;:&#160;<a class="el" href="da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">stm32f4xx.h</a></li>
<li>TIM1_TRG_COM_TIM11_IRQn&#160;:&#160;<a class="el" href="da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">stm32f4xx.h</a></li>
<li>TIM1_UP_TIM10_IRQn&#160;:&#160;<a class="el" href="da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">stm32f4xx.h</a></li>
<li>TIM2&#160;:&#160;<a class="el" href="d1/ddc/group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">stm32f4xx.h</a></li>
<li>TIM2_BASE&#160;:&#160;<a class="el" href="da/ddf/group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">stm32f4xx.h</a></li>
<li>TIM2_ETH_PTP&#160;:&#160;<a class="el" href="d5/db4/group___t_i_m___remap.html#ga1136f862c583441e16dfd476bcd4d2dc">stm32f4xx_tim.h</a></li>
<li>TIM2_IRQHandler()&#160;:&#160;<a class="el" href="d5/d0a/stm32__ub__vga__screen_8c.html#a38ad4725462bdc5e86c4ead4f04b9fc2">stm32_ub_vga_screen.c</a></li>
<li>TIM2_IRQn&#160;:&#160;<a class="el" href="da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">stm32f4xx.h</a></li>
<li>TIM2_TIM8_TRGO&#160;:&#160;<a class="el" href="d5/db4/group___t_i_m___remap.html#ga4382cc14c8c5fba6ea1826bbac1c661a">stm32f4xx_tim.h</a></li>
<li>TIM2_USBFS_SOF&#160;:&#160;<a class="el" href="d5/db4/group___t_i_m___remap.html#gaea7d327d7d540269ee321a0657c01cd0">stm32f4xx_tim.h</a></li>
<li>TIM2_USBHS_SOF&#160;:&#160;<a class="el" href="d5/db4/group___t_i_m___remap.html#ga49b8df3318ad0bf238953a2d8c6742af">stm32f4xx_tim.h</a></li>
<li>TIM3&#160;:&#160;<a class="el" href="d1/ddc/group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">stm32f4xx.h</a></li>
<li>TIM3_BASE&#160;:&#160;<a class="el" href="da/ddf/group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">stm32f4xx.h</a></li>
<li>TIM3_IRQn&#160;:&#160;<a class="el" href="da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">stm32f4xx.h</a></li>
<li>TIM4&#160;:&#160;<a class="el" href="d1/ddc/group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">stm32f4xx.h</a></li>
<li>TIM4_BASE&#160;:&#160;<a class="el" href="da/ddf/group___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">stm32f4xx.h</a></li>
<li>TIM4_IRQn&#160;:&#160;<a class="el" href="da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">stm32f4xx.h</a></li>
<li>TIM5&#160;:&#160;<a class="el" href="d1/ddc/group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">stm32f4xx.h</a></li>
<li>TIM5_BASE&#160;:&#160;<a class="el" href="da/ddf/group___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">stm32f4xx.h</a></li>
<li>TIM5_GPIO&#160;:&#160;<a class="el" href="d5/db4/group___t_i_m___remap.html#ga64d3cf8f3b833eea9e78c79ed1322f2a">stm32f4xx_tim.h</a></li>
<li>TIM5_IRQn&#160;:&#160;<a class="el" href="da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">stm32f4xx.h</a></li>
<li>TIM5_LSE&#160;:&#160;<a class="el" href="d5/db4/group___t_i_m___remap.html#ga14bf08ccc822156ed44f9234825b6858">stm32f4xx_tim.h</a></li>
<li>TIM5_LSI&#160;:&#160;<a class="el" href="d5/db4/group___t_i_m___remap.html#gaf7e3c9769149255920a9088fd51c7e81">stm32f4xx_tim.h</a></li>
<li>TIM5_RTC&#160;:&#160;<a class="el" href="d5/db4/group___t_i_m___remap.html#gad95bd2157c29f94703c0942ca3d2b767">stm32f4xx_tim.h</a></li>
<li>TIM6&#160;:&#160;<a class="el" href="d1/ddc/group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">stm32f4xx.h</a></li>
<li>TIM6_BASE&#160;:&#160;<a class="el" href="da/ddf/group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">stm32f4xx.h</a></li>
<li>TIM6_DAC_IRQn&#160;:&#160;<a class="el" href="da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">stm32f4xx.h</a></li>
<li>TIM7&#160;:&#160;<a class="el" href="d1/ddc/group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">stm32f4xx.h</a></li>
<li>TIM7_BASE&#160;:&#160;<a class="el" href="da/ddf/group___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">stm32f4xx.h</a></li>
<li>TIM7_IRQn&#160;:&#160;<a class="el" href="da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">stm32f4xx.h</a></li>
<li>TIM8&#160;:&#160;<a class="el" href="d1/ddc/group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">stm32f4xx.h</a></li>
<li>TIM8_BASE&#160;:&#160;<a class="el" href="da/ddf/group___peripheral__memory__map.html#ga5b72f698b7a048a6f9fcfe2efe5bc1db">stm32f4xx.h</a></li>
<li>TIM8_BRK_TIM12_IRQn&#160;:&#160;<a class="el" href="da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">stm32f4xx.h</a></li>
<li>TIM8_CC_IRQn&#160;:&#160;<a class="el" href="da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f">stm32f4xx.h</a></li>
<li>TIM8_TRG_COM_TIM14_IRQn&#160;:&#160;<a class="el" href="da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">stm32f4xx.h</a></li>
<li>TIM8_UP_TIM13_IRQn&#160;:&#160;<a class="el" href="da/deb/group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">stm32f4xx.h</a></li>
<li>TIM9&#160;:&#160;<a class="el" href="d1/ddc/group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">stm32f4xx.h</a></li>
<li>TIM9_BASE&#160;:&#160;<a class="el" href="da/ddf/group___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08">stm32f4xx.h</a></li>
<li>TIM_ARR_ARR&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">stm32f4xx.h</a></li>
<li>TIM_ARRPreloadConfig()&#160;:&#160;<a class="el" href="d1/d65/group___t_i_m___group1.html#ga42b44b9fc2b0798d733720dd6bac1ac0">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga42b44b9fc2b0798d733720dd6bac1ac0">stm32f4xx_tim.h</a></li>
<li>TIM_AutomaticOutput_Disable&#160;:&#160;<a class="el" href="de/d41/group___t_i_m___a_o_e___bit___set___reset.html#ga0f80ba4fbadd434bc82ca63e904ace41">stm32f4xx_tim.h</a></li>
<li>TIM_AutomaticOutput_Enable&#160;:&#160;<a class="el" href="de/d41/group___t_i_m___a_o_e___bit___set___reset.html#gaa416873d01fe62fe8d3f9c8bb7853fa1">stm32f4xx_tim.h</a></li>
<li>TIM_BDTR_AOE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">stm32f4xx.h</a></li>
<li>TIM_BDTR_BKE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">stm32f4xx.h</a></li>
<li>TIM_BDTR_BKP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG_3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG_4&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG_5&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG_6&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">stm32f4xx.h</a></li>
<li>TIM_BDTR_DTG_7&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">stm32f4xx.h</a></li>
<li>TIM_BDTR_LOCK&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">stm32f4xx.h</a></li>
<li>TIM_BDTR_LOCK_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">stm32f4xx.h</a></li>
<li>TIM_BDTR_LOCK_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">stm32f4xx.h</a></li>
<li>TIM_BDTR_MOE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">stm32f4xx.h</a></li>
<li>TIM_BDTR_OSSI&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">stm32f4xx.h</a></li>
<li>TIM_BDTR_OSSR&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">stm32f4xx.h</a></li>
<li>TIM_BDTRConfig()&#160;:&#160;<a class="el" href="d5/dc1/group___t_i_m___group4.html#ga3df4ba3f0727f63ce621e2b2e6035d4f">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga3df4ba3f0727f63ce621e2b2e6035d4f">stm32f4xx_tim.h</a></li>
<li>TIM_BDTRStructInit()&#160;:&#160;<a class="el" href="d5/dc1/group___t_i_m___group4.html#gaea0f49938cda8ae0738162194798afc6">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gaea0f49938cda8ae0738162194798afc6">stm32f4xx_tim.h</a></li>
<li>TIM_Break_Disable&#160;:&#160;<a class="el" href="d4/df8/group___t_i_m___break___input__enable__disable.html#ga31ba16dd70ad4d99adc911f7bf6662e5">stm32f4xx_tim.h</a></li>
<li>TIM_Break_Enable&#160;:&#160;<a class="el" href="d4/df8/group___t_i_m___break___input__enable__disable.html#gae7fbc11ac043454b2a880bffe98fdb8c">stm32f4xx_tim.h</a></li>
<li>TIM_BreakPolarity_High&#160;:&#160;<a class="el" href="dd/d4c/group___t_i_m___break___polarity.html#gabd4b72079548fd8903413a348539542b">stm32f4xx_tim.h</a></li>
<li>TIM_BreakPolarity_Low&#160;:&#160;<a class="el" href="dd/d4c/group___t_i_m___break___polarity.html#ga565656ca81d17f9a1807afe3971dff6e">stm32f4xx_tim.h</a></li>
<li>TIM_CCER_CC1E&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">stm32f4xx.h</a></li>
<li>TIM_CCER_CC1NE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">stm32f4xx.h</a></li>
<li>TIM_CCER_CC1NP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">stm32f4xx.h</a></li>
<li>TIM_CCER_CC1P&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">stm32f4xx.h</a></li>
<li>TIM_CCER_CC2E&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">stm32f4xx.h</a></li>
<li>TIM_CCER_CC2NE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">stm32f4xx.h</a></li>
<li>TIM_CCER_CC2NP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">stm32f4xx.h</a></li>
<li>TIM_CCER_CC2P&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">stm32f4xx.h</a></li>
<li>TIM_CCER_CC3E&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">stm32f4xx.h</a></li>
<li>TIM_CCER_CC3NE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">stm32f4xx.h</a></li>
<li>TIM_CCER_CC3NP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">stm32f4xx.h</a></li>
<li>TIM_CCER_CC3P&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">stm32f4xx.h</a></li>
<li>TIM_CCER_CC4E&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">stm32f4xx.h</a></li>
<li>TIM_CCER_CC4NP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">stm32f4xx.h</a></li>
<li>TIM_CCER_CC4P&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">stm32f4xx.h</a></li>
<li>TIM_CCMR1_CC1S&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">stm32f4xx.h</a></li>
<li>TIM_CCMR1_CC1S_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">stm32f4xx.h</a></li>
<li>TIM_CCMR1_CC1S_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">stm32f4xx.h</a></li>
<li>TIM_CCMR1_CC2S&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">stm32f4xx.h</a></li>
<li>TIM_CCMR1_CC2S_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">stm32f4xx.h</a></li>
<li>TIM_CCMR1_CC2S_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC1F&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC1F_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC1F_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC1F_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC1F_3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC1PSC&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC1PSC_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC1PSC_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC2F&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC2F_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC2F_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC2F_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC2F_3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC2PSC&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC2PSC_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">stm32f4xx.h</a></li>
<li>TIM_CCMR1_IC2PSC_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC1CE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC1FE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC1M&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC1M_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC1M_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC1M_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC1PE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC2CE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC2FE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC2M&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC2M_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC2M_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC2M_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">stm32f4xx.h</a></li>
<li>TIM_CCMR1_OC2PE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">stm32f4xx.h</a></li>
<li>TIM_CCMR2_CC3S&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">stm32f4xx.h</a></li>
<li>TIM_CCMR2_CC3S_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">stm32f4xx.h</a></li>
<li>TIM_CCMR2_CC3S_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">stm32f4xx.h</a></li>
<li>TIM_CCMR2_CC4S&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">stm32f4xx.h</a></li>
<li>TIM_CCMR2_CC4S_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">stm32f4xx.h</a></li>
<li>TIM_CCMR2_CC4S_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC3F&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC3F_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC3F_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC3F_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC3F_3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC3PSC&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC3PSC_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC3PSC_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC4F&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC4F_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC4F_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC4F_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC4F_3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC4PSC&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC4PSC_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">stm32f4xx.h</a></li>
<li>TIM_CCMR2_IC4PSC_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC3CE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC3FE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC3M&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC3M_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC3M_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC3M_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC3PE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC4CE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC4FE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC4M&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC4M_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC4M_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC4M_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">stm32f4xx.h</a></li>
<li>TIM_CCMR2_OC4PE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">stm32f4xx.h</a></li>
<li>TIM_CCPreloadControl()&#160;:&#160;<a class="el" href="d5/dc1/group___t_i_m___group4.html#ga0a935254e44312b1d78e8684a58db3c1">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga0a935254e44312b1d78e8684a58db3c1">stm32f4xx_tim.h</a></li>
<li>TIM_CCR1_CCR1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">stm32f4xx.h</a></li>
<li>TIM_CCR2_CCR2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">stm32f4xx.h</a></li>
<li>TIM_CCR3_CCR3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">stm32f4xx.h</a></li>
<li>TIM_CCR4_CCR4&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">stm32f4xx.h</a></li>
<li>TIM_CCx_Disable&#160;:&#160;<a class="el" href="d7/d94/group___t_i_m___capture___compare___state.html#gaa1441f66393b9daa9f97efb29b364cd3">stm32f4xx_tim.h</a></li>
<li>TIM_CCx_Enable&#160;:&#160;<a class="el" href="d7/d94/group___t_i_m___capture___compare___state.html#ga6acaeb60dad50ce9799ae9f62ed7719a">stm32f4xx_tim.h</a></li>
<li>TIM_CCxCmd()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga3ecc4647d9ede261beb5e0535cf29ebb">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga3ecc4647d9ede261beb5e0535cf29ebb">stm32f4xx_tim.h</a></li>
<li>TIM_CCxN_Disable&#160;:&#160;<a class="el" href="d8/ddc/group___t_i_m___capture___compare___n___state.html#ga0d7d46aeba33ed197aa39775bc527d7d">stm32f4xx_tim.h</a></li>
<li>TIM_CCxN_Enable&#160;:&#160;<a class="el" href="d8/ddc/group___t_i_m___capture___compare___n___state.html#gab534ddf23d317eb912564292c1cede2d">stm32f4xx_tim.h</a></li>
<li>TIM_CCxNCmd()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga304ff7c8a1615498da749bf2507e9f2b">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga304ff7c8a1615498da749bf2507e9f2b">stm32f4xx_tim.h</a></li>
<li>TIM_Channel_1&#160;:&#160;<a class="el" href="da/d81/group___t_i_m___channel.html#ga69ea7f558f02c63dd1082d784d2449bd">stm32f4xx_tim.h</a></li>
<li>TIM_Channel_2&#160;:&#160;<a class="el" href="da/d81/group___t_i_m___channel.html#ga03d7da8269a87a560f68985b4bd80931">stm32f4xx_tim.h</a></li>
<li>TIM_Channel_3&#160;:&#160;<a class="el" href="da/d81/group___t_i_m___channel.html#ga012711b19e8c91f6f352801a3dc0bcc9">stm32f4xx_tim.h</a></li>
<li>TIM_Channel_4&#160;:&#160;<a class="el" href="da/d81/group___t_i_m___channel.html#ga7414888c40d066af235bc1f80b99bd9d">stm32f4xx_tim.h</a></li>
<li>TIM_CKD_DIV1&#160;:&#160;<a class="el" href="d1/d9f/group___t_i_m___clock___division___c_k_d.html#ga88691a07b3976791977d280045b3c850">stm32f4xx_tim.h</a></li>
<li>TIM_CKD_DIV2&#160;:&#160;<a class="el" href="d1/d9f/group___t_i_m___clock___division___c_k_d.html#ga46a5fd6a173a7e88528a6e4084a08665">stm32f4xx_tim.h</a></li>
<li>TIM_CKD_DIV4&#160;:&#160;<a class="el" href="d1/d9f/group___t_i_m___clock___division___c_k_d.html#gac2e5c030f964f9b4c92fa8129fb923bc">stm32f4xx_tim.h</a></li>
<li>TIM_ClearFlag()&#160;:&#160;<a class="el" href="d5/d80/group___t_i_m___group5.html#ga46568c7b254941dc53e785342d60baf3">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga46568c7b254941dc53e785342d60baf3">stm32f4xx_tim.h</a></li>
<li>TIM_ClearITPendingBit()&#160;:&#160;<a class="el" href="d5/d80/group___t_i_m___group5.html#ga9eb1e95af71ed380f51a2c6d585cc5d6">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga9eb1e95af71ed380f51a2c6d585cc5d6">stm32f4xx_tim.h</a></li>
<li>TIM_ClearOC1Ref()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga34e926cd8a99cfcc7480b2d6de5118b6">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga34e926cd8a99cfcc7480b2d6de5118b6">stm32f4xx_tim.h</a></li>
<li>TIM_ClearOC2Ref()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#gac474ebc815d24c8a589969e0c68b27b0">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gac474ebc815d24c8a589969e0c68b27b0">stm32f4xx_tim.h</a></li>
<li>TIM_ClearOC3Ref()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga0bd9476a14bd346c319945ec4fa2bc67">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga0bd9476a14bd346c319945ec4fa2bc67">stm32f4xx_tim.h</a></li>
<li>TIM_ClearOC4Ref()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#gaeee5fa66b26e7c6f71850272dc3028f3">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gaeee5fa66b26e7c6f71850272dc3028f3">stm32f4xx_tim.h</a></li>
<li>TIM_Cmd()&#160;:&#160;<a class="el" href="d1/d65/group___t_i_m___group1.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">stm32f4xx_tim.h</a></li>
<li>TIM_CNT_CNT&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">stm32f4xx.h</a></li>
<li>TIM_CounterMode_CenterAligned1&#160;:&#160;<a class="el" href="dd/d74/group___t_i_m___counter___mode.html#gac07392e9637f8a0d115d4ba9a002ae93">stm32f4xx_tim.h</a></li>
<li>TIM_CounterMode_CenterAligned2&#160;:&#160;<a class="el" href="dd/d74/group___t_i_m___counter___mode.html#ga3793122e4c123a99e46fc2f04acea0d4">stm32f4xx_tim.h</a></li>
<li>TIM_CounterMode_CenterAligned3&#160;:&#160;<a class="el" href="dd/d74/group___t_i_m___counter___mode.html#ga65d9bc01ffa287cd7cf200d08c20a1ce">stm32f4xx_tim.h</a></li>
<li>TIM_CounterMode_Down&#160;:&#160;<a class="el" href="dd/d74/group___t_i_m___counter___mode.html#gadd7c4200d185bdcd9e64ae80e6b200b0">stm32f4xx_tim.h</a></li>
<li>TIM_CounterMode_Up&#160;:&#160;<a class="el" href="dd/d74/group___t_i_m___counter___mode.html#gaf4cd3ce74af3122507b77c8f6e79c832">stm32f4xx_tim.h</a></li>
<li>TIM_CounterModeConfig()&#160;:&#160;<a class="el" href="d1/d65/group___t_i_m___group1.html#ga93941c1db20bf3794f377307df90a67b">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga93941c1db20bf3794f377307df90a67b">stm32f4xx_tim.h</a></li>
<li>TIM_CR1_ARPE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">stm32f4xx.h</a></li>
<li>TIM_CR1_CEN&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">stm32f4xx.h</a></li>
<li>TIM_CR1_CKD&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">stm32f4xx.h</a></li>
<li>TIM_CR1_CKD_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">stm32f4xx.h</a></li>
<li>TIM_CR1_CKD_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">stm32f4xx.h</a></li>
<li>TIM_CR1_CMS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">stm32f4xx.h</a></li>
<li>TIM_CR1_CMS_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">stm32f4xx.h</a></li>
<li>TIM_CR1_CMS_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">stm32f4xx.h</a></li>
<li>TIM_CR1_DIR&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">stm32f4xx.h</a></li>
<li>TIM_CR1_OPM&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">stm32f4xx.h</a></li>
<li>TIM_CR1_UDIS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">stm32f4xx.h</a></li>
<li>TIM_CR1_URS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">stm32f4xx.h</a></li>
<li>TIM_CR2_CCDS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">stm32f4xx.h</a></li>
<li>TIM_CR2_CCPC&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">stm32f4xx.h</a></li>
<li>TIM_CR2_CCUS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">stm32f4xx.h</a></li>
<li>TIM_CR2_MMS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">stm32f4xx.h</a></li>
<li>TIM_CR2_MMS_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">stm32f4xx.h</a></li>
<li>TIM_CR2_MMS_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">stm32f4xx.h</a></li>
<li>TIM_CR2_MMS_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">stm32f4xx.h</a></li>
<li>TIM_CR2_OIS1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">stm32f4xx.h</a></li>
<li>TIM_CR2_OIS1N&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">stm32f4xx.h</a></li>
<li>TIM_CR2_OIS2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">stm32f4xx.h</a></li>
<li>TIM_CR2_OIS2N&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">stm32f4xx.h</a></li>
<li>TIM_CR2_OIS3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">stm32f4xx.h</a></li>
<li>TIM_CR2_OIS3N&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">stm32f4xx.h</a></li>
<li>TIM_CR2_OIS4&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">stm32f4xx.h</a></li>
<li>TIM_CR2_TI1S&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">stm32f4xx.h</a></li>
<li>TIM_CtrlPWMOutputs()&#160;:&#160;<a class="el" href="d5/dc1/group___t_i_m___group4.html#ga3e59ebced2ab8e0b817c460f1670e97d">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga3e59ebced2ab8e0b817c460f1670e97d">stm32f4xx_tim.h</a></li>
<li>TIM_DCR_DBA&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">stm32f4xx.h</a></li>
<li>TIM_DCR_DBA_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">stm32f4xx.h</a></li>
<li>TIM_DCR_DBA_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">stm32f4xx.h</a></li>
<li>TIM_DCR_DBA_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">stm32f4xx.h</a></li>
<li>TIM_DCR_DBA_3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">stm32f4xx.h</a></li>
<li>TIM_DCR_DBA_4&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">stm32f4xx.h</a></li>
<li>TIM_DCR_DBL&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">stm32f4xx.h</a></li>
<li>TIM_DCR_DBL_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">stm32f4xx.h</a></li>
<li>TIM_DCR_DBL_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">stm32f4xx.h</a></li>
<li>TIM_DCR_DBL_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">stm32f4xx.h</a></li>
<li>TIM_DCR_DBL_3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">stm32f4xx.h</a></li>
<li>TIM_DCR_DBL_4&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">stm32f4xx.h</a></li>
<li>TIM_DeInit()&#160;:&#160;<a class="el" href="d1/d65/group___t_i_m___group1.html#ga1659cc0ce503ac151568e0c7c02b1ba5">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga1659cc0ce503ac151568e0c7c02b1ba5">stm32f4xx_tim.h</a></li>
<li>TIM_DIER_BIE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">stm32f4xx.h</a></li>
<li>TIM_DIER_CC1DE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">stm32f4xx.h</a></li>
<li>TIM_DIER_CC1IE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">stm32f4xx.h</a></li>
<li>TIM_DIER_CC2DE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">stm32f4xx.h</a></li>
<li>TIM_DIER_CC2IE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">stm32f4xx.h</a></li>
<li>TIM_DIER_CC3DE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">stm32f4xx.h</a></li>
<li>TIM_DIER_CC3IE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">stm32f4xx.h</a></li>
<li>TIM_DIER_CC4DE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">stm32f4xx.h</a></li>
<li>TIM_DIER_CC4IE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">stm32f4xx.h</a></li>
<li>TIM_DIER_COMDE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">stm32f4xx.h</a></li>
<li>TIM_DIER_COMIE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">stm32f4xx.h</a></li>
<li>TIM_DIER_TDE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">stm32f4xx.h</a></li>
<li>TIM_DIER_TIE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">stm32f4xx.h</a></li>
<li>TIM_DIER_UDE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">stm32f4xx.h</a></li>
<li>TIM_DIER_UIE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">stm32f4xx.h</a></li>
<li>TIM_DMA_CC1&#160;:&#160;<a class="el" href="d2/d48/group___t_i_m___d_m_a__sources.html#ga33b93e8bb82fe8e167b9e9c962c54f83">stm32f4xx_tim.h</a></li>
<li>TIM_DMA_CC2&#160;:&#160;<a class="el" href="d2/d48/group___t_i_m___d_m_a__sources.html#ga792f73196a8e7424655592097d7a3fd5">stm32f4xx_tim.h</a></li>
<li>TIM_DMA_CC3&#160;:&#160;<a class="el" href="d2/d48/group___t_i_m___d_m_a__sources.html#ga3eb2dadbd3109bced45935fb53deeee1">stm32f4xx_tim.h</a></li>
<li>TIM_DMA_CC4&#160;:&#160;<a class="el" href="d2/d48/group___t_i_m___d_m_a__sources.html#ga59495cf79894dfe5e5b2029863aed956">stm32f4xx_tim.h</a></li>
<li>TIM_DMA_COM&#160;:&#160;<a class="el" href="d2/d48/group___t_i_m___d_m_a__sources.html#gac5f4c56e944bda8ba0c23b97275020ba">stm32f4xx_tim.h</a></li>
<li>TIM_DMA_Trigger&#160;:&#160;<a class="el" href="d2/d48/group___t_i_m___d_m_a__sources.html#ga81ad169a378969524e61396337d84a0a">stm32f4xx_tim.h</a></li>
<li>TIM_DMA_Update&#160;:&#160;<a class="el" href="d2/d48/group___t_i_m___d_m_a__sources.html#ga013a49e5cceb263f01941aef968dea9c">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_ARR&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#gaab8a66f70e59b5916b4bba344746d652">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_BDTR&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#gaaff22bbf3091c47783c1c68b648c8605">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_CCER&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#ga6935639db5738662520e8d0eb7116dd6">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_CCMR1&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#gaab384496cff3e54d8179fc0db727c7ee">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_CCMR2&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#ga4989f74592ab359f30bd7c4a4a457571">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_CCR1&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#ga235a47fa47fd19594a111e6e48c0d5a2">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_CCR2&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#ga0e2150dcd3afe31ecb793aa471b3b972">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_CCR3&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#ga590c90085bd2b206b941dff2731fed74">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_CCR4&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#ga5e84a16e7d8ea369a3a55bb6fe1f2171">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_CNT&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#gacab604257d144cf3a59b360cbc958ec9">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_CR1&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#ga73bca5b14da2d5026fa3877d0db53740">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_CR2&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#ga50e894f0d2cecc1ff3a3578098c3246e">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_DCR&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#ga59e2206e4e03b9d55c9fb5a24e29b01c">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_DIER&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#gaeddacbbc2adf9705feac250f077d8c93">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_EGR&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#gab5e6f6c3fea100896d13ce317a6ccd8e">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_OR&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#gad6a75d19df73bae091a0e649fba7339c">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_PSC&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#gab8dd06970f235fe9f6997e0975237388">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_RCR&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#ga97f9edceee5c99b32aaa2c6daf849b7d">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_SMCR&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#ga748e24ac0675caa55869d6ba506448df">stm32f4xx_tim.h</a></li>
<li>TIM_DMABase_SR&#160;:&#160;<a class="el" href="d5/d35/group___t_i_m___d_m_a___base__address.html#ga5cda07a11a76bbb24a7d5bb680814d31">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_10Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#ga99141ca3210700d07d098d161b42cdf3">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_10Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#ga2fc09f2148cf6ebddc8e67116212259c">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_11Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#ga1a4ab1c8a8469f0d28aafb902615f6db">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_11Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#ga0ca63a3caeaf1e85bd54961891949de7">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_12Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#ga41a8cee7ca5e9035a04c0920ab0f3f66">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_12Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#ga9160d52913bbd7ad1e663ff943d01852">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_13Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#ga79a0397f1c33cc2d0a8b5bdd94eca845">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_13Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#ga11485e9eee8a6a7edc1df868755eab85">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_14Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#gae1e210b9c3609e854e05c3594aa01c01">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_14Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#gab1a097ca7404e518839df99795443fb0">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_15Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#ga3ca90d9fa3c80590175ba42baac57098">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_15Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#gad13373f5fd246557a4fc487dc43c37ec">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_16Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#ga672117a7dafcd778fe8e86db423b07e9">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_16Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#gafb644e6033f7b46c602b02754b69fde0">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_17Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#gacffd0dc1f04aa06624a4980dcae6eede">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_17Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#ga5b2c97f650a3c1726965187d852b8cc5">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_18Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#ga9c4d457417b1ba72ed0ae9886a75547a">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_18Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#gaed9f2afef174079f6eb6927abd995b9b">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_1Byte&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#gad915c67fae262b887f4f074809448309">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_1Transfer&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#gab87f91f1c5583b9888cb6bb37fc639e2">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_2Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#gabed2d89b663148923f4a7ca63d62d947">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_2Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#ga829504c3e8c90a9445f6a223bc3034f8">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_3Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#gad06dbc68a994da99b017a18a7197c0ad">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_3Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#ga3a99863a0925e0cc9a11b91aade66f11">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_4Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#ga620ce560a1d7a6d6769cacd2a2ead48d">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_4Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#ga84bfeb309593a1ac580e233bf7514b36">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_5Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#gaf9ac4a4cfd3dcfb7ba859898e702c881">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_5Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#ga44f8aa51fbe8887a5f3c37a0e776902c">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_6Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#ga7a9cc659b4fc010a31815254f6b57e3f">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_6Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#ga8be40a21654eea72e9c1bf9922675b22">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_7Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#ga5833cc5442c40a97a6a90bcd34a2e773">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_7Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#gaf2ae83bd73b0e92b73e5ebfc11f9bfad">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_8Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#gab7c002a9f06f7c238e15a0c61f047062">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_8Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#ga8a760d7114425596736b0ecdbe5fdea6">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_9Bytes&#160;:&#160;<a class="el" href="d7/ddd/group___t_i_m___legacy.html#ga2868d400329e705b89c1e425c9cb4fed">stm32f4xx_tim.h</a></li>
<li>TIM_DMABurstLength_9Transfers&#160;:&#160;<a class="el" href="d0/d31/group___t_i_m___d_m_a___burst___length.html#ga98b208205c133557a9d67a0921559a66">stm32f4xx_tim.h</a></li>
<li>TIM_DMACmd()&#160;:&#160;<a class="el" href="d5/d80/group___t_i_m___group5.html#ga24700389cfa3ea9b42234933b23f1399">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga24700389cfa3ea9b42234933b23f1399">stm32f4xx_tim.h</a></li>
<li>TIM_DMAConfig()&#160;:&#160;<a class="el" href="d5/d80/group___t_i_m___group5.html#gad7156f84c436c8ac92cd789611826d09">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gad7156f84c436c8ac92cd789611826d09">stm32f4xx_tim.h</a></li>
<li>TIM_DMAR_DMAB&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">stm32f4xx.h</a></li>
<li>TIM_EGR_BG&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">stm32f4xx.h</a></li>
<li>TIM_EGR_CC1G&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">stm32f4xx.h</a></li>
<li>TIM_EGR_CC2G&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">stm32f4xx.h</a></li>
<li>TIM_EGR_CC3G&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">stm32f4xx.h</a></li>
<li>TIM_EGR_CC4G&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">stm32f4xx.h</a></li>
<li>TIM_EGR_COMG&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">stm32f4xx.h</a></li>
<li>TIM_EGR_TG&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">stm32f4xx.h</a></li>
<li>TIM_EGR_UG&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">stm32f4xx.h</a></li>
<li>TIM_EncoderInterfaceConfig()&#160;:&#160;<a class="el" href="d9/d6f/group___t_i_m___group8.html#ga0fc7e76c47a3bd1ba1ebc71427832b51">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga0fc7e76c47a3bd1ba1ebc71427832b51">stm32f4xx_tim.h</a></li>
<li>TIM_EncoderMode_TI1&#160;:&#160;<a class="el" href="d4/d99/group___t_i_m___encoder___mode.html#gabc63e3617a938382f87439ec58768b8e">stm32f4xx_tim.h</a></li>
<li>TIM_EncoderMode_TI12&#160;:&#160;<a class="el" href="d4/d99/group___t_i_m___encoder___mode.html#ga12511f903de08f1a634ff7828757f081">stm32f4xx_tim.h</a></li>
<li>TIM_EncoderMode_TI2&#160;:&#160;<a class="el" href="d4/d99/group___t_i_m___encoder___mode.html#ga5627a2d5d47b7301c7dbb29d20ae00e3">stm32f4xx_tim.h</a></li>
<li>TIM_ETRClockMode1Config()&#160;:&#160;<a class="el" href="df/d48/group___t_i_m___group6.html#ga47c05638b93aabcd641dbc8859e1b2df">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga47c05638b93aabcd641dbc8859e1b2df">stm32f4xx_tim.h</a></li>
<li>TIM_ETRClockMode2Config()&#160;:&#160;<a class="el" href="df/d48/group___t_i_m___group6.html#ga0a9cbcbab32326cbbdaf4c111f59ec20">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga0a9cbcbab32326cbbdaf4c111f59ec20">stm32f4xx_tim.h</a></li>
<li>TIM_ETRConfig()&#160;:&#160;<a class="el" href="df/dba/group___t_i_m___group7.html#ga8bdde400b7a30f3e747fe8e4962c0abe">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga8bdde400b7a30f3e747fe8e4962c0abe">stm32f4xx_tim.h</a></li>
<li>TIM_EventSource_Break&#160;:&#160;<a class="el" href="d0/d6a/group___t_i_m___event___source.html#gad6f9b5366d93c73ff005273c50c9f00a">stm32f4xx_tim.h</a></li>
<li>TIM_EventSource_CC1&#160;:&#160;<a class="el" href="d0/d6a/group___t_i_m___event___source.html#gaa634c46d4ac521ad16e25be97b487e8a">stm32f4xx_tim.h</a></li>
<li>TIM_EventSource_CC2&#160;:&#160;<a class="el" href="d0/d6a/group___t_i_m___event___source.html#ga5e2082a09552acc9c7e9577f104ba15a">stm32f4xx_tim.h</a></li>
<li>TIM_EventSource_CC3&#160;:&#160;<a class="el" href="d0/d6a/group___t_i_m___event___source.html#gafeb8538e3b00d938e061e5051f83836b">stm32f4xx_tim.h</a></li>
<li>TIM_EventSource_CC4&#160;:&#160;<a class="el" href="d0/d6a/group___t_i_m___event___source.html#gab60e3190e6c09d2d067f2c689d614979">stm32f4xx_tim.h</a></li>
<li>TIM_EventSource_COM&#160;:&#160;<a class="el" href="d0/d6a/group___t_i_m___event___source.html#ga4c06981037fae91786f966aa9b4b3435">stm32f4xx_tim.h</a></li>
<li>TIM_EventSource_Trigger&#160;:&#160;<a class="el" href="d0/d6a/group___t_i_m___event___source.html#ga24835bf5eac25eed90069208dce22564">stm32f4xx_tim.h</a></li>
<li>TIM_EventSource_Update&#160;:&#160;<a class="el" href="d0/d6a/group___t_i_m___event___source.html#ga5bff72fbe94b1ae5a710e402c9868b23">stm32f4xx_tim.h</a></li>
<li>TIM_ExtTRGPolarity_Inverted&#160;:&#160;<a class="el" href="d1/d3d/group___t_i_m___external___trigger___polarity.html#ga96f3959a02c0491ab8d65cfa384ce7e3">stm32f4xx_tim.h</a></li>
<li>TIM_ExtTRGPolarity_NonInverted&#160;:&#160;<a class="el" href="d1/d3d/group___t_i_m___external___trigger___polarity.html#ga63fe7c58c491d2a812d5621b71c2d0c5">stm32f4xx_tim.h</a></li>
<li>TIM_ExtTRGPSC_DIV2&#160;:&#160;<a class="el" href="d9/d01/group___t_i_m___external___trigger___prescaler.html#ga446ed7f1bc28bcb295c43886da582e47">stm32f4xx_tim.h</a></li>
<li>TIM_ExtTRGPSC_DIV4&#160;:&#160;<a class="el" href="d9/d01/group___t_i_m___external___trigger___prescaler.html#ga1de0031af7654fac2f29705f1da146c6">stm32f4xx_tim.h</a></li>
<li>TIM_ExtTRGPSC_DIV8&#160;:&#160;<a class="el" href="d9/d01/group___t_i_m___external___trigger___prescaler.html#gac2fe5014d69a93ce0a22b9f3f5a7d19a">stm32f4xx_tim.h</a></li>
<li>TIM_ExtTRGPSC_OFF&#160;:&#160;<a class="el" href="d9/d01/group___t_i_m___external___trigger___prescaler.html#ga1b21757d5d1b708edca7e20481797e96">stm32f4xx_tim.h</a></li>
<li>TIM_FLAG_Break&#160;:&#160;<a class="el" href="d9/d42/group___t_i_m___flags.html#ga166571a1d5ca2bfca5d923eaa22f6deb">stm32f4xx_tim.h</a></li>
<li>TIM_FLAG_CC1&#160;:&#160;<a class="el" href="d9/d42/group___t_i_m___flags.html#gaa7eb8be054b9bd217a9abb1c8687cc55">stm32f4xx_tim.h</a></li>
<li>TIM_FLAG_CC1OF&#160;:&#160;<a class="el" href="d9/d42/group___t_i_m___flags.html#ga38dfb7d1ed00af77d70bc3be28500108">stm32f4xx_tim.h</a></li>
<li>TIM_FLAG_CC2&#160;:&#160;<a class="el" href="d9/d42/group___t_i_m___flags.html#ga9cae242f1c51b31839ffc5bc007c82a7">stm32f4xx_tim.h</a></li>
<li>TIM_FLAG_CC2OF&#160;:&#160;<a class="el" href="d9/d42/group___t_i_m___flags.html#ga4df0c71d3e695c214d49802942e04590">stm32f4xx_tim.h</a></li>
<li>TIM_FLAG_CC3&#160;:&#160;<a class="el" href="d9/d42/group___t_i_m___flags.html#ga052c380f922219659810e4fceb574a7c">stm32f4xx_tim.h</a></li>
<li>TIM_FLAG_CC3OF&#160;:&#160;<a class="el" href="d9/d42/group___t_i_m___flags.html#gac81f24eaffdf83c2db9d2e6078a00919">stm32f4xx_tim.h</a></li>
<li>TIM_FLAG_CC4&#160;:&#160;<a class="el" href="d9/d42/group___t_i_m___flags.html#gafd0dc57b56941f8b8250d66e289542db">stm32f4xx_tim.h</a></li>
<li>TIM_FLAG_CC4OF&#160;:&#160;<a class="el" href="d9/d42/group___t_i_m___flags.html#gafc8b04654766d98ba2c6fed601895a20">stm32f4xx_tim.h</a></li>
<li>TIM_FLAG_COM&#160;:&#160;<a class="el" href="d9/d42/group___t_i_m___flags.html#gad454d70205ce5bbf3b3c0e7e43d6df62">stm32f4xx_tim.h</a></li>
<li>TIM_FLAG_Trigger&#160;:&#160;<a class="el" href="d9/d42/group___t_i_m___flags.html#gaeca2f17eea738dbec7eee8ecbe442814">stm32f4xx_tim.h</a></li>
<li>TIM_FLAG_Update&#160;:&#160;<a class="el" href="d9/d42/group___t_i_m___flags.html#ga97eba66f792c88e08131bd0d2a0e530d">stm32f4xx_tim.h</a></li>
<li>TIM_ForcedAction_Active&#160;:&#160;<a class="el" href="df/d08/group___t_i_m___forced___action.html#ga19d3769825f1dfdbdbde3edb60310b99">stm32f4xx_tim.h</a></li>
<li>TIM_ForcedAction_InActive&#160;:&#160;<a class="el" href="df/d08/group___t_i_m___forced___action.html#ga79656f2193ec5e12a15d0ae5b025d273">stm32f4xx_tim.h</a></li>
<li>TIM_ForcedOC1Config()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga4f58c12e6493a0d8b9555c9097b831d6">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga4f58c12e6493a0d8b9555c9097b831d6">stm32f4xx_tim.h</a></li>
<li>TIM_ForcedOC2Config()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga3d2902b6fbab8dd55cd531055ffcc63d">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga3d2902b6fbab8dd55cd531055ffcc63d">stm32f4xx_tim.h</a></li>
<li>TIM_ForcedOC3Config()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga920b0fb4ca44fceffd1c3e441feebd8f">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga920b0fb4ca44fceffd1c3e441feebd8f">stm32f4xx_tim.h</a></li>
<li>TIM_ForcedOC4Config()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#gaf0a0bbe74251e56d4b835d20b0a3aa63">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gaf0a0bbe74251e56d4b835d20b0a3aa63">stm32f4xx_tim.h</a></li>
<li>TIM_GenerateEvent()&#160;:&#160;<a class="el" href="d5/d80/group___t_i_m___group5.html#ga38bd4ffda920dd4f7655a0a2c6100a6e">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga38bd4ffda920dd4f7655a0a2c6100a6e">stm32f4xx_tim.h</a></li>
<li>TIM_GetCapture1()&#160;:&#160;<a class="el" href="db/dc0/group___t_i_m___group3.html#ga6bd39ca543305ff0cd06fce0f678d94d">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga6bd39ca543305ff0cd06fce0f678d94d">stm32f4xx_tim.h</a></li>
<li>TIM_GetCapture2()&#160;:&#160;<a class="el" href="db/dc0/group___t_i_m___group3.html#ga2524cb5db14e388fb7f20c99fb3d58a5">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga2524cb5db14e388fb7f20c99fb3d58a5">stm32f4xx_tim.h</a></li>
<li>TIM_GetCapture3()&#160;:&#160;<a class="el" href="db/dc0/group___t_i_m___group3.html#ga71ee9ce2c535ec0fb3fac5f9119221f7">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga71ee9ce2c535ec0fb3fac5f9119221f7">stm32f4xx_tim.h</a></li>
<li>TIM_GetCapture4()&#160;:&#160;<a class="el" href="db/dc0/group___t_i_m___group3.html#ga420b022cbc71ac603b5dd4922687abb1">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga420b022cbc71ac603b5dd4922687abb1">stm32f4xx_tim.h</a></li>
<li>TIM_GetCounter()&#160;:&#160;<a class="el" href="d1/d65/group___t_i_m___group1.html#ga53607976e0866ab424e294cda9f6036e">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga53607976e0866ab424e294cda9f6036e">stm32f4xx_tim.h</a></li>
<li>TIM_GetFlagStatus()&#160;:&#160;<a class="el" href="d5/d80/group___t_i_m___group5.html#ga0adcbbd5e838ec8642e7a9b80075f41f">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga0adcbbd5e838ec8642e7a9b80075f41f">stm32f4xx_tim.h</a></li>
<li>TIM_GetITStatus()&#160;:&#160;<a class="el" href="d5/d80/group___t_i_m___group5.html#ga0827a0b411707304f76d33050727c24d">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga0827a0b411707304f76d33050727c24d">stm32f4xx_tim.h</a></li>
<li>TIM_GetPrescaler()&#160;:&#160;<a class="el" href="d1/d65/group___t_i_m___group1.html#ga427eb6e533480e02a27cd0ca876183d6">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga427eb6e533480e02a27cd0ca876183d6">stm32f4xx_tim.h</a></li>
<li>TIM_ICInit()&#160;:&#160;<a class="el" href="db/dc0/group___t_i_m___group3.html#ga9e6a153dd6552e4e1188eba227316f7f">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga9e6a153dd6552e4e1188eba227316f7f">stm32f4xx_tim.h</a></li>
<li>TIM_ICPolarity_BothEdge&#160;:&#160;<a class="el" href="d0/d35/group___t_i_m___input___capture___polarity.html#ga4632a6425d407c0d28b610b2d31cccc8">stm32f4xx_tim.h</a></li>
<li>TIM_ICPolarity_Falling&#160;:&#160;<a class="el" href="d0/d35/group___t_i_m___input___capture___polarity.html#ga70c6f5ed30a236bac4c690928e742243">stm32f4xx_tim.h</a></li>
<li>TIM_ICPolarity_Rising&#160;:&#160;<a class="el" href="d0/d35/group___t_i_m___input___capture___polarity.html#gabe598596b7dbcac446a4918105fa95a6">stm32f4xx_tim.h</a></li>
<li>TIM_ICPSC_DIV1&#160;:&#160;<a class="el" href="db/d17/group___t_i_m___input___capture___prescaler.html#ga8acb44abe3147d883685c1f9f1ce410e">stm32f4xx_tim.h</a></li>
<li>TIM_ICPSC_DIV2&#160;:&#160;<a class="el" href="db/d17/group___t_i_m___input___capture___prescaler.html#ga1d8a7b66add914e2ddd910d2d700978f">stm32f4xx_tim.h</a></li>
<li>TIM_ICPSC_DIV4&#160;:&#160;<a class="el" href="db/d17/group___t_i_m___input___capture___prescaler.html#gaf5a675046430fa0f0c95b0dac612828f">stm32f4xx_tim.h</a></li>
<li>TIM_ICPSC_DIV8&#160;:&#160;<a class="el" href="db/d17/group___t_i_m___input___capture___prescaler.html#ga5086cb03c89a5c67b199d20b605f00cb">stm32f4xx_tim.h</a></li>
<li>TIM_ICSelection_DirectTI&#160;:&#160;<a class="el" href="de/dc7/group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">stm32f4xx_tim.h</a></li>
<li>TIM_ICSelection_IndirectTI&#160;:&#160;<a class="el" href="de/dc7/group___t_i_m___input___capture___selection.html#ga2289b684133ac0b81ddfcd860d01b144">stm32f4xx_tim.h</a></li>
<li>TIM_ICSelection_TRC&#160;:&#160;<a class="el" href="de/dc7/group___t_i_m___input___capture___selection.html#ga2cd464e97ffd6ea3208ec65672f9a373">stm32f4xx_tim.h</a></li>
<li>TIM_ICStructInit()&#160;:&#160;<a class="el" href="db/dc0/group___t_i_m___group3.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50">stm32f4xx_tim.h</a></li>
<li>TIM_InternalClockConfig()&#160;:&#160;<a class="el" href="df/d48/group___t_i_m___group6.html#ga2394f0221709c0659874f9a4184cf86e">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga2394f0221709c0659874f9a4184cf86e">stm32f4xx_tim.h</a></li>
<li>TIM_IT_Break&#160;:&#160;<a class="el" href="d0/d51/group___t_i_m__interrupt__sources.html#gad16adab3ac1a4a552a86da069702f24b">stm32f4xx_tim.h</a></li>
<li>TIM_IT_CC1&#160;:&#160;<a class="el" href="d0/d51/group___t_i_m__interrupt__sources.html#ga02267a938ab4722c5013fffa447cf5a6">stm32f4xx_tim.h</a></li>
<li>TIM_IT_CC2&#160;:&#160;<a class="el" href="d0/d51/group___t_i_m__interrupt__sources.html#ga60f6b6c424b62ca58d3fafd8f5955e4f">stm32f4xx_tim.h</a></li>
<li>TIM_IT_CC3&#160;:&#160;<a class="el" href="d0/d51/group___t_i_m__interrupt__sources.html#ga6aef020aebafd9e585283fbbaf8b841f">stm32f4xx_tim.h</a></li>
<li>TIM_IT_CC4&#160;:&#160;<a class="el" href="d0/d51/group___t_i_m__interrupt__sources.html#ga1dce7f1bc32a258f2964cb7c05f413a6">stm32f4xx_tim.h</a></li>
<li>TIM_IT_COM&#160;:&#160;<a class="el" href="d0/d51/group___t_i_m__interrupt__sources.html#gaeb7eff6c39922814e7ee47c0820c3d9f">stm32f4xx_tim.h</a></li>
<li>TIM_IT_Trigger&#160;:&#160;<a class="el" href="d0/d51/group___t_i_m__interrupt__sources.html#ga339629d21f2490729b28905f5c04bad1">stm32f4xx_tim.h</a></li>
<li>TIM_IT_Update&#160;:&#160;<a class="el" href="d0/d51/group___t_i_m__interrupt__sources.html#ga8fb63577fec9a3e7c7f5f3eb775ee624">stm32f4xx_tim.h</a></li>
<li>TIM_ITConfig()&#160;:&#160;<a class="el" href="d5/d80/group___t_i_m___group5.html#ga70e3d6c09d55ee69002e154c85cd40e4">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga70e3d6c09d55ee69002e154c85cd40e4">stm32f4xx_tim.h</a></li>
<li>TIM_ITRxExternalClockConfig()&#160;:&#160;<a class="el" href="df/d48/group___t_i_m___group6.html#gabef227d21d9e121e6a4ec5ab6223f5a9">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gabef227d21d9e121e6a4ec5ab6223f5a9">stm32f4xx_tim.h</a></li>
<li>TIM_LOCKLevel_1&#160;:&#160;<a class="el" href="d8/d8a/group___t_i_m___lock__level.html#ga7e4326fc7756ebf5e9eb9776c2734aea">stm32f4xx_tim.h</a></li>
<li>TIM_LOCKLevel_2&#160;:&#160;<a class="el" href="d8/d8a/group___t_i_m___lock__level.html#ga91bdf218f766e6a10b7a7df407250d25">stm32f4xx_tim.h</a></li>
<li>TIM_LOCKLevel_3&#160;:&#160;<a class="el" href="d8/d8a/group___t_i_m___lock__level.html#gaa0a0c1ffd9dc582d6571780c1747920b">stm32f4xx_tim.h</a></li>
<li>TIM_LOCKLevel_OFF&#160;:&#160;<a class="el" href="d8/d8a/group___t_i_m___lock__level.html#ga84d318c62d3e5dfe7082610d03e11f2f">stm32f4xx_tim.h</a></li>
<li>TIM_MasterSlaveMode_Disable&#160;:&#160;<a class="el" href="df/dba/group___t_i_m___master___slave___mode.html#ga8d4c7c0f57469f384b1327bb323d28a3">stm32f4xx_tim.h</a></li>
<li>TIM_MasterSlaveMode_Enable&#160;:&#160;<a class="el" href="df/dba/group___t_i_m___master___slave___mode.html#gaef5da910ae6952fce424b440ea39f69a">stm32f4xx_tim.h</a></li>
<li>TIM_OC1FastConfig()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#gaec82031ca62f31f5483195c09752a83a">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gaec82031ca62f31f5483195c09752a83a">stm32f4xx_tim.h</a></li>
<li>TIM_OC1Init()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#gafcdb6ff00158862aef7fed5e7a554a3e">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gafcdb6ff00158862aef7fed5e7a554a3e">stm32f4xx_tim.h</a></li>
<li>TIM_OC1NPolarityConfig()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga3cb91578e7dd34ea7d09862482960445">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga3cb91578e7dd34ea7d09862482960445">stm32f4xx_tim.h</a></li>
<li>TIM_OC1PolarityConfig()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga03878f78163485c8a3508cff2111c297">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga03878f78163485c8a3508cff2111c297">stm32f4xx_tim.h</a></li>
<li>TIM_OC1PreloadConfig()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga60e6c29ad8f919bef616cf8e3306dd64">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga60e6c29ad8f919bef616cf8e3306dd64">stm32f4xx_tim.h</a></li>
<li>TIM_OC2FastConfig()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga413359c87f46c69f1ffe2dc8fb3a65e7">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga413359c87f46c69f1ffe2dc8fb3a65e7">stm32f4xx_tim.h</a></li>
<li>TIM_OC2Init()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga2017455121d910d6ff63ac6f219842c5">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga2017455121d910d6ff63ac6f219842c5">stm32f4xx_tim.h</a></li>
<li>TIM_OC2NPolarityConfig()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga2fa6ea3a89f446b52b4e699272b70cad">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga2fa6ea3a89f446b52b4e699272b70cad">stm32f4xx_tim.h</a></li>
<li>TIM_OC2PolarityConfig()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga6831cacaac1ef50291af94db94450797">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga6831cacaac1ef50291af94db94450797">stm32f4xx_tim.h</a></li>
<li>TIM_OC2PreloadConfig()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga75b4614c6dd2cd52f2c5becdb6590c10">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga75b4614c6dd2cd52f2c5becdb6590c10">stm32f4xx_tim.h</a></li>
<li>TIM_OC3FastConfig()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#gab2f3698e6e56bd9b0a4be7056ba789e1">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gab2f3698e6e56bd9b0a4be7056ba789e1">stm32f4xx_tim.h</a></li>
<li>TIM_OC3Init()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">stm32f4xx_tim.h</a></li>
<li>TIM_OC3NPolarityConfig()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#gac710acc5b682e892584fc6f089f61dc2">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gac710acc5b682e892584fc6f089f61dc2">stm32f4xx_tim.h</a></li>
<li>TIM_OC3PolarityConfig()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga1ef43b03fe666495e80aac9741ae7ab0">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga1ef43b03fe666495e80aac9741ae7ab0">stm32f4xx_tim.h</a></li>
<li>TIM_OC3PreloadConfig()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga8b2391685a519e60e596b7d596f86f09">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga8b2391685a519e60e596b7d596f86f09">stm32f4xx_tim.h</a></li>
<li>TIM_OC4FastConfig()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga58279a04e8ea5333f1079d3cce8dde12">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga58279a04e8ea5333f1079d3cce8dde12">stm32f4xx_tim.h</a></li>
<li>TIM_OC4Init()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga64571ebbb58cac39a9e760050175f11c">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga64571ebbb58cac39a9e760050175f11c">stm32f4xx_tim.h</a></li>
<li>TIM_OC4PolarityConfig()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#gad678410f7c7244f83daad93ce9d1056e">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gad678410f7c7244f83daad93ce9d1056e">stm32f4xx_tim.h</a></li>
<li>TIM_OC4PreloadConfig()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec">stm32f4xx_tim.h</a></li>
<li>TIM_OCClear_Disable&#160;:&#160;<a class="el" href="d6/d29/group___t_i_m___output___compare___clear___state.html#gadb09946cb5dded7520baf4b19173204d">stm32f4xx_tim.h</a></li>
<li>TIM_OCClear_Enable&#160;:&#160;<a class="el" href="d6/d29/group___t_i_m___output___compare___clear___state.html#ga1b7bce48b3e1478aad98c95fbbe7a6e0">stm32f4xx_tim.h</a></li>
<li>TIM_OCFast_Disable&#160;:&#160;<a class="el" href="db/de7/group___t_i_m___output___compare___fast___state.html#gab3d39f8797953cb58754205169d8278e">stm32f4xx_tim.h</a></li>
<li>TIM_OCFast_Enable&#160;:&#160;<a class="el" href="db/de7/group___t_i_m___output___compare___fast___state.html#ga0cfb598c985363ee7004e52c97c524a3">stm32f4xx_tim.h</a></li>
<li>TIM_OCIdleState_Reset&#160;:&#160;<a class="el" href="db/dd1/group___t_i_m___output___compare___idle___state.html#gace5465bc9e90ba7862b3af9e6cc9b97e">stm32f4xx_tim.h</a></li>
<li>TIM_OCIdleState_Set&#160;:&#160;<a class="el" href="db/dd1/group___t_i_m___output___compare___idle___state.html#ga86d8f895a1ec584323f6c02c7edfad4c">stm32f4xx_tim.h</a></li>
<li>TIM_OCMode_Active&#160;:&#160;<a class="el" href="d7/dae/group___t_i_m___output___compare__and___p_w_m__modes.html#ga76bac57d41dc67218772f9c745c77102">stm32f4xx_tim.h</a></li>
<li>TIM_OCMode_Inactive&#160;:&#160;<a class="el" href="d7/dae/group___t_i_m___output___compare__and___p_w_m__modes.html#gae0c350d7adaea14a37cabc2ab762695f">stm32f4xx_tim.h</a></li>
<li>TIM_OCMode_PWM1&#160;:&#160;<a class="el" href="d7/dae/group___t_i_m___output___compare__and___p_w_m__modes.html#gaefbe32dddc9630fbcc48b302b50d15fc">stm32f4xx_tim.h</a></li>
<li>TIM_OCMode_PWM2&#160;:&#160;<a class="el" href="d7/dae/group___t_i_m___output___compare__and___p_w_m__modes.html#ga722d8f33a795ef82ed7ae76dfbb7613d">stm32f4xx_tim.h</a></li>
<li>TIM_OCMode_Timing&#160;:&#160;<a class="el" href="d7/dae/group___t_i_m___output___compare__and___p_w_m__modes.html#ga54d5745fade3b2f8ea1325e7447ca760">stm32f4xx_tim.h</a></li>
<li>TIM_OCMode_Toggle&#160;:&#160;<a class="el" href="d7/dae/group___t_i_m___output___compare__and___p_w_m__modes.html#ga8b8adb6e81fe88bd14d44430f7f97021">stm32f4xx_tim.h</a></li>
<li>TIM_OCNIdleState_Reset&#160;:&#160;<a class="el" href="de/d46/group___t_i_m___output___compare___n___idle___state.html#ga329a32820cdba0af9c4b7a04177e8fdd">stm32f4xx_tim.h</a></li>
<li>TIM_OCNIdleState_Set&#160;:&#160;<a class="el" href="de/d46/group___t_i_m___output___compare___n___idle___state.html#ga980392da6eb5bedcbf7ed353e1073f99">stm32f4xx_tim.h</a></li>
<li>TIM_OCNPolarity_High&#160;:&#160;<a class="el" href="dc/ddf/group___t_i_m___output___compare___n___polarity.html#gaa62288888d4f6858bee6b3cd9086ae3f">stm32f4xx_tim.h</a></li>
<li>TIM_OCNPolarity_Low&#160;:&#160;<a class="el" href="dc/ddf/group___t_i_m___output___compare___n___polarity.html#ga9582560b2e7dae2e8dc3b65909b0c9cf">stm32f4xx_tim.h</a></li>
<li>TIM_OCPolarity_High&#160;:&#160;<a class="el" href="d1/d89/group___t_i_m___output___compare___polarity.html#gaba2f2de6fd722b8973e0eddeb8644022">stm32f4xx_tim.h</a></li>
<li>TIM_OCPolarity_Low&#160;:&#160;<a class="el" href="d1/d89/group___t_i_m___output___compare___polarity.html#ga9f4b11953dbd2c6f836b6913469dcf54">stm32f4xx_tim.h</a></li>
<li>TIM_OCPreload_Disable&#160;:&#160;<a class="el" href="dd/d6b/group___t_i_m___output___compare___preload___state.html#ga0cbcc3c4d90d61d85550db2173737ed6">stm32f4xx_tim.h</a></li>
<li>TIM_OCPreload_Enable&#160;:&#160;<a class="el" href="dd/d6b/group___t_i_m___output___compare___preload___state.html#gad647db2e7a89bd6db3c787680afccf8f">stm32f4xx_tim.h</a></li>
<li>TIM_OCStructInit()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga394683c78ae02837882e36014e11643e">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga394683c78ae02837882e36014e11643e">stm32f4xx_tim.h</a></li>
<li>TIM_OPMode_Repetitive&#160;:&#160;<a class="el" href="d4/d0d/group___t_i_m___one___pulse___mode.html#gad921d739c86bf48dca12442a81ad68ad">stm32f4xx_tim.h</a></li>
<li>TIM_OPMode_Single&#160;:&#160;<a class="el" href="d4/d0d/group___t_i_m___one___pulse___mode.html#ga99d934fdbc54ea4ee2cf5c86860f9227">stm32f4xx_tim.h</a></li>
<li>TIM_OR_ITR1_RMP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga4f413eac7f503dfddc9a9914efa555ac">stm32f4xx.h</a></li>
<li>TIM_OR_ITR1_RMP_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad7141f22c81a83134d9bb35cdeca5549">stm32f4xx.h</a></li>
<li>TIM_OR_ITR1_RMP_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga7ba54d02d962d04d2bdf16df11c7ccd0">stm32f4xx.h</a></li>
<li>TIM_OR_TI4_RMP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga2916847c3545c06578d7ba8c381a4c20">stm32f4xx.h</a></li>
<li>TIM_OR_TI4_RMP_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120">stm32f4xx.h</a></li>
<li>TIM_OR_TI4_RMP_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629">stm32f4xx.h</a></li>
<li>TIM_OSSIState_Disable&#160;:&#160;<a class="el" href="d0/d54/group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html#gae1962736fd5cad82e97a5814ef6758bd">stm32f4xx_tim.h</a></li>
<li>TIM_OSSIState_Enable&#160;:&#160;<a class="el" href="d0/d54/group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html#gaf643ec0d2edb6c8fb725d00210b3d071">stm32f4xx_tim.h</a></li>
<li>TIM_OSSRState_Disable&#160;:&#160;<a class="el" href="d9/de3/group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html#ga766dfd8b3c32ec1b8b446f0e2dbe7b97">stm32f4xx_tim.h</a></li>
<li>TIM_OSSRState_Enable&#160;:&#160;<a class="el" href="d9/de3/group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html#ga3703ba6189db045bec48c864289f997e">stm32f4xx_tim.h</a></li>
<li>TIM_OutputNState_Disable&#160;:&#160;<a class="el" href="de/de0/group___t_i_m___output___compare___n___state.html#gade8506a50fd6ba58273e9da81f6b0b54">stm32f4xx_tim.h</a></li>
<li>TIM_OutputNState_Enable&#160;:&#160;<a class="el" href="de/de0/group___t_i_m___output___compare___n___state.html#gac4c08f9d66ce138c6978668020526c6f">stm32f4xx_tim.h</a></li>
<li>TIM_OutputState_Disable&#160;:&#160;<a class="el" href="d9/d82/group___t_i_m___output___compare___state.html#ga4ad0f484cfa16b5190654da8278940d0">stm32f4xx_tim.h</a></li>
<li>TIM_OutputState_Enable&#160;:&#160;<a class="el" href="d9/d82/group___t_i_m___output___compare___state.html#ga65afdda8761b6ac5ed0c0ad67c05dffe">stm32f4xx_tim.h</a></li>
<li>TIM_PrescalerConfig()&#160;:&#160;<a class="el" href="d1/d65/group___t_i_m___group1.html#ga45c6fd9041baf7f64c121e0172f305c7">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga45c6fd9041baf7f64c121e0172f305c7">stm32f4xx_tim.h</a></li>
<li>TIM_PSC_PSC&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">stm32f4xx.h</a></li>
<li>TIM_PSCReloadMode_Immediate&#160;:&#160;<a class="el" href="da/dd3/group___t_i_m___prescaler___reload___mode.html#ga9ba55481ccdcb64268b7b9f2095bfc17">stm32f4xx_tim.h</a></li>
<li>TIM_PSCReloadMode_Update&#160;:&#160;<a class="el" href="da/dd3/group___t_i_m___prescaler___reload___mode.html#gad76dd05a3ae4e44e040e0e083bd460bf">stm32f4xx_tim.h</a></li>
<li>TIM_PWMIConfig()&#160;:&#160;<a class="el" href="db/dc0/group___t_i_m___group3.html#gaa71f9296556310f85628d6c748a06475">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gaa71f9296556310f85628d6c748a06475">stm32f4xx_tim.h</a></li>
<li>TIM_RCR_REP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">stm32f4xx.h</a></li>
<li>TIM_RemapConfig()&#160;:&#160;<a class="el" href="dd/dc3/group___t_i_m___group9.html#ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9">stm32f4xx_tim.h</a></li>
<li>TIM_SelectCCDMA()&#160;:&#160;<a class="el" href="d5/d80/group___t_i_m___group5.html#ga5273cb65acb885fe7982827b1c6b7d75">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga5273cb65acb885fe7982827b1c6b7d75">stm32f4xx_tim.h</a></li>
<li>TIM_SelectCOM()&#160;:&#160;<a class="el" href="d5/dc1/group___t_i_m___group4.html#gaff2e7f9959b1b36e830df028c14accc8">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gaff2e7f9959b1b36e830df028c14accc8">stm32f4xx_tim.h</a></li>
<li>TIM_SelectHallSensor()&#160;:&#160;<a class="el" href="d9/d6f/group___t_i_m___group8.html#ga42c2d1025a3937c9d9f38631af86ffa4">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga42c2d1025a3937c9d9f38631af86ffa4">stm32f4xx_tim.h</a></li>
<li>TIM_SelectInputTrigger()&#160;:&#160;<a class="el" href="df/dba/group___t_i_m___group7.html#ga4252583c6ae8a73d6fc66f7e951dbc35">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga4252583c6ae8a73d6fc66f7e951dbc35">stm32f4xx_tim.h</a></li>
<li>TIM_SelectMasterSlaveMode()&#160;:&#160;<a class="el" href="df/dba/group___t_i_m___group7.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2">stm32f4xx_tim.h</a></li>
<li>TIM_SelectOCxM()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga83ea0af5a7c1af521236ce5e4d2c42b0">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga83ea0af5a7c1af521236ce5e4d2c42b0">stm32f4xx_tim.h</a></li>
<li>TIM_SelectOnePulseMode()&#160;:&#160;<a class="el" href="d1/d65/group___t_i_m___group1.html#gadd2cca5fac6c1291dc4339098d5c9562">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gadd2cca5fac6c1291dc4339098d5c9562">stm32f4xx_tim.h</a></li>
<li>TIM_SelectOutputTrigger()&#160;:&#160;<a class="el" href="df/dba/group___t_i_m___group7.html#ga28745aaa549e2067e42c19569209e6c6">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga28745aaa549e2067e42c19569209e6c6">stm32f4xx_tim.h</a></li>
<li>TIM_SelectSlaveMode()&#160;:&#160;<a class="el" href="df/dba/group___t_i_m___group7.html#ga2f19ce1d90990691cf037e419ba08003">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga2f19ce1d90990691cf037e419ba08003">stm32f4xx_tim.h</a></li>
<li>TIM_SetAutoreload()&#160;:&#160;<a class="el" href="d1/d65/group___t_i_m___group1.html#gad6a388d498c7f299d00a9d0871943041">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gad6a388d498c7f299d00a9d0871943041">stm32f4xx_tim.h</a></li>
<li>TIM_SetClockDivision()&#160;:&#160;<a class="el" href="d1/d65/group___t_i_m___group1.html#ga20ef804dc32c723662d11ee7da3baab2">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga20ef804dc32c723662d11ee7da3baab2">stm32f4xx_tim.h</a></li>
<li>TIM_SetCompare1()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga48631e66c32bb905946664f4722b2546">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga48631e66c32bb905946664f4722b2546">stm32f4xx_tim.h</a></li>
<li>TIM_SetCompare2()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga3de36754f3ba5d46b9ef2bf8e77575c7">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga3de36754f3ba5d46b9ef2bf8e77575c7">stm32f4xx_tim.h</a></li>
<li>TIM_SetCompare3()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#gac372fbbbbc20329802659dd6c6b4e051">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gac372fbbbbc20329802659dd6c6b4e051">stm32f4xx_tim.h</a></li>
<li>TIM_SetCompare4()&#160;:&#160;<a class="el" href="d6/dbc/group___t_i_m___group2.html#ga99ba6c2afa87a239c9d32a49762b4245">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga99ba6c2afa87a239c9d32a49762b4245">stm32f4xx_tim.h</a></li>
<li>TIM_SetCounter()&#160;:&#160;<a class="el" href="d1/d65/group___t_i_m___group1.html#ga18173e7955a85d5c2598c643eada2692">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga18173e7955a85d5c2598c643eada2692">stm32f4xx_tim.h</a></li>
<li>TIM_SetIC1Prescaler()&#160;:&#160;<a class="el" href="db/dc0/group___t_i_m___group3.html#gaf0f684dea88e222de9689d8ed0ca8805">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gaf0f684dea88e222de9689d8ed0ca8805">stm32f4xx_tim.h</a></li>
<li>TIM_SetIC2Prescaler()&#160;:&#160;<a class="el" href="db/dc0/group___t_i_m___group3.html#ga3cc4869b5fe73271808512c89322a325">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga3cc4869b5fe73271808512c89322a325">stm32f4xx_tim.h</a></li>
<li>TIM_SetIC3Prescaler()&#160;:&#160;<a class="el" href="db/dc0/group___t_i_m___group3.html#ga76f906383b8132ebe00dffadb70cf7f9">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga76f906383b8132ebe00dffadb70cf7f9">stm32f4xx_tim.h</a></li>
<li>TIM_SetIC4Prescaler()&#160;:&#160;<a class="el" href="db/dc0/group___t_i_m___group3.html#ga0f2c784271356d6b64b8c0da64dbdbc2">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga0f2c784271356d6b64b8c0da64dbdbc2">stm32f4xx_tim.h</a></li>
<li>TIM_SlaveMode_External1&#160;:&#160;<a class="el" href="d5/db1/group___t_i_m___slave___mode.html#ga34427a693157ab177fead9871185bd35">stm32f4xx_tim.h</a></li>
<li>TIM_SlaveMode_Gated&#160;:&#160;<a class="el" href="d5/db1/group___t_i_m___slave___mode.html#ga1f36c870b926f70b32f274bbc0bc39a5">stm32f4xx_tim.h</a></li>
<li>TIM_SlaveMode_Reset&#160;:&#160;<a class="el" href="d5/db1/group___t_i_m___slave___mode.html#gaac1cec731f1a5e680a038c4f472f74af">stm32f4xx_tim.h</a></li>
<li>TIM_SlaveMode_Trigger&#160;:&#160;<a class="el" href="d5/db1/group___t_i_m___slave___mode.html#ga9e7726c04ee1bafec97226f08adf5677">stm32f4xx_tim.h</a></li>
<li>TIM_SMCR_ECE&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETF_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETF_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETF_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETF_3&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETP&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETPS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETPS_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">stm32f4xx.h</a></li>
<li>TIM_SMCR_ETPS_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">stm32f4xx.h</a></li>
<li>TIM_SMCR_MSM&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">stm32f4xx.h</a></li>
<li>TIM_SMCR_SMS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">stm32f4xx.h</a></li>
<li>TIM_SMCR_SMS_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">stm32f4xx.h</a></li>
<li>TIM_SMCR_SMS_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">stm32f4xx.h</a></li>
<li>TIM_SMCR_SMS_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">stm32f4xx.h</a></li>
<li>TIM_SMCR_TS&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">stm32f4xx.h</a></li>
<li>TIM_SMCR_TS_0&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">stm32f4xx.h</a></li>
<li>TIM_SMCR_TS_1&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">stm32f4xx.h</a></li>
<li>TIM_SMCR_TS_2&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">stm32f4xx.h</a></li>
<li>TIM_SR_BIF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">stm32f4xx.h</a></li>
<li>TIM_SR_CC1IF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">stm32f4xx.h</a></li>
<li>TIM_SR_CC1OF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">stm32f4xx.h</a></li>
<li>TIM_SR_CC2IF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">stm32f4xx.h</a></li>
<li>TIM_SR_CC2OF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">stm32f4xx.h</a></li>
<li>TIM_SR_CC3IF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">stm32f4xx.h</a></li>
<li>TIM_SR_CC3OF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">stm32f4xx.h</a></li>
<li>TIM_SR_CC4IF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">stm32f4xx.h</a></li>
<li>TIM_SR_CC4OF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">stm32f4xx.h</a></li>
<li>TIM_SR_COMIF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">stm32f4xx.h</a></li>
<li>TIM_SR_TIF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">stm32f4xx.h</a></li>
<li>TIM_SR_UIF&#160;:&#160;<a class="el" href="d5/dab/group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">stm32f4xx.h</a></li>
<li>TIM_TimeBaseInit()&#160;:&#160;<a class="el" href="d1/d65/group___t_i_m___group1.html#ga83fd58c9416802d9638bbe1715c98932">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga83fd58c9416802d9638bbe1715c98932">stm32f4xx_tim.h</a></li>
<li>TIM_TimeBaseStructInit()&#160;:&#160;<a class="el" href="d1/d65/group___t_i_m___group1.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">stm32f4xx_tim.h</a></li>
<li>TIM_TIxExternalCLK1Source_TI1&#160;:&#160;<a class="el" href="d9/df7/group___t_i_m___t_ix___external___clock___source.html#ga237daecde6e1f75509acc80a9ccce820">stm32f4xx_tim.h</a></li>
<li>TIM_TIxExternalCLK1Source_TI1ED&#160;:&#160;<a class="el" href="d9/df7/group___t_i_m___t_ix___external___clock___source.html#gaa1a749bc38d434902b69a45d50ee0889">stm32f4xx_tim.h</a></li>
<li>TIM_TIxExternalCLK1Source_TI2&#160;:&#160;<a class="el" href="d9/df7/group___t_i_m___t_ix___external___clock___source.html#gafa3c6345a7e1c3668b2e7e4d61a79491">stm32f4xx_tim.h</a></li>
<li>TIM_TIxExternalClockConfig()&#160;:&#160;<a class="el" href="df/d48/group___t_i_m___group6.html#gaf460e7d9c9969044e364130e209937fc">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gaf460e7d9c9969044e364130e209937fc">stm32f4xx_tim.h</a></li>
<li>TIM_TRGOSource_Enable&#160;:&#160;<a class="el" href="db/d8c/group___t_i_m___trigger___output___source.html#gaa228ba6cfafcf676e33e3ee35cb7fc1c">stm32f4xx_tim.h</a></li>
<li>TIM_TRGOSource_OC1&#160;:&#160;<a class="el" href="db/d8c/group___t_i_m___trigger___output___source.html#ga2d044b472c021f5484b9f71eb9ca69f1">stm32f4xx_tim.h</a></li>
<li>TIM_TRGOSource_OC1Ref&#160;:&#160;<a class="el" href="db/d8c/group___t_i_m___trigger___output___source.html#ga7cb70a2a026dc02136bdbb3dcc483d6c">stm32f4xx_tim.h</a></li>
<li>TIM_TRGOSource_OC2Ref&#160;:&#160;<a class="el" href="db/d8c/group___t_i_m___trigger___output___source.html#ga059f9f6cf96c833180eb3cdf5e56bd04">stm32f4xx_tim.h</a></li>
<li>TIM_TRGOSource_OC3Ref&#160;:&#160;<a class="el" href="db/d8c/group___t_i_m___trigger___output___source.html#ga40943bc1c3f22b983c683cbf0e87a218">stm32f4xx_tim.h</a></li>
<li>TIM_TRGOSource_OC4Ref&#160;:&#160;<a class="el" href="db/d8c/group___t_i_m___trigger___output___source.html#gafc81561599199912d613c65f760919bc">stm32f4xx_tim.h</a></li>
<li>TIM_TRGOSource_Reset&#160;:&#160;<a class="el" href="db/d8c/group___t_i_m___trigger___output___source.html#gafb039ed39279a4d1134b234797b1cdfb">stm32f4xx_tim.h</a></li>
<li>TIM_TRGOSource_Update&#160;:&#160;<a class="el" href="db/d8c/group___t_i_m___trigger___output___source.html#ga8a73c717070ab1a0ef90326780f20aef">stm32f4xx_tim.h</a></li>
<li>TIM_TS_ETRF&#160;:&#160;<a class="el" href="de/dcd/group___t_i_m___internal___trigger___selection.html#gaece08e02e056613a882aa7ff0a6ccc2d">stm32f4xx_tim.h</a></li>
<li>TIM_TS_ITR0&#160;:&#160;<a class="el" href="de/dcd/group___t_i_m___internal___trigger___selection.html#gab7cf2b7db3956d4fd1e5a5d84f4891e7">stm32f4xx_tim.h</a></li>
<li>TIM_TS_ITR1&#160;:&#160;<a class="el" href="de/dcd/group___t_i_m___internal___trigger___selection.html#gad90fbca297153ca9c0112a67ea2c6cb3">stm32f4xx_tim.h</a></li>
<li>TIM_TS_ITR2&#160;:&#160;<a class="el" href="de/dcd/group___t_i_m___internal___trigger___selection.html#ga8599ba58a5f911d648503c7ac55d4320">stm32f4xx_tim.h</a></li>
<li>TIM_TS_ITR3&#160;:&#160;<a class="el" href="de/dcd/group___t_i_m___internal___trigger___selection.html#ga63183e611b91c5847040172c0069514d">stm32f4xx_tim.h</a></li>
<li>TIM_TS_TI1F_ED&#160;:&#160;<a class="el" href="de/dcd/group___t_i_m___internal___trigger___selection.html#ga8c89554efc693e679c94b5a749af123c">stm32f4xx_tim.h</a></li>
<li>TIM_TS_TI1FP1&#160;:&#160;<a class="el" href="de/dcd/group___t_i_m___internal___trigger___selection.html#ga38d3514d54bcdb0ea8ac8bd91c5832b5">stm32f4xx_tim.h</a></li>
<li>TIM_TS_TI2FP2&#160;:&#160;<a class="el" href="de/dcd/group___t_i_m___internal___trigger___selection.html#ga0ed58a269bccd3f22d19cc9a2ba3123f">stm32f4xx_tim.h</a></li>
<li>TIM_UpdateDisableConfig()&#160;:&#160;<a class="el" href="d1/d65/group___t_i_m___group1.html#gace2384dd33e849a054f61b8e1fc7e7c3">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#gace2384dd33e849a054f61b8e1fc7e7c3">stm32f4xx_tim.h</a></li>
<li>TIM_UpdateRequestConfig()&#160;:&#160;<a class="el" href="d1/d65/group___t_i_m___group1.html#ga1d7a8f952e209de142499e67a653fc1f">stm32f4xx_tim.c</a>, <a class="el" href="de/d28/group___t_i_m.html#ga1d7a8f952e209de142499e67a653fc1f">stm32f4xx_tim.h</a></li>
<li>TIM_UpdateSource_Global&#160;:&#160;<a class="el" href="d8/d2f/group___t_i_m___update___source.html#ga32c67bc3f8211a2c7b44ee9fe1523875">stm32f4xx_tim.h</a></li>
<li>TIM_UpdateSource_Regular&#160;:&#160;<a class="el" href="d8/d2f/group___t_i_m___update___source.html#ga6f50423cdb011137ae8cd303ccd2080c">stm32f4xx_tim.h</a></li>
<li>TRANSFER_IT_ENABLE_MASK&#160;:&#160;<a class="el" href="df/df8/group___d_m_a.html#ga65f8cdee3cc2302bafb0a32a15692a81">stm32f4xx_dma.c</a></li>
<li>TRANSFER_IT_MASK&#160;:&#160;<a class="el" href="df/df8/group___d_m_a.html#ga802b72c1de784e703af80a6910592a5e">stm32f4xx_dma.c</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
