// Seed: 1425470671
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  final $display(id_3);
  assign id_4 = 1'h0 ? id_2.id_2(id_3 - "", id_3) : 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1[1'b0] = id_4;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3
  );
endmodule
