# test
# 2025-08-11 19:27:39Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "Rx_1(0)" iocell 12 6
set_io "Tx_1(0)" iocell 12 7
set_io "SDA_1(0)" iocell 12 1
set_io "SCL_1(0)" iocell 12 0
set_io "Enc_1(0)" iocell 0 0
set_io "Enc_2(0)" iocell 0 1
set_io "Enc_3(0)" iocell 0 2
set_io "Enc_4(0)" iocell 0 3
set_io "Enc_5(0)" iocell 0 4
set_io "Enc_6(0)" iocell 0 5
set_io "Enc_7(0)" iocell 0 6
set_location "Net_9" 0 1 1 3
set_location "\UART_1:BUART:counter_load_not\" 1 2 1 1
set_location "\UART_1:BUART:tx_status_0\" 2 3 1 2
set_location "\UART_1:BUART:tx_status_2\" 2 3 0 0
set_location "\UART_1:BUART:rx_counter_load\" 1 1 1 3
set_location "\UART_1:BUART:rx_postpoll\" 2 0 0 1
set_location "\UART_1:BUART:rx_status_4\" 2 1 1 3
set_location "\UART_1:BUART:rx_status_5\" 2 1 0 3
set_location "\Encoder_1:CounterUDB:status_0\" 0 0 0 0
set_location "\Encoder_1:CounterUDB:status_2\" 0 2 1 3
set_location "\Encoder_1:CounterUDB:count_enable\" 1 3 1 0
set_location "\Encoder_2:CounterUDB:status_0\" 3 0 1 0
set_location "\Encoder_2:CounterUDB:status_2\" 3 1 1 3
set_location "\Encoder_2:CounterUDB:count_enable\" 3 2 1 1
set_location "\Encoder_3:CounterUDB:status_0\" 0 3 1 2
set_location "\Encoder_3:CounterUDB:status_2\" 0 2 0 1
set_location "\Encoder_3:CounterUDB:count_enable\" 2 2 0 0
set_location "\Encoder_4:CounterUDB:status_0\" 1 4 0 2
set_location "\Encoder_4:CounterUDB:status_2\" 1 4 0 3
set_location "\Encoder_4:CounterUDB:count_enable\" 1 4 0 0
set_location "\Encoder_5:CounterUDB:status_0\" 1 5 1 3
set_location "\Encoder_5:CounterUDB:status_2\" 1 5 1 1
set_location "\Encoder_5:CounterUDB:count_enable\" 2 5 1 0
set_location "\Encoder_6:CounterUDB:status_0\" 3 2 0 3
set_location "\Encoder_6:CounterUDB:status_2\" 3 3 1 0
set_location "\Encoder_6:CounterUDB:count_enable\" 3 4 1 2
set_location "\Encoder_7:CounterUDB:status_0\" 3 5 0 2
set_location "\Encoder_7:CounterUDB:status_2\" 3 5 0 3
set_location "\Encoder_7:CounterUDB:count_enable\" 3 4 1 3
set_location "__ONE__" 0 1 1 2
set_location "\UART_1:BUART:sTX:TxShifter:u0\" 2 4 2
set_location "\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\" 1 0 2
set_location "\UART_1:BUART:sTX:TxSts\" 2 3 4
set_location "\UART_1:BUART:sRX:RxShifter:u0\" 2 1 2
set_location "\UART_1:BUART:sRX:RxBitCounter\" 1 1 7
set_location "\UART_1:BUART:sRX:RxSts\" 2 1 4
set_location "\I2C_1:I2C_IRQ\" interrupt -1 -1 15
set_location "\I2C_1:I2C_FF\" i2ccell -1 -1 0
set_location "\Encoder_1:CounterUDB:sCTRLReg:ctrlreg\" 1 3 6
set_location "\Encoder_1:CounterUDB:sSTSReg:stsreg\" 0 0 4
set_location "\Encoder_1:CounterUDB:sC24:counterdp:u0\" 1 1 2
set_location "\Encoder_1:CounterUDB:sC24:counterdp:u1\" 0 1 2
set_location "\Encoder_1:CounterUDB:sC24:counterdp:u2\" 0 0 2
set_location "\Encoder_2:CounterUDB:sCTRLReg:ctrlreg\" 3 2 6
set_location "\Encoder_2:CounterUDB:sSTSReg:stsreg\" 3 1 4
set_location "\Encoder_2:CounterUDB:sC24:counterdp:u0\" 2 0 2
set_location "\Encoder_2:CounterUDB:sC24:counterdp:u1\" 3 0 2
set_location "\Encoder_2:CounterUDB:sC24:counterdp:u2\" 3 1 2
set_location "\Encoder_3:CounterUDB:sCTRLReg:ctrlreg\" 2 2 6
set_location "\Encoder_3:CounterUDB:sSTSReg:stsreg\" 0 2 4
set_location "\Encoder_3:CounterUDB:sC24:counterdp:u0\" 2 2 2
set_location "\Encoder_3:CounterUDB:sC24:counterdp:u1\" 1 2 2
set_location "\Encoder_3:CounterUDB:sC24:counterdp:u2\" 0 2 2
set_location "\Encoder_4:CounterUDB:sCTRLReg:ctrlreg\" 1 4 6
set_location "\Encoder_4:CounterUDB:sSTSReg:stsreg\" 1 4 4
set_location "\Encoder_4:CounterUDB:sC24:counterdp:u0\" 0 3 2
set_location "\Encoder_4:CounterUDB:sC24:counterdp:u1\" 1 3 2
set_location "\Encoder_4:CounterUDB:sC24:counterdp:u2\" 1 4 2
set_location "\Encoder_5:CounterUDB:sCTRLReg:ctrlreg\" 2 5 6
set_location "\Encoder_5:CounterUDB:sSTSReg:stsreg\" 1 5 4
set_location "\Encoder_5:CounterUDB:sC24:counterdp:u0\" 0 4 2
set_location "\Encoder_5:CounterUDB:sC24:counterdp:u1\" 0 5 2
set_location "\Encoder_5:CounterUDB:sC24:counterdp:u2\" 1 5 2
set_location "\Encoder_6:CounterUDB:sCTRLReg:ctrlreg\" 3 3 6
set_location "\Encoder_6:CounterUDB:sSTSReg:stsreg\" 3 2 4
set_location "\Encoder_6:CounterUDB:sC24:counterdp:u0\" 2 3 2
set_location "\Encoder_6:CounterUDB:sC24:counterdp:u1\" 3 3 2
set_location "\Encoder_6:CounterUDB:sC24:counterdp:u2\" 3 2 2
set_location "\Encoder_7:CounterUDB:sCTRLReg:ctrlreg\" 3 4 6
set_location "\Encoder_7:CounterUDB:sSTSReg:stsreg\" 3 4 4
set_location "\Encoder_7:CounterUDB:sC24:counterdp:u0\" 2 5 2
set_location "\Encoder_7:CounterUDB:sC24:counterdp:u1\" 3 5 2
set_location "\Encoder_7:CounterUDB:sC24:counterdp:u2\" 3 4 2
set_location "\UART_1:BUART:txn\" 1 3 1 1
set_location "\UART_1:BUART:tx_state_1\" 1 3 0 1
set_location "\UART_1:BUART:tx_state_0\" 2 3 0 3
set_location "\UART_1:BUART:tx_state_2\" 1 2 0 1
set_location "\UART_1:BUART:tx_bitclk\" 1 3 1 3
set_location "\UART_1:BUART:tx_ctrl_mark_last\" 1 1 0 3
set_location "\UART_1:BUART:rx_state_0\" 1 0 0 0
set_location "\UART_1:BUART:rx_load_fifo\" 2 0 1 0
set_location "\UART_1:BUART:rx_state_3\" 2 0 0 0
set_location "\UART_1:BUART:rx_state_2\" 1 1 0 0
set_location "\UART_1:BUART:rx_bitclk_enable\" 1 1 1 1
set_location "\UART_1:BUART:rx_state_stop1_reg\" 2 1 1 2
set_location "\UART_1:BUART:pollcount_1\" 1 0 1 2
set_location "\UART_1:BUART:pollcount_0\" 1 0 1 0
set_location "\UART_1:BUART:rx_status_3\" 1 1 0 1
set_location "\UART_1:BUART:rx_last\" 1 1 0 2
set_location "\Encoder_1:CounterUDB:overflow_reg_i\" 0 2 0 3
set_location "\Encoder_1:CounterUDB:prevCompare\" 0 0 1 0
set_location "\Encoder_1:CounterUDB:count_stored_i\" 1 4 1 1
set_location "\Encoder_2:CounterUDB:overflow_reg_i\" 3 1 0 0
set_location "\Encoder_2:CounterUDB:prevCompare\" 3 0 0 2
set_location "\Encoder_2:CounterUDB:count_stored_i\" 3 2 0 2
set_location "\Encoder_3:CounterUDB:overflow_reg_i\" 0 2 1 2
set_location "\Encoder_3:CounterUDB:prevCompare\" 0 3 0 1
set_location "\Encoder_3:CounterUDB:count_stored_i\" 2 2 1 2
set_location "\Encoder_4:CounterUDB:overflow_reg_i\" 1 4 1 3
set_location "\Encoder_4:CounterUDB:prevCompare\" 1 4 1 2
set_location "\Encoder_4:CounterUDB:count_stored_i\" 1 4 1 0
set_location "\Encoder_5:CounterUDB:overflow_reg_i\" 1 5 0 0
set_location "\Encoder_5:CounterUDB:prevCompare\" 1 5 0 1
set_location "\Encoder_5:CounterUDB:count_stored_i\" 2 5 0 2
set_location "\Encoder_6:CounterUDB:overflow_reg_i\" 3 3 0 0
set_location "\Encoder_6:CounterUDB:prevCompare\" 3 2 1 3
set_location "\Encoder_6:CounterUDB:count_stored_i\" 3 4 0 2
set_location "\Encoder_7:CounterUDB:overflow_reg_i\" 3 5 1 3
set_location "\Encoder_7:CounterUDB:prevCompare\" 3 5 1 1
set_location "\Encoder_7:CounterUDB:count_stored_i\" 3 4 0 0
