<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ehcireg.h source code [netbsd/sys/dev/usb/ehcireg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/usb/ehcireg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>usb</a>/<a href='ehcireg.h.html'>ehcireg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: ehcireg.h,v 1.37 2016/04/23 10:15:31 skrll Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2001, 2004 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Lennart Augustsson (lennart@augustsson.net).</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * The EHCI 0.96 spec can be found at</i></td></tr>
<tr><th id="34">34</th><td><i> * <a href="http://developer.intel.com/technology/usb/download/ehci-r096.pdf">http://developer.intel.com/technology/usb/download/ehci-r096.pdf</a></i></td></tr>
<tr><th id="35">35</th><td><i> * and the USB 2.0 spec at</i></td></tr>
<tr><th id="36">36</th><td><i> * <a href="http://www.usb.org/developers/data/usb_20.zip">http://www.usb.org/developers/data/usb_20.zip</a></i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#<span data-ppcond="39">ifndef</span> <span class="macro" data-ref="_M/_DEV_USB_EHCIREG_H_">_DEV_USB_EHCIREG_H_</span></u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/_DEV_USB_EHCIREG_H_" data-ref="_M/_DEV_USB_EHCIREG_H_">_DEV_USB_EHCIREG_H_</dfn></u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>/*** PCI config registers ***/</i></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/PCI_CBMEM" data-ref="_M/PCI_CBMEM">PCI_CBMEM</dfn>		0x10	/* configuration base MEM */</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/PCI_INTERFACE_EHCI" data-ref="_M/PCI_INTERFACE_EHCI">PCI_INTERFACE_EHCI</dfn>	0x20</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/PCI_USBREV" data-ref="_M/PCI_USBREV">PCI_USBREV</dfn>		0x60	/* RO USB protocol revision */</u></td></tr>
<tr><th id="49">49</th><td><u>#define  <dfn class="macro" id="_M/PCI_USBREV_MASK" data-ref="_M/PCI_USBREV_MASK">PCI_USBREV_MASK</dfn>	0xff</u></td></tr>
<tr><th id="50">50</th><td><u>#define  <dfn class="macro" id="_M/PCI_USBREV_PRE_1_0" data-ref="_M/PCI_USBREV_PRE_1_0">PCI_USBREV_PRE_1_0</dfn>	0x00</u></td></tr>
<tr><th id="51">51</th><td><u>#define  <dfn class="macro" id="_M/PCI_USBREV_1_0" data-ref="_M/PCI_USBREV_1_0">PCI_USBREV_1_0</dfn>		0x10</u></td></tr>
<tr><th id="52">52</th><td><u>#define  <dfn class="macro" id="_M/PCI_USBREV_1_1" data-ref="_M/PCI_USBREV_1_1">PCI_USBREV_1_1</dfn>		0x11</u></td></tr>
<tr><th id="53">53</th><td><u>#define  <dfn class="macro" id="_M/PCI_USBREV_2_0" data-ref="_M/PCI_USBREV_2_0">PCI_USBREV_2_0</dfn>		0x20</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/PCI_EHCI_FLADJ" data-ref="_M/PCI_EHCI_FLADJ">PCI_EHCI_FLADJ</dfn>		0x61	/*RW Frame len adj, SOF=59488+6*fladj */</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/PCI_EHCI_PORTWAKECAP" data-ref="_M/PCI_EHCI_PORTWAKECAP">PCI_EHCI_PORTWAKECAP</dfn>	0x62	/* RW Port wake caps (opt)  */</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/* Regs at EECP + offset */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/PCI_EHCI_USBLEGSUP" data-ref="_M/PCI_EHCI_USBLEGSUP">PCI_EHCI_USBLEGSUP</dfn>	0x00</u></td></tr>
<tr><th id="61">61</th><td><u>#define  <dfn class="macro" id="_M/EHCI_LEG_HC_OS_OWNED" data-ref="_M/EHCI_LEG_HC_OS_OWNED">EHCI_LEG_HC_OS_OWNED</dfn>		0x01000000</u></td></tr>
<tr><th id="62">62</th><td><u>#define  <dfn class="macro" id="_M/EHCI_LEG_HC_BIOS_OWNED" data-ref="_M/EHCI_LEG_HC_BIOS_OWNED">EHCI_LEG_HC_BIOS_OWNED</dfn>		0x00010000</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/PCI_EHCI_USBLEGCTLSTS" data-ref="_M/PCI_EHCI_USBLEGCTLSTS">PCI_EHCI_USBLEGCTLSTS</dfn>	0x04</u></td></tr>
<tr><th id="64">64</th><td><u>#define  <dfn class="macro" id="_M/EHCI_LEG_EXT_SMI_BAR" data-ref="_M/EHCI_LEG_EXT_SMI_BAR">EHCI_LEG_EXT_SMI_BAR</dfn>		0x80000000</u></td></tr>
<tr><th id="65">65</th><td><u>#define  <dfn class="macro" id="_M/EHCI_LEG_EXT_SMI_PCICMD" data-ref="_M/EHCI_LEG_EXT_SMI_PCICMD">EHCI_LEG_EXT_SMI_PCICMD</dfn>	0x40000000</u></td></tr>
<tr><th id="66">66</th><td><u>#define  <dfn class="macro" id="_M/EHCI_LEG_EXT_SMI_OS_CHANGE" data-ref="_M/EHCI_LEG_EXT_SMI_OS_CHANGE">EHCI_LEG_EXT_SMI_OS_CHANGE</dfn>	0x20000000</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/EHCI_CAP_GET_ID" data-ref="_M/EHCI_CAP_GET_ID">EHCI_CAP_GET_ID</dfn>(cap) ((cap) &amp; 0xff)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/EHCI_CAP_GET_NEXT" data-ref="_M/EHCI_CAP_GET_NEXT">EHCI_CAP_GET_NEXT</dfn>(cap) (((cap) &gt;&gt; 8) &amp; 0xff)</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/EHCI_CAP_ID_LEGACY" data-ref="_M/EHCI_CAP_ID_LEGACY">EHCI_CAP_ID_LEGACY</dfn> 1</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>/*** EHCI capability registers ***/</i></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/EHCI_CAPLENGTH" data-ref="_M/EHCI_CAPLENGTH">EHCI_CAPLENGTH</dfn>		0x00	/*RO Capability register length field */</u></td></tr>
<tr><th id="75">75</th><td><i>/* reserved			0x01 */</i></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/EHCI_HCIVERSION" data-ref="_M/EHCI_HCIVERSION">EHCI_HCIVERSION</dfn>		0x02	/* RO Interface version number */</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/EHCI_HCSPARAMS" data-ref="_M/EHCI_HCSPARAMS">EHCI_HCSPARAMS</dfn>		0x04	/* RO Structural parameters */</u></td></tr>
<tr><th id="79">79</th><td><u>#define  <dfn class="macro" id="_M/EHCI_HCS_N_TT" data-ref="_M/EHCI_HCS_N_TT">EHCI_HCS_N_TT</dfn>(x)	(((x) &gt;&gt; 20) &amp; 0xf) /* # of xacts xlater ETTF */</u></td></tr>
<tr><th id="80">80</th><td><u>#define  <dfn class="macro" id="_M/EHCI_HCS_N_PTT" data-ref="_M/EHCI_HCS_N_PTT">EHCI_HCS_N_PTT</dfn>(x)	(((x) &gt;&gt; 20) &amp; 0xf) /* ports per xlater ETTF */</u></td></tr>
<tr><th id="81">81</th><td><u>#define  <dfn class="macro" id="_M/EHCI_HCS_DEBUGPORT" data-ref="_M/EHCI_HCS_DEBUGPORT">EHCI_HCS_DEBUGPORT</dfn>(x)	(((x) &gt;&gt; 20) &amp; 0xf)</u></td></tr>
<tr><th id="82">82</th><td><u>#define  <dfn class="macro" id="_M/EHCI_HCS_P_INDICATOR" data-ref="_M/EHCI_HCS_P_INDICATOR">EHCI_HCS_P_INDICATOR</dfn>(x) ((x) &amp; 0x10000)</u></td></tr>
<tr><th id="83">83</th><td><u>#define  <dfn class="macro" id="_M/EHCI_HCS_N_CC" data-ref="_M/EHCI_HCS_N_CC">EHCI_HCS_N_CC</dfn>(x)	(((x) &gt;&gt; 12) &amp; 0xf) /* # of companion ctlrs */</u></td></tr>
<tr><th id="84">84</th><td><u>#define  <dfn class="macro" id="_M/EHCI_HCS_N_PCC" data-ref="_M/EHCI_HCS_N_PCC">EHCI_HCS_N_PCC</dfn>(x)	(((x) &gt;&gt; 8) &amp; 0xf) /* # of ports per comp. */</u></td></tr>
<tr><th id="85">85</th><td><u>#define  <dfn class="macro" id="_M/EHCI_HCS_PPC" data-ref="_M/EHCI_HCS_PPC">EHCI_HCS_PPC</dfn>(x)	((x) &amp; 0x10) /* port power control */</u></td></tr>
<tr><th id="86">86</th><td><u>#define  <dfn class="macro" id="_M/EHCI_HCS_N_PORTS" data-ref="_M/EHCI_HCS_N_PORTS">EHCI_HCS_N_PORTS</dfn>(x)	((x) &amp; 0xf) /* # of ports */</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/EHCI_HCCPARAMS" data-ref="_M/EHCI_HCCPARAMS">EHCI_HCCPARAMS</dfn>		0x08	/* RO Capability parameters */</u></td></tr>
<tr><th id="89">89</th><td><u>#define  <dfn class="macro" id="_M/EHCI_HCC_EECP" data-ref="_M/EHCI_HCC_EECP">EHCI_HCC_EECP</dfn>(x)		(((x) &gt;&gt; 8) &amp; 0xff) /* extended ports caps */</u></td></tr>
<tr><th id="90">90</th><td><u>#define  <dfn class="macro" id="_M/EHCI_HCC_IST_FULLFRAME" data-ref="_M/EHCI_HCC_IST_FULLFRAME">EHCI_HCC_IST_FULLFRAME</dfn>		__BIT(7)</u></td></tr>
<tr><th id="91">91</th><td><u>#define  <dfn class="macro" id="_M/EHCI_HCC_IST_THRESHOLD_MASK" data-ref="_M/EHCI_HCC_IST_THRESHOLD_MASK">EHCI_HCC_IST_THRESHOLD_MASK</dfn>	__BITS(6,4)	/* isoc sched threshold */</u></td></tr>
<tr><th id="92">92</th><td><u>#define  <dfn class="macro" id="_M/EHCI_HCC_GET_IST_THRESHOLD" data-ref="_M/EHCI_HCC_GET_IST_THRESHOLD">EHCI_HCC_GET_IST_THRESHOLD</dfn>(x)	__SHIFTOUT((x), EHCI_HCC_IST_THRESHOLD_MASK)</u></td></tr>
<tr><th id="93">93</th><td><u>#define  <dfn class="macro" id="_M/EHCI_HCC_ASPC" data-ref="_M/EHCI_HCC_ASPC">EHCI_HCC_ASPC</dfn>(x)	((x) &amp; 0x4) /* async sched park cap */</u></td></tr>
<tr><th id="94">94</th><td><u>#define  <dfn class="macro" id="_M/EHCI_HCC_PFLF" data-ref="_M/EHCI_HCC_PFLF">EHCI_HCC_PFLF</dfn>(x)	((x) &amp; 0x2) /* prog frame list flag */</u></td></tr>
<tr><th id="95">95</th><td><u>#define  <dfn class="macro" id="_M/EHCI_HCC_64BIT" data-ref="_M/EHCI_HCC_64BIT">EHCI_HCC_64BIT</dfn>(x)	((x) &amp; 0x1) /* 64 bit address cap */</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/EHCI_HCSP_PORTROUTE" data-ref="_M/EHCI_HCSP_PORTROUTE">EHCI_HCSP_PORTROUTE</dfn>	0x0c	/*RO Companion port route description */</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/* EHCI operational registers.  Offset given by EHCI_CAPLENGTH register */</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/EHCI_USBCMD" data-ref="_M/EHCI_USBCMD">EHCI_USBCMD</dfn>		0x00	/* RO, RW, WO Command register */</u></td></tr>
<tr><th id="101">101</th><td><u>#define  <dfn class="macro" id="_M/EHCI_CMD_ITC_M" data-ref="_M/EHCI_CMD_ITC_M">EHCI_CMD_ITC_M</dfn>		0x00ff0000 /* RW interrupt threshold ctrl */</u></td></tr>
<tr><th id="102">102</th><td><u>#define   <dfn class="macro" id="_M/EHCI_CMD_ITC_1" data-ref="_M/EHCI_CMD_ITC_1">EHCI_CMD_ITC_1</dfn>	0x00010000</u></td></tr>
<tr><th id="103">103</th><td><u>#define   <dfn class="macro" id="_M/EHCI_CMD_ITC_2" data-ref="_M/EHCI_CMD_ITC_2">EHCI_CMD_ITC_2</dfn>	0x00020000</u></td></tr>
<tr><th id="104">104</th><td><u>#define   <dfn class="macro" id="_M/EHCI_CMD_ITC_4" data-ref="_M/EHCI_CMD_ITC_4">EHCI_CMD_ITC_4</dfn>	0x00040000</u></td></tr>
<tr><th id="105">105</th><td><u>#define   <dfn class="macro" id="_M/EHCI_CMD_ITC_8" data-ref="_M/EHCI_CMD_ITC_8">EHCI_CMD_ITC_8</dfn>	0x00080000</u></td></tr>
<tr><th id="106">106</th><td><u>#define   <dfn class="macro" id="_M/EHCI_CMD_ITC_16" data-ref="_M/EHCI_CMD_ITC_16">EHCI_CMD_ITC_16</dfn>	0x00100000</u></td></tr>
<tr><th id="107">107</th><td><u>#define   <dfn class="macro" id="_M/EHCI_CMD_ITC_32" data-ref="_M/EHCI_CMD_ITC_32">EHCI_CMD_ITC_32</dfn>	0x00200000</u></td></tr>
<tr><th id="108">108</th><td><u>#define   <dfn class="macro" id="_M/EHCI_CMD_ITC_64" data-ref="_M/EHCI_CMD_ITC_64">EHCI_CMD_ITC_64</dfn>	0x00400000</u></td></tr>
<tr><th id="109">109</th><td><u>#define  <dfn class="macro" id="_M/EHCI_CMD_ASPME" data-ref="_M/EHCI_CMD_ASPME">EHCI_CMD_ASPME</dfn>		0x00000800 /* RW/RO async park enable */</u></td></tr>
<tr><th id="110">110</th><td><u>#define  <dfn class="macro" id="_M/EHCI_CMD_ASPMC" data-ref="_M/EHCI_CMD_ASPMC">EHCI_CMD_ASPMC</dfn>		0x00000300 /* RW/RO async park count */</u></td></tr>
<tr><th id="111">111</th><td><u>#define  <dfn class="macro" id="_M/EHCI_CMD_LHCR" data-ref="_M/EHCI_CMD_LHCR">EHCI_CMD_LHCR</dfn>		0x00000080 /* RW light host ctrl reset */</u></td></tr>
<tr><th id="112">112</th><td><u>#define  <dfn class="macro" id="_M/EHCI_CMD_IAAD" data-ref="_M/EHCI_CMD_IAAD">EHCI_CMD_IAAD</dfn>		0x00000040 /* RW intr on async adv door bell */</u></td></tr>
<tr><th id="113">113</th><td><u>#define  <dfn class="macro" id="_M/EHCI_CMD_ASE" data-ref="_M/EHCI_CMD_ASE">EHCI_CMD_ASE</dfn>		0x00000020 /* RW async sched enable */</u></td></tr>
<tr><th id="114">114</th><td><u>#define  <dfn class="macro" id="_M/EHCI_CMD_PSE" data-ref="_M/EHCI_CMD_PSE">EHCI_CMD_PSE</dfn>		0x00000010 /* RW periodic sched enable */</u></td></tr>
<tr><th id="115">115</th><td><u>#define  <dfn class="macro" id="_M/EHCI_CMD_FLS_M" data-ref="_M/EHCI_CMD_FLS_M">EHCI_CMD_FLS_M</dfn>		0x0000000c /* RW/RO frame list size */</u></td></tr>
<tr><th id="116">116</th><td><u>#define  <dfn class="macro" id="_M/EHCI_CMD_FLS" data-ref="_M/EHCI_CMD_FLS">EHCI_CMD_FLS</dfn>(x)	(((x) &gt;&gt; 2) &amp; 3) /* RW/RO frame list size */</u></td></tr>
<tr><th id="117">117</th><td><u>#define  <dfn class="macro" id="_M/EHCI_CMD_HCRESET" data-ref="_M/EHCI_CMD_HCRESET">EHCI_CMD_HCRESET</dfn>	0x00000002 /* RW reset */</u></td></tr>
<tr><th id="118">118</th><td><u>#define  <dfn class="macro" id="_M/EHCI_CMD_RS" data-ref="_M/EHCI_CMD_RS">EHCI_CMD_RS</dfn>		0x00000001 /* RW run/stop */</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/EHCI_USBSTS" data-ref="_M/EHCI_USBSTS">EHCI_USBSTS</dfn>		0x04	/* RO, RW, RWC Status register */</u></td></tr>
<tr><th id="121">121</th><td><u>#define  <dfn class="macro" id="_M/EHCI_STS_ASS" data-ref="_M/EHCI_STS_ASS">EHCI_STS_ASS</dfn>		0x00008000 /* RO async sched status */</u></td></tr>
<tr><th id="122">122</th><td><u>#define  <dfn class="macro" id="_M/EHCI_STS_PSS" data-ref="_M/EHCI_STS_PSS">EHCI_STS_PSS</dfn>		0x00004000 /* RO periodic sched status */</u></td></tr>
<tr><th id="123">123</th><td><u>#define  <dfn class="macro" id="_M/EHCI_STS_REC" data-ref="_M/EHCI_STS_REC">EHCI_STS_REC</dfn>		0x00002000 /* RO reclamation */</u></td></tr>
<tr><th id="124">124</th><td><u>#define  <dfn class="macro" id="_M/EHCI_STS_HCH" data-ref="_M/EHCI_STS_HCH">EHCI_STS_HCH</dfn>		0x00001000 /* RO host controller halted */</u></td></tr>
<tr><th id="125">125</th><td><u>#define  <dfn class="macro" id="_M/EHCI_STS_IAA" data-ref="_M/EHCI_STS_IAA">EHCI_STS_IAA</dfn>		0x00000020 /* RWC interrupt on async adv */</u></td></tr>
<tr><th id="126">126</th><td><u>#define  <dfn class="macro" id="_M/EHCI_STS_HSE" data-ref="_M/EHCI_STS_HSE">EHCI_STS_HSE</dfn>		0x00000010 /* RWC host system error */</u></td></tr>
<tr><th id="127">127</th><td><u>#define  <dfn class="macro" id="_M/EHCI_STS_FLR" data-ref="_M/EHCI_STS_FLR">EHCI_STS_FLR</dfn>		0x00000008 /* RWC frame list rollover */</u></td></tr>
<tr><th id="128">128</th><td><u>#define  <dfn class="macro" id="_M/EHCI_STS_PCD" data-ref="_M/EHCI_STS_PCD">EHCI_STS_PCD</dfn>		0x00000004 /* RWC port change detect */</u></td></tr>
<tr><th id="129">129</th><td><u>#define  <dfn class="macro" id="_M/EHCI_STS_ERRINT" data-ref="_M/EHCI_STS_ERRINT">EHCI_STS_ERRINT</dfn>	0x00000002 /* RWC error interrupt */</u></td></tr>
<tr><th id="130">130</th><td><u>#define  <dfn class="macro" id="_M/EHCI_STS_INT" data-ref="_M/EHCI_STS_INT">EHCI_STS_INT</dfn>		0x00000001 /* RWC interrupt */</u></td></tr>
<tr><th id="131">131</th><td><u>#define  <dfn class="macro" id="_M/EHCI_STS_INTRS" data-ref="_M/EHCI_STS_INTRS">EHCI_STS_INTRS</dfn>(x)	((x) &amp; 0x3f)</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/EHCI_NORMAL_INTRS" data-ref="_M/EHCI_NORMAL_INTRS">EHCI_NORMAL_INTRS</dfn> (EHCI_STS_IAA | EHCI_STS_HSE | EHCI_STS_PCD | EHCI_STS_ERRINT | EHCI_STS_INT)</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/EHCI_USBINTR" data-ref="_M/EHCI_USBINTR">EHCI_USBINTR</dfn>		0x08	/* RW Interrupt register */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/EHCI_INTR_IAAE" data-ref="_M/EHCI_INTR_IAAE">EHCI_INTR_IAAE</dfn>		0x00000020 /* interrupt on async advance ena */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/EHCI_INTR_HSEE" data-ref="_M/EHCI_INTR_HSEE">EHCI_INTR_HSEE</dfn>		0x00000010 /* host system error ena */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/EHCI_INTR_FLRE" data-ref="_M/EHCI_INTR_FLRE">EHCI_INTR_FLRE</dfn>		0x00000008 /* frame list rollover ena */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/EHCI_INTR_PCIE" data-ref="_M/EHCI_INTR_PCIE">EHCI_INTR_PCIE</dfn>		0x00000004 /* port change ena */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/EHCI_INTR_UEIE" data-ref="_M/EHCI_INTR_UEIE">EHCI_INTR_UEIE</dfn>		0x00000002 /* USB error intr ena */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/EHCI_INTR_UIE" data-ref="_M/EHCI_INTR_UIE">EHCI_INTR_UIE</dfn>		0x00000001 /* USB intr ena */</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/EHCI_FRINDEX" data-ref="_M/EHCI_FRINDEX">EHCI_FRINDEX</dfn>		0x0c	/* RW Frame Index register */</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/EHCI_CTRLDSSEGMENT" data-ref="_M/EHCI_CTRLDSSEGMENT">EHCI_CTRLDSSEGMENT</dfn>	0x10	/* RW Control Data Structure Segment */</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/EHCI_PERIODICLISTBASE" data-ref="_M/EHCI_PERIODICLISTBASE">EHCI_PERIODICLISTBASE</dfn>	0x14	/* RW Periodic List Base */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/EHCI_ASYNCLISTADDR" data-ref="_M/EHCI_ASYNCLISTADDR">EHCI_ASYNCLISTADDR</dfn>	0x18	/* RW Async List Base */</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/EHCI_CONFIGFLAG" data-ref="_M/EHCI_CONFIGFLAG">EHCI_CONFIGFLAG</dfn>		0x40	/* RW Configure Flag register */</u></td></tr>
<tr><th id="151">151</th><td><u>#define  <dfn class="macro" id="_M/EHCI_CONF_CF" data-ref="_M/EHCI_CONF_CF">EHCI_CONF_CF</dfn>		0x00000001 /* RW configure flag */</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/EHCI_PORTSC" data-ref="_M/EHCI_PORTSC">EHCI_PORTSC</dfn>(n)		(0x40+4*(n)) /* RO, RW, RWC Port Status reg */</u></td></tr>
<tr><th id="154">154</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_PSPD" data-ref="_M/EHCI_PS_PSPD">EHCI_PS_PSPD</dfn>		0x0C000000 /* RO port speed (ETTF) */</u></td></tr>
<tr><th id="155">155</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_PSPD_FS" data-ref="_M/EHCI_PS_PSPD_FS">EHCI_PS_PSPD_FS</dfn>	0x00000000 /* Full speed (ETTF) */</u></td></tr>
<tr><th id="156">156</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_PSPD_LS" data-ref="_M/EHCI_PS_PSPD_LS">EHCI_PS_PSPD_LS</dfn>	0x04000000 /* Low speed (ETTF) */</u></td></tr>
<tr><th id="157">157</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_PSPD_HS" data-ref="_M/EHCI_PS_PSPD_HS">EHCI_PS_PSPD_HS</dfn>	0x08000000 /* High speed (ETTF) */</u></td></tr>
<tr><th id="158">158</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_WKOC_E" data-ref="_M/EHCI_PS_WKOC_E">EHCI_PS_WKOC_E</dfn>		0x00400000 /* RW wake on over current ena */</u></td></tr>
<tr><th id="159">159</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_WKDSCNNT_E" data-ref="_M/EHCI_PS_WKDSCNNT_E">EHCI_PS_WKDSCNNT_E</dfn>	0x00200000 /* RW wake on disconnect ena */</u></td></tr>
<tr><th id="160">160</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_WKCNNT_E" data-ref="_M/EHCI_PS_WKCNNT_E">EHCI_PS_WKCNNT_E</dfn>	0x00100000 /* RW wake on connect ena */</u></td></tr>
<tr><th id="161">161</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_PTC" data-ref="_M/EHCI_PS_PTC">EHCI_PS_PTC</dfn>		0x000f0000 /* RW port test control */</u></td></tr>
<tr><th id="162">162</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_PIC" data-ref="_M/EHCI_PS_PIC">EHCI_PS_PIC</dfn>		0x0000c000 /* RW port indicator control */</u></td></tr>
<tr><th id="163">163</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_PO" data-ref="_M/EHCI_PS_PO">EHCI_PS_PO</dfn>		0x00002000 /* RW port owner */</u></td></tr>
<tr><th id="164">164</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_PP" data-ref="_M/EHCI_PS_PP">EHCI_PS_PP</dfn>		0x00001000 /* RW,RO port power */</u></td></tr>
<tr><th id="165">165</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_LS" data-ref="_M/EHCI_PS_LS">EHCI_PS_LS</dfn>		0x00000c00 /* RO line status */</u></td></tr>
<tr><th id="166">166</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_IS_LOWSPEED" data-ref="_M/EHCI_PS_IS_LOWSPEED">EHCI_PS_IS_LOWSPEED</dfn>(x)	(((x) &amp; EHCI_PS_LS) == 0x00000400)</u></td></tr>
<tr><th id="167">167</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_PR" data-ref="_M/EHCI_PS_PR">EHCI_PS_PR</dfn>		0x00000100 /* RW port reset */</u></td></tr>
<tr><th id="168">168</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_SUSP" data-ref="_M/EHCI_PS_SUSP">EHCI_PS_SUSP</dfn>		0x00000080 /* RW suspend */</u></td></tr>
<tr><th id="169">169</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_FPR" data-ref="_M/EHCI_PS_FPR">EHCI_PS_FPR</dfn>		0x00000040 /* RW force port resume */</u></td></tr>
<tr><th id="170">170</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_OCC" data-ref="_M/EHCI_PS_OCC">EHCI_PS_OCC</dfn>		0x00000020 /* RWC over current change */</u></td></tr>
<tr><th id="171">171</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_OCA" data-ref="_M/EHCI_PS_OCA">EHCI_PS_OCA</dfn>		0x00000010 /* RO over current active */</u></td></tr>
<tr><th id="172">172</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_PEC" data-ref="_M/EHCI_PS_PEC">EHCI_PS_PEC</dfn>		0x00000008 /* RWC port enable change */</u></td></tr>
<tr><th id="173">173</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_PE" data-ref="_M/EHCI_PS_PE">EHCI_PS_PE</dfn>		0x00000004 /* RW port enable */</u></td></tr>
<tr><th id="174">174</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_CSC" data-ref="_M/EHCI_PS_CSC">EHCI_PS_CSC</dfn>		0x00000002 /* RWC connect status change */</u></td></tr>
<tr><th id="175">175</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_CS" data-ref="_M/EHCI_PS_CS">EHCI_PS_CS</dfn>		0x00000001 /* RO connect status */</u></td></tr>
<tr><th id="176">176</th><td><u>#define  <dfn class="macro" id="_M/EHCI_PS_CLEAR" data-ref="_M/EHCI_PS_CLEAR">EHCI_PS_CLEAR</dfn>		(EHCI_PS_OCC|EHCI_PS_PEC|EHCI_PS_CSC)</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/EHCI_PORT_RESET_COMPLETE" data-ref="_M/EHCI_PORT_RESET_COMPLETE">EHCI_PORT_RESET_COMPLETE</dfn> 2 /* ms */</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/EHCI_FLALIGN_ALIGN" data-ref="_M/EHCI_FLALIGN_ALIGN">EHCI_FLALIGN_ALIGN</dfn>	0x1000</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/EHCI_MAX_PORTS" data-ref="_M/EHCI_MAX_PORTS">EHCI_MAX_PORTS</dfn>		16 /* only 4 bits available in EHCI_HCS_N_PORTS */</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><i>/* No data structure may cross a page boundary. */</i></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/EHCI_PAGE_SHIFT" data-ref="_M/EHCI_PAGE_SHIFT">EHCI_PAGE_SHIFT</dfn>		12</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/EHCI_PAGE_SIZE" data-ref="_M/EHCI_PAGE_SIZE">EHCI_PAGE_SIZE</dfn>		(1 &lt;&lt; EHCI_PAGE_SHIFT)</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/EHCI_PAGE_MASK" data-ref="_M/EHCI_PAGE_MASK">EHCI_PAGE_MASK</dfn>		(EHCI_PAGE_SIZE - 1)</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/EHCI_PAGE" data-ref="_M/EHCI_PAGE">EHCI_PAGE</dfn>(x)		((x) &amp; ~EHCI_PAGE_MASK)</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/EHCI_PAGE_OFFSET" data-ref="_M/EHCI_PAGE_OFFSET">EHCI_PAGE_OFFSET</dfn>(x)	((x) &amp; EHCI_PAGE_MASK)</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/EHCI_NPAGES" data-ref="_M/EHCI_NPAGES">EHCI_NPAGES</dfn>(x)		(((x) + EHCI_PAGE_MASK) &gt;&gt; EHCI_PAGE_SHIFT)</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><b>typedef</b> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="typedef" id="ehci_link_t" title='ehci_link_t' data-type='uint32_t' data-ref="ehci_link_t" data-ref-filename="ehci_link_t">ehci_link_t</dfn>;</td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/EHCI_LINK_TERMINATE" data-ref="_M/EHCI_LINK_TERMINATE">EHCI_LINK_TERMINATE</dfn>	__BIT(0)</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/EHCI_LINK_TYPE" data-ref="_M/EHCI_LINK_TYPE">EHCI_LINK_TYPE</dfn>(x)	((x) &amp; 0x00000006)</u></td></tr>
<tr><th id="194">194</th><td><u>#define  <dfn class="macro" id="_M/EHCI_LINK_ITD" data-ref="_M/EHCI_LINK_ITD">EHCI_LINK_ITD</dfn>		0x0</u></td></tr>
<tr><th id="195">195</th><td><u>#define  <dfn class="macro" id="_M/EHCI_LINK_QH" data-ref="_M/EHCI_LINK_QH">EHCI_LINK_QH</dfn>		0x2</u></td></tr>
<tr><th id="196">196</th><td><u>#define  <dfn class="macro" id="_M/EHCI_LINK_SITD" data-ref="_M/EHCI_LINK_SITD">EHCI_LINK_SITD</dfn>		0x4</u></td></tr>
<tr><th id="197">197</th><td><u>#define  <dfn class="macro" id="_M/EHCI_LINK_FSTN" data-ref="_M/EHCI_LINK_FSTN">EHCI_LINK_FSTN</dfn>		0x6</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/EHCI_LINK_ADDR" data-ref="_M/EHCI_LINK_ADDR">EHCI_LINK_ADDR</dfn>(x)	((x) &amp;~ 0x1f)</u></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><b>typedef</b> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="typedef" id="ehci_physaddr_t" title='ehci_physaddr_t' data-type='uint32_t' data-ref="ehci_physaddr_t" data-ref-filename="ehci_physaddr_t">ehci_physaddr_t</dfn>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><b>typedef</b> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="typedef" id="ehci_isoc_trans_t" title='ehci_isoc_trans_t' data-type='uint32_t' data-ref="ehci_isoc_trans_t" data-ref-filename="ehci_isoc_trans_t">ehci_isoc_trans_t</dfn>;</td></tr>
<tr><th id="203">203</th><td><b>typedef</b> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="typedef" id="ehci_isoc_bufr_ptr_t" title='ehci_isoc_bufr_ptr_t' data-type='uint32_t' data-ref="ehci_isoc_bufr_ptr_t" data-ref-filename="ehci_isoc_bufr_ptr_t">ehci_isoc_bufr_ptr_t</dfn>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><i>/* Isochronous Transfer Descriptor */</i></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_NUFRAMES" data-ref="_M/EHCI_ITD_NUFRAMES">EHCI_ITD_NUFRAMES</dfn> USB_UFRAMES_PER_FRAME</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_NBUFFERS" data-ref="_M/EHCI_ITD_NBUFFERS">EHCI_ITD_NBUFFERS</dfn> 7</u></td></tr>
<tr><th id="208">208</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="209">209</th><td>	<em>volatile</em> <a class="typedef" href="#ehci_link_t" title='ehci_link_t' data-type='uint32_t' data-ref="ehci_link_t" data-ref-filename="ehci_link_t">ehci_link_t</a>		<dfn class="decl field" id="(anonymous)::itd_next" title='(anonymous struct)::itd_next' data-ref="(anonymous)::itd_next" data-ref-filename="(anonymous)..itd_next">itd_next</dfn>;</td></tr>
<tr><th id="210">210</th><td>	<em>volatile</em> <a class="typedef" href="#ehci_isoc_trans_t" title='ehci_isoc_trans_t' data-type='uint32_t' data-ref="ehci_isoc_trans_t" data-ref-filename="ehci_isoc_trans_t">ehci_isoc_trans_t</a>	<dfn class="decl field" id="(anonymous)::itd_ctl" title='(anonymous struct)::itd_ctl' data-ref="(anonymous)::itd_ctl" data-ref-filename="(anonymous)..itd_ctl">itd_ctl</dfn>[<a class="macro" href="#206" title="8" data-ref="_M/EHCI_ITD_NUFRAMES">EHCI_ITD_NUFRAMES</a>];</td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_STATUS_MASK" data-ref="_M/EHCI_ITD_STATUS_MASK">EHCI_ITD_STATUS_MASK</dfn>	__BITS(31,28)</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_GET_STATUS" data-ref="_M/EHCI_ITD_GET_STATUS">EHCI_ITD_GET_STATUS</dfn>(x)	__SHIFTOUT((x), EHCI_ITD_STATUS_MASK)</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_SET_STATUS" data-ref="_M/EHCI_ITD_SET_STATUS">EHCI_ITD_SET_STATUS</dfn>(x)	__SHIFTIN((x), EHCI_ITD_STATUS_MASK)</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_ACTIVE" data-ref="_M/EHCI_ITD_ACTIVE">EHCI_ITD_ACTIVE</dfn>		__BIT(31)</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_BUF_ERR" data-ref="_M/EHCI_ITD_BUF_ERR">EHCI_ITD_BUF_ERR</dfn>	__BIT(30)</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_BABBLE" data-ref="_M/EHCI_ITD_BABBLE">EHCI_ITD_BABBLE</dfn>		__BIT(29)</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_ERROR" data-ref="_M/EHCI_ITD_ERROR">EHCI_ITD_ERROR</dfn>		__BIT(28)</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_LEN_MASK" data-ref="_M/EHCI_ITD_LEN_MASK">EHCI_ITD_LEN_MASK</dfn>	__BITS(27,16)</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_GET_LEN" data-ref="_M/EHCI_ITD_GET_LEN">EHCI_ITD_GET_LEN</dfn>(x)	__SHIFTOUT((x), EHCI_ITD_LEN_MASK)</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_SET_LEN" data-ref="_M/EHCI_ITD_SET_LEN">EHCI_ITD_SET_LEN</dfn>(x)	__SHIFTIN((x), EHCI_ITD_LEN_MASK)</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_IOC" data-ref="_M/EHCI_ITD_IOC">EHCI_ITD_IOC</dfn>		__BIT(15)</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_GET_IOC" data-ref="_M/EHCI_ITD_GET_IOC">EHCI_ITD_GET_IOC</dfn>(x)	__SHIFTOUT((x), EHCI_ITD_IOC)</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_SET_IOC" data-ref="_M/EHCI_ITD_SET_IOC">EHCI_ITD_SET_IOC</dfn>(x)	__SHIFTIN((x), EHCI_ITD_IOC)</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_PG_MASK" data-ref="_M/EHCI_ITD_PG_MASK">EHCI_ITD_PG_MASK</dfn>	__BITS(14,12)</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_GET_PG" data-ref="_M/EHCI_ITD_GET_PG">EHCI_ITD_GET_PG</dfn>(x)	__SHIFTOUT((x), EHCI_ITD_PG_MASK)</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_SET_PG" data-ref="_M/EHCI_ITD_SET_PG">EHCI_ITD_SET_PG</dfn>(x)	__SHIFTIN((x), EHCI_ITD_PG_MASK)</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_OFFSET_MASK" data-ref="_M/EHCI_ITD_OFFSET_MASK">EHCI_ITD_OFFSET_MASK</dfn>	__BITS(11,0)</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_GET_OFFS" data-ref="_M/EHCI_ITD_GET_OFFS">EHCI_ITD_GET_OFFS</dfn>(x)	__SHIFTOUT((x), EHCI_ITD_OFFSET_MASK)</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_SET_OFFS" data-ref="_M/EHCI_ITD_SET_OFFS">EHCI_ITD_SET_OFFS</dfn>(x)	__SHIFTIN((x), EHCI_ITD_OFFSET_MASK)</u></td></tr>
<tr><th id="230">230</th><td>	<em>volatile</em> <a class="typedef" href="#ehci_isoc_bufr_ptr_t" title='ehci_isoc_bufr_ptr_t' data-type='uint32_t' data-ref="ehci_isoc_bufr_ptr_t" data-ref-filename="ehci_isoc_bufr_ptr_t">ehci_isoc_bufr_ptr_t</a>	<dfn class="decl field" id="(anonymous)::itd_bufr" title='(anonymous struct)::itd_bufr' data-ref="(anonymous)::itd_bufr" data-ref-filename="(anonymous)..itd_bufr">itd_bufr</dfn>[<a class="macro" href="#207" title="7" data-ref="_M/EHCI_ITD_NBUFFERS">EHCI_ITD_NBUFFERS</a>];</td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_BPTR_MASK" data-ref="_M/EHCI_ITD_BPTR_MASK">EHCI_ITD_BPTR_MASK</dfn>	__BITS(31,12)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_GET_BPTR" data-ref="_M/EHCI_ITD_GET_BPTR">EHCI_ITD_GET_BPTR</dfn>(x)	((x) &amp; EHCI_ITD_BPTR_MASK)</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_SET_BPTR" data-ref="_M/EHCI_ITD_SET_BPTR">EHCI_ITD_SET_BPTR</dfn>(x)	((x) &amp; EHCI_ITD_BPTR_MASK)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_EP_MASK" data-ref="_M/EHCI_ITD_EP_MASK">EHCI_ITD_EP_MASK</dfn>	__BITS(11,8)</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_GET_EP" data-ref="_M/EHCI_ITD_GET_EP">EHCI_ITD_GET_EP</dfn>(x)	__SHIFTOUT((x), EHCI_ITD_EP_MASK)</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_SET_EP" data-ref="_M/EHCI_ITD_SET_EP">EHCI_ITD_SET_EP</dfn>(x)	__SHIFTIN((x), EHCI_ITD_EP_MASK)</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_DADDR_MASK" data-ref="_M/EHCI_ITD_DADDR_MASK">EHCI_ITD_DADDR_MASK</dfn>	__BITS(6,0)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_GET_DADDR" data-ref="_M/EHCI_ITD_GET_DADDR">EHCI_ITD_GET_DADDR</dfn>(x)	__SHIFTOUT((x), EHCI_ITD_DADDR_MASK)</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_SET_DADDR" data-ref="_M/EHCI_ITD_SET_DADDR">EHCI_ITD_SET_DADDR</dfn>(x)	__SHIFTIN((x), EHCI_ITD_DADDR_MASK)</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_DIR_MASK" data-ref="_M/EHCI_ITD_DIR_MASK">EHCI_ITD_DIR_MASK</dfn>	__BIT(11)</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_GET_DIR" data-ref="_M/EHCI_ITD_GET_DIR">EHCI_ITD_GET_DIR</dfn>(x)	__SHIFTOUT((x), EHCI_ITD_DIR_MASK)</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_SET_DIR" data-ref="_M/EHCI_ITD_SET_DIR">EHCI_ITD_SET_DIR</dfn>(x)	__SHIFTIN((x), EHCI_ITD_DIR_MASK)</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_MAXPKT_MASK" data-ref="_M/EHCI_ITD_MAXPKT_MASK">EHCI_ITD_MAXPKT_MASK</dfn>	__BITS(10,0)</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_GET_MAXPKT" data-ref="_M/EHCI_ITD_GET_MAXPKT">EHCI_ITD_GET_MAXPKT</dfn>(x)	__SHIFTOUT((x), EHCI_ITD_MAXPKT_MASK)</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_SET_MAXPKT" data-ref="_M/EHCI_ITD_SET_MAXPKT">EHCI_ITD_SET_MAXPKT</dfn>(x)	__SHIFTIN((x), EHCI_ITD_MAXPKT_MASK)</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_MULTI_MASK" data-ref="_M/EHCI_ITD_MULTI_MASK">EHCI_ITD_MULTI_MASK</dfn>	__BITS(1,0)</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_GET_MULTI" data-ref="_M/EHCI_ITD_GET_MULTI">EHCI_ITD_GET_MULTI</dfn>(x)	__SHIFTOUT((x), EHCI_ITD_MULTI_MASK)</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_SET_MULTI" data-ref="_M/EHCI_ITD_SET_MULTI">EHCI_ITD_SET_MULTI</dfn>(x)	__SHIFTIN((x), EHCI_ITD_MULTI_MASK)</u></td></tr>
<tr><th id="249">249</th><td>	<em>volatile</em> <a class="typedef" href="#ehci_isoc_bufr_ptr_t" title='ehci_isoc_bufr_ptr_t' data-type='uint32_t' data-ref="ehci_isoc_bufr_ptr_t" data-ref-filename="ehci_isoc_bufr_ptr_t">ehci_isoc_bufr_ptr_t</a>	<dfn class="decl field" id="(anonymous)::itd_bufr_hi" title='(anonymous struct)::itd_bufr_hi' data-ref="(anonymous)::itd_bufr_hi" data-ref-filename="(anonymous)..itd_bufr_hi">itd_bufr_hi</dfn>[<a class="macro" href="#207" title="7" data-ref="_M/EHCI_ITD_NBUFFERS">EHCI_ITD_NBUFFERS</a>];</td></tr>
<tr><th id="250">250</th><td>} <dfn class="typedef" id="ehci_itd_t" title='ehci_itd_t' data-type='struct ehci_itd_t' data-ref="ehci_itd_t" data-ref-filename="ehci_itd_t">ehci_itd_t</dfn>;</td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/EHCI_ITD_ALIGN" data-ref="_M/EHCI_ITD_ALIGN">EHCI_ITD_ALIGN</dfn> 32</u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><i>/* Split Transaction Isochronous Transfer Descriptor */</i></td></tr>
<tr><th id="254">254</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="255">255</th><td>	<em>volatile</em> <a class="typedef" href="#ehci_link_t" title='ehci_link_t' data-type='uint32_t' data-ref="ehci_link_t" data-ref-filename="ehci_link_t">ehci_link_t</a>	<dfn class="decl field" id="(anonymous)::sitd_next" title='(anonymous struct)::sitd_next' data-ref="(anonymous)::sitd_next" data-ref-filename="(anonymous)..sitd_next">sitd_next</dfn>;</td></tr>
<tr><th id="256">256</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="(anonymous)::sitd_endp" title='(anonymous struct)::sitd_endp' data-ref="(anonymous)::sitd_endp" data-ref-filename="(anonymous)..sitd_endp">sitd_endp</dfn>;</td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_DIR_MASK" data-ref="_M/EHCI_SITD_DIR_MASK">EHCI_SITD_DIR_MASK</dfn>	__BIT(31)</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_PORT_MASK" data-ref="_M/EHCI_SITD_PORT_MASK">EHCI_SITD_PORT_MASK</dfn>	__BITS(30,24)</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_HUBA_MASK" data-ref="_M/EHCI_SITD_HUBA_MASK">EHCI_SITD_HUBA_MASK</dfn>	__BITS(22,16)</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_ENDPT_MASK" data-ref="_M/EHCI_SITD_ENDPT_MASK">EHCI_SITD_ENDPT_MASK</dfn>	__BITS(11,8)</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_DADDR_MASK" data-ref="_M/EHCI_SITD_DADDR_MASK">EHCI_SITD_DADDR_MASK</dfn>	__BITS(6,0)</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_SET_DIR" data-ref="_M/EHCI_SITD_SET_DIR">EHCI_SITD_SET_DIR</dfn>(x)	__SHIFTIN((x), EHCI_SITD_DIR_MASK)</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_SET_PORT" data-ref="_M/EHCI_SITD_SET_PORT">EHCI_SITD_SET_PORT</dfn>(x)	__SHIFTIN((x), EHCI_SITD_PORT_MASK)</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_SET_HUBA" data-ref="_M/EHCI_SITD_SET_HUBA">EHCI_SITD_SET_HUBA</dfn>(x)	__SHIFTIN((x), EHCI_SITD_HUBA_MASK)</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_SET_ENDPT" data-ref="_M/EHCI_SITD_SET_ENDPT">EHCI_SITD_SET_ENDPT</dfn>(x)	__SHIFTIN((x), EHCI_SITD_ENDPT_MASK)</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_SET_DADDR" data-ref="_M/EHCI_SITD_SET_DADDR">EHCI_SITD_SET_DADDR</dfn>(x)	__SHIFTIN((x), EHCI_SITD_DADDR_MASK)</u></td></tr>
<tr><th id="267">267</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="(anonymous)::sitd_sched" title='(anonymous struct)::sitd_sched' data-ref="(anonymous)::sitd_sched" data-ref-filename="(anonymous)..sitd_sched">sitd_sched</dfn>;</td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_SMASK_MASK" data-ref="_M/EHCI_SITD_SMASK_MASK">EHCI_SITD_SMASK_MASK</dfn>	__BITS(7,0)</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_CMASK_MASK" data-ref="_M/EHCI_SITD_CMASK_MASK">EHCI_SITD_CMASK_MASK</dfn>	__BITS(15,8)</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_SET_SMASK" data-ref="_M/EHCI_SITD_SET_SMASK">EHCI_SITD_SET_SMASK</dfn>(x)	__SHIFTIN((x), EHCI_SITD_SMASK_MASK)</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_SET_CMASK" data-ref="_M/EHCI_SITD_SET_CMASK">EHCI_SITD_SET_CMASK</dfn>(x)	__SHIFTIN((x), EHCI_SITD_CMASK_MASK)</u></td></tr>
<tr><th id="272">272</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="(anonymous)::sitd_trans" title='(anonymous struct)::sitd_trans' data-ref="(anonymous)::sitd_trans" data-ref-filename="(anonymous)..sitd_trans">sitd_trans</dfn>;</td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_IOC" data-ref="_M/EHCI_SITD_IOC">EHCI_SITD_IOC</dfn>		__BIT(31)</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_P" data-ref="_M/EHCI_SITD_P">EHCI_SITD_P</dfn>		__BIT(30)</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_LENGTH_MASK" data-ref="_M/EHCI_SITD_LENGTH_MASK">EHCI_SITD_LENGTH_MASK</dfn>	__BITS(25,16)</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_GET_LEN" data-ref="_M/EHCI_SITD_GET_LEN">EHCI_SITD_GET_LEN</dfn>(x)	__SHIFTOUT((x), EHCI_SITD_LENGTH_MASK)</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_SET_LEN" data-ref="_M/EHCI_SITD_SET_LEN">EHCI_SITD_SET_LEN</dfn>(x)	__SHIFTIN((x), EHCI_SITD_LENGTH_MASK)</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_STATUS_MASK" data-ref="_M/EHCI_SITD_STATUS_MASK">EHCI_SITD_STATUS_MASK</dfn>	__BITS(7,0)</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_ACTIVE" data-ref="_M/EHCI_SITD_ACTIVE">EHCI_SITD_ACTIVE</dfn>	0x00000080</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_ERR" data-ref="_M/EHCI_SITD_ERR">EHCI_SITD_ERR</dfn>		0x00000040</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_BUFERR" data-ref="_M/EHCI_SITD_BUFERR">EHCI_SITD_BUFERR</dfn>	0x00000020</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_BABBLE" data-ref="_M/EHCI_SITD_BABBLE">EHCI_SITD_BABBLE</dfn>	0x00000010</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_XACTERR" data-ref="_M/EHCI_SITD_XACTERR">EHCI_SITD_XACTERR</dfn>	0x00000008</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_MISS" data-ref="_M/EHCI_SITD_MISS">EHCI_SITD_MISS</dfn>		0x00000004</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_SPLITXSTATE" data-ref="_M/EHCI_SITD_SPLITXSTATE">EHCI_SITD_SPLITXSTATE</dfn>	0x00000002</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_BUFFERS" data-ref="_M/EHCI_SITD_BUFFERS">EHCI_SITD_BUFFERS</dfn>	2</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="(anonymous)::sitd_buffer" title='(anonymous struct)::sitd_buffer' data-ref="(anonymous)::sitd_buffer" data-ref-filename="(anonymous)..sitd_buffer">sitd_buffer</dfn>[<a class="macro" href="#287" title="2" data-ref="_M/EHCI_SITD_BUFFERS">EHCI_SITD_BUFFERS</a>];</td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_SET_BPTR" data-ref="_M/EHCI_SITD_SET_BPTR">EHCI_SITD_SET_BPTR</dfn>(x)	((x) &amp; 0xfffff000)</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_SET_OFFS" data-ref="_M/EHCI_SITD_SET_OFFS">EHCI_SITD_SET_OFFS</dfn>(x)	((x) &amp; 0xfff)</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_TP_MASK" data-ref="_M/EHCI_SITD_TP_MASK">EHCI_SITD_TP_MASK</dfn>	__BITS(4,3)</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_TCOUNT_MASK" data-ref="_M/EHCI_SITD_TCOUNT_MASK">EHCI_SITD_TCOUNT_MASK</dfn>	__BITS(2,0)</u></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>	<em>volatile</em> <a class="typedef" href="#ehci_link_t" title='ehci_link_t' data-type='uint32_t' data-ref="ehci_link_t" data-ref-filename="ehci_link_t">ehci_link_t</a>	<dfn class="decl field" id="(anonymous)::sitd_back" title='(anonymous struct)::sitd_back' data-ref="(anonymous)::sitd_back" data-ref-filename="(anonymous)..sitd_back">sitd_back</dfn>;</td></tr>
<tr><th id="296">296</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="(anonymous)::sitd_buffer_hi" title='(anonymous struct)::sitd_buffer_hi' data-ref="(anonymous)::sitd_buffer_hi" data-ref-filename="(anonymous)..sitd_buffer_hi">sitd_buffer_hi</dfn>[<a class="macro" href="#287" title="2" data-ref="_M/EHCI_SITD_BUFFERS">EHCI_SITD_BUFFERS</a>];</td></tr>
<tr><th id="297">297</th><td>} <dfn class="typedef" id="ehci_sitd_t" title='ehci_sitd_t' data-type='struct ehci_sitd_t' data-ref="ehci_sitd_t" data-ref-filename="ehci_sitd_t">ehci_sitd_t</dfn>;</td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/EHCI_SITD_ALIGN" data-ref="_M/EHCI_SITD_ALIGN">EHCI_SITD_ALIGN</dfn> 32</u></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><i>/* Queue Element Transfer Descriptor */</i></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_NBUFFERS" data-ref="_M/EHCI_QTD_NBUFFERS">EHCI_QTD_NBUFFERS</dfn>	5</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_MAXTRANSFER" data-ref="_M/EHCI_QTD_MAXTRANSFER">EHCI_QTD_MAXTRANSFER</dfn>	(EHCI_QTD_NBUFFERS * EHCI_PAGE_SIZE)</u></td></tr>
<tr><th id="303">303</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="304">304</th><td>	<em>volatile</em> <a class="typedef" href="#ehci_link_t" title='ehci_link_t' data-type='uint32_t' data-ref="ehci_link_t" data-ref-filename="ehci_link_t">ehci_link_t</a>	<dfn class="decl field" id="(anonymous)::qtd_next" title='(anonymous struct)::qtd_next' data-ref="(anonymous)::qtd_next" data-ref-filename="(anonymous)..qtd_next">qtd_next</dfn>;</td></tr>
<tr><th id="305">305</th><td>	<em>volatile</em> <a class="typedef" href="#ehci_link_t" title='ehci_link_t' data-type='uint32_t' data-ref="ehci_link_t" data-ref-filename="ehci_link_t">ehci_link_t</a>	<dfn class="decl field" id="(anonymous)::qtd_altnext" title='(anonymous struct)::qtd_altnext' data-ref="(anonymous)::qtd_altnext" data-ref-filename="(anonymous)..qtd_altnext">qtd_altnext</dfn>;</td></tr>
<tr><th id="306">306</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="(anonymous)::qtd_status" title='(anonymous struct)::qtd_status' data-ref="(anonymous)::qtd_status" data-ref-filename="(anonymous)..qtd_status">qtd_status</dfn>;</td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_STATUS_MASK" data-ref="_M/EHCI_QTD_STATUS_MASK">EHCI_QTD_STATUS_MASK</dfn>	__BITS(7,0)</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_GET_STATUS" data-ref="_M/EHCI_QTD_GET_STATUS">EHCI_QTD_GET_STATUS</dfn>(x)	__SHIFTOUT((x), EHCI_QTD_STATUS_MASK)</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_SET_STATUS" data-ref="_M/EHCI_QTD_SET_STATUS">EHCI_QTD_SET_STATUS</dfn>(x)	__SHIFTIN((x), EHCI_QTD_STATUS_MASK)</u></td></tr>
<tr><th id="310">310</th><td><u>#define  <dfn class="macro" id="_M/EHCI_QTD_ACTIVE" data-ref="_M/EHCI_QTD_ACTIVE">EHCI_QTD_ACTIVE</dfn>	0x80</u></td></tr>
<tr><th id="311">311</th><td><u>#define  <dfn class="macro" id="_M/EHCI_QTD_HALTED" data-ref="_M/EHCI_QTD_HALTED">EHCI_QTD_HALTED</dfn>	0x40</u></td></tr>
<tr><th id="312">312</th><td><u>#define  <dfn class="macro" id="_M/EHCI_QTD_BUFERR" data-ref="_M/EHCI_QTD_BUFERR">EHCI_QTD_BUFERR</dfn>	0x20</u></td></tr>
<tr><th id="313">313</th><td><u>#define  <dfn class="macro" id="_M/EHCI_QTD_BABBLE" data-ref="_M/EHCI_QTD_BABBLE">EHCI_QTD_BABBLE</dfn>	0x10</u></td></tr>
<tr><th id="314">314</th><td><u>#define  <dfn class="macro" id="_M/EHCI_QTD_XACTERR" data-ref="_M/EHCI_QTD_XACTERR">EHCI_QTD_XACTERR</dfn>	0x08</u></td></tr>
<tr><th id="315">315</th><td><u>#define  <dfn class="macro" id="_M/EHCI_QTD_MISSEDMICRO" data-ref="_M/EHCI_QTD_MISSEDMICRO">EHCI_QTD_MISSEDMICRO</dfn>	0x04</u></td></tr>
<tr><th id="316">316</th><td><u>#define  <dfn class="macro" id="_M/EHCI_QTD_SPLITXSTATE" data-ref="_M/EHCI_QTD_SPLITXSTATE">EHCI_QTD_SPLITXSTATE</dfn>	0x02</u></td></tr>
<tr><th id="317">317</th><td><u>#define  <dfn class="macro" id="_M/EHCI_QTD_PINGSTATE" data-ref="_M/EHCI_QTD_PINGSTATE">EHCI_QTD_PINGSTATE</dfn>	0x01</u></td></tr>
<tr><th id="318">318</th><td><u>#define  <dfn class="macro" id="_M/EHCI_QTD_STATERRS" data-ref="_M/EHCI_QTD_STATERRS">EHCI_QTD_STATERRS</dfn>	0x3c</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_PID_MASK" data-ref="_M/EHCI_QTD_PID_MASK">EHCI_QTD_PID_MASK</dfn>	__BITS(9,8)</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_GET_PID" data-ref="_M/EHCI_QTD_GET_PID">EHCI_QTD_GET_PID</dfn>(x)	__SHIFTOUT((x), EHCI_QTD_PID_MASK)</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_SET_PID" data-ref="_M/EHCI_QTD_SET_PID">EHCI_QTD_SET_PID</dfn>(x)	__SHIFTIN((x), EHCI_QTD_PID_MASK)</u></td></tr>
<tr><th id="322">322</th><td><u>#define  <dfn class="macro" id="_M/EHCI_QTD_PID_OUT" data-ref="_M/EHCI_QTD_PID_OUT">EHCI_QTD_PID_OUT</dfn>	0x0</u></td></tr>
<tr><th id="323">323</th><td><u>#define  <dfn class="macro" id="_M/EHCI_QTD_PID_IN" data-ref="_M/EHCI_QTD_PID_IN">EHCI_QTD_PID_IN</dfn>	0x1</u></td></tr>
<tr><th id="324">324</th><td><u>#define  <dfn class="macro" id="_M/EHCI_QTD_PID_SETUP" data-ref="_M/EHCI_QTD_PID_SETUP">EHCI_QTD_PID_SETUP</dfn>	0x2</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_CERR_MASK" data-ref="_M/EHCI_QTD_CERR_MASK">EHCI_QTD_CERR_MASK</dfn>	__BITS(11,10)</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_GET_CERR" data-ref="_M/EHCI_QTD_GET_CERR">EHCI_QTD_GET_CERR</dfn>(x)	__SHIFTOUT((x), EHCI_QTD_CERR_MASK)</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_SET_CERR" data-ref="_M/EHCI_QTD_SET_CERR">EHCI_QTD_SET_CERR</dfn>(x)	__SHIFTIN((x), EHCI_QTD_CERR_MASK)</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_C_PAGE_MASK" data-ref="_M/EHCI_QTD_C_PAGE_MASK">EHCI_QTD_C_PAGE_MASK</dfn>	__BITS(14,12)</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_GET_C_PAGE" data-ref="_M/EHCI_QTD_GET_C_PAGE">EHCI_QTD_GET_C_PAGE</dfn>(x)	__SHIFTOUT((x), EHCI_QTD_C_PAGE_MASK)</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_SET_C_PAGE" data-ref="_M/EHCI_QTD_SET_C_PAGE">EHCI_QTD_SET_C_PAGE</dfn>(x)	__SHIFTIN((x), EHCI_QTD_C_PAGE_MASK)</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_IOC" data-ref="_M/EHCI_QTD_IOC">EHCI_QTD_IOC</dfn>		__BIT(15)</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_GET_IOC" data-ref="_M/EHCI_QTD_GET_IOC">EHCI_QTD_GET_IOC</dfn>(x)	__SHIFTOUT((x), EHCI_QTD_IOC)</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_BYTES_MASK" data-ref="_M/EHCI_QTD_BYTES_MASK">EHCI_QTD_BYTES_MASK</dfn>	__BITS(30,16)</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_GET_BYTES" data-ref="_M/EHCI_QTD_GET_BYTES">EHCI_QTD_GET_BYTES</dfn>(x)	__SHIFTOUT((x), EHCI_QTD_BYTES_MASK)</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_SET_BYTES" data-ref="_M/EHCI_QTD_SET_BYTES">EHCI_QTD_SET_BYTES</dfn>(x)	__SHIFTIN((x), EHCI_QTD_BYTES_MASK)</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_TOGGLE_MASK" data-ref="_M/EHCI_QTD_TOGGLE_MASK">EHCI_QTD_TOGGLE_MASK</dfn>	__BIT(31)</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_GET_TOGGLE" data-ref="_M/EHCI_QTD_GET_TOGGLE">EHCI_QTD_GET_TOGGLE</dfn>(x)	__SHIFTOUT((x), EHCI_QTD_TOGGLE_MASK)</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/EHCI_QTD_SET_TOGGLE" data-ref="_M/EHCI_QTD_SET_TOGGLE">EHCI_QTD_SET_TOGGLE</dfn>(x)	__SHIFTIN((x), EHCI_QTD_TOGGLE_MASK)</u></td></tr>
<tr><th id="339">339</th><td>	<em>volatile</em> <a class="typedef" href="#ehci_physaddr_t" title='ehci_physaddr_t' data-type='uint32_t' data-ref="ehci_physaddr_t" data-ref-filename="ehci_physaddr_t">ehci_physaddr_t</a> <dfn class="decl field" id="(anonymous)::qtd_buffer" title='(anonymous struct)::qtd_buffer' data-ref="(anonymous)::qtd_buffer" data-ref-filename="(anonymous)..qtd_buffer">qtd_buffer</dfn>[<a class="macro" href="#301" title="5" data-ref="_M/EHCI_QTD_NBUFFERS">EHCI_QTD_NBUFFERS</a>];</td></tr>
<tr><th id="340">340</th><td>	<em>volatile</em> <a class="typedef" href="#ehci_physaddr_t" title='ehci_physaddr_t' data-type='uint32_t' data-ref="ehci_physaddr_t" data-ref-filename="ehci_physaddr_t">ehci_physaddr_t</a> <dfn class="decl field" id="(anonymous)::qtd_buffer_hi" title='(anonymous struct)::qtd_buffer_hi' data-ref="(anonymous)::qtd_buffer_hi" data-ref-filename="(anonymous)..qtd_buffer_hi">qtd_buffer_hi</dfn>[<a class="macro" href="#301" title="5" data-ref="_M/EHCI_QTD_NBUFFERS">EHCI_QTD_NBUFFERS</a>];</td></tr>
<tr><th id="341">341</th><td>} <dfn class="typedef" id="ehci_qtd_t" title='ehci_qtd_t' data-type='struct ehci_qtd_t' data-ref="ehci_qtd_t" data-ref-filename="ehci_qtd_t">ehci_qtd_t</dfn>;</td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/EHCI_QTD_ALIGN" data-ref="_M/EHCI_QTD_ALIGN">EHCI_QTD_ALIGN</dfn> 32</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><i>/* Queue Head */</i></td></tr>
<tr><th id="345">345</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="346">346</th><td>	<em>volatile</em> <a class="typedef" href="#ehci_link_t" title='ehci_link_t' data-type='uint32_t' data-ref="ehci_link_t" data-ref-filename="ehci_link_t">ehci_link_t</a>	<dfn class="decl field" id="(anonymous)::qh_link" title='(anonymous struct)::qh_link' data-ref="(anonymous)::qh_link" data-ref-filename="(anonymous)..qh_link">qh_link</dfn>;</td></tr>
<tr><th id="347">347</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="(anonymous)::qh_endp" title='(anonymous struct)::qh_endp' data-ref="(anonymous)::qh_endp" data-ref-filename="(anonymous)..qh_endp">qh_endp</dfn>;</td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_ADDR_MASK" data-ref="_M/EHCI_QH_ADDR_MASK">EHCI_QH_ADDR_MASK</dfn>	__BITS(6,0)	/* endpoint addr */</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_GET_ADDR" data-ref="_M/EHCI_QH_GET_ADDR">EHCI_QH_GET_ADDR</dfn>(x)	__SHIFTOUT((x), EHCI_QH_ADDR_MASK)</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_SET_ADDR" data-ref="_M/EHCI_QH_SET_ADDR">EHCI_QH_SET_ADDR</dfn>(x)	__SHIFTIN((x), EHCI_QH_ADDR_MASK)</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_INACT" data-ref="_M/EHCI_QH_INACT">EHCI_QH_INACT</dfn>		__BIT(7)	/* inactivate on next */</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_GET_INACT" data-ref="_M/EHCI_QH_GET_INACT">EHCI_QH_GET_INACT</dfn>(x)	__SHIFTOUT((x), EHCI_QH_INACT)</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_ENDPT_MASK" data-ref="_M/EHCI_QH_ENDPT_MASK">EHCI_QH_ENDPT_MASK</dfn>	__BITS(11,8)	 /* endpoint no */</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_GET_ENDPT" data-ref="_M/EHCI_QH_GET_ENDPT">EHCI_QH_GET_ENDPT</dfn>(x)	__SHIFTOUT((x), EHCI_QH_ENDPT_MASK)</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_SET_ENDPT" data-ref="_M/EHCI_QH_SET_ENDPT">EHCI_QH_SET_ENDPT</dfn>(x)	__SHIFTIN((x), EHCI_QH_ENDPT_MASK)</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_EPS_MASK" data-ref="_M/EHCI_QH_EPS_MASK">EHCI_QH_EPS_MASK</dfn>	__BITS(13,12)	/* endpoint speed */</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_GET_EPS" data-ref="_M/EHCI_QH_GET_EPS">EHCI_QH_GET_EPS</dfn>(x)	__SHIFTOUT((x), EHCI_QH_EPS_MASK)</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_SET_EPS" data-ref="_M/EHCI_QH_SET_EPS">EHCI_QH_SET_EPS</dfn>(x)	__SHIFTIN((x), EHCI_QH_EPS_MASK)</u></td></tr>
<tr><th id="359">359</th><td><u>#define  <dfn class="macro" id="_M/EHCI_QH_SPEED_FULL" data-ref="_M/EHCI_QH_SPEED_FULL">EHCI_QH_SPEED_FULL</dfn>	0x0</u></td></tr>
<tr><th id="360">360</th><td><u>#define  <dfn class="macro" id="_M/EHCI_QH_SPEED_LOW" data-ref="_M/EHCI_QH_SPEED_LOW">EHCI_QH_SPEED_LOW</dfn>	0x1</u></td></tr>
<tr><th id="361">361</th><td><u>#define  <dfn class="macro" id="_M/EHCI_QH_SPEED_HIGH" data-ref="_M/EHCI_QH_SPEED_HIGH">EHCI_QH_SPEED_HIGH</dfn>	0x2</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_DTC" data-ref="_M/EHCI_QH_DTC">EHCI_QH_DTC</dfn>		__BIT(14)	 /* data toggle control */</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_GET_DTC" data-ref="_M/EHCI_QH_GET_DTC">EHCI_QH_GET_DTC</dfn>(x)	__SHIFTOUT((x), EHCI_QH_DTC)</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_HRECL" data-ref="_M/EHCI_QH_HRECL">EHCI_QH_HRECL</dfn>		__BIT(15)	/* head of reclamation */</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_GET_HRECL" data-ref="_M/EHCI_QH_GET_HRECL">EHCI_QH_GET_HRECL</dfn>(x)	__SHIFTOUT((x), EHCI_QH_HRECL)</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_MPL_MASK" data-ref="_M/EHCI_QH_MPL_MASK">EHCI_QH_MPL_MASK</dfn>	__BITS(26,16)	/* max packet len */</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_GET_MPL" data-ref="_M/EHCI_QH_GET_MPL">EHCI_QH_GET_MPL</dfn>(x)	__SHIFTOUT((x), EHCI_QH_MPL_MASK)</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_SET_MPL" data-ref="_M/EHCI_QH_SET_MPL">EHCI_QH_SET_MPL</dfn>(x)	__SHIFTIN((x), EHCI_QH_MPL_MASK)</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_CTL" data-ref="_M/EHCI_QH_CTL">EHCI_QH_CTL</dfn>		__BIT(27)	/* control endpoint */</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_GET_CTL" data-ref="_M/EHCI_QH_GET_CTL">EHCI_QH_GET_CTL</dfn>(x)	__SHIFTOUT((x), EHCI_QH_CTL)</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_NRL_MASK" data-ref="_M/EHCI_QH_NRL_MASK">EHCI_QH_NRL_MASK</dfn>	__BITS(31,28)	/* NAK reload */</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_GET_NRL" data-ref="_M/EHCI_QH_GET_NRL">EHCI_QH_GET_NRL</dfn>(x)	__SHIFTOUT((x), EHCI_QH_NRL_MASK)</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_SET_NRL" data-ref="_M/EHCI_QH_SET_NRL">EHCI_QH_SET_NRL</dfn>(x)	__SHIFTIN((x), EHCI_QH_NRL_MASK)</u></td></tr>
<tr><th id="374">374</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="(anonymous)::qh_endphub" title='(anonymous struct)::qh_endphub' data-ref="(anonymous)::qh_endphub" data-ref-filename="(anonymous)..qh_endphub">qh_endphub</dfn>;</td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_SMASK_MASK" data-ref="_M/EHCI_QH_SMASK_MASK">EHCI_QH_SMASK_MASK</dfn>	__BITS(7,0)	 /* intr sched mask */</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_GET_SMASK" data-ref="_M/EHCI_QH_GET_SMASK">EHCI_QH_GET_SMASK</dfn>(x)	__SHIFTOUT((x), EHCI_QH_SMASK_MASK)</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_SET_SMASK" data-ref="_M/EHCI_QH_SET_SMASK">EHCI_QH_SET_SMASK</dfn>(x)	__SHIFTIN((x), EHCI_QH_SMASK_MASK)</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_CMASK_MASK" data-ref="_M/EHCI_QH_CMASK_MASK">EHCI_QH_CMASK_MASK</dfn>	__BITS(15,8)	 /* split completion mask */</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_GET_CMASK" data-ref="_M/EHCI_QH_GET_CMASK">EHCI_QH_GET_CMASK</dfn>(x)	__SHIFTOUT((x), EHCI_QH_CMASK_MASK)</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_SET_CMASK" data-ref="_M/EHCI_QH_SET_CMASK">EHCI_QH_SET_CMASK</dfn>(x)	__SHIFTIN((x), EHCI_QH_CMASK_MASK)</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_HUBA_MASK" data-ref="_M/EHCI_QH_HUBA_MASK">EHCI_QH_HUBA_MASK</dfn>	__BITS(22,16)	/* hub address */</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_GET_HUBA" data-ref="_M/EHCI_QH_GET_HUBA">EHCI_QH_GET_HUBA</dfn>(x)	__SHIFTOUT((x), EHCI_QH_HUBA_MASK)</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_SET_HUBA" data-ref="_M/EHCI_QH_SET_HUBA">EHCI_QH_SET_HUBA</dfn>(x)	__SHIFTIN((x), EHCI_QH_HUBA_MASK)</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_PORT_MASK" data-ref="_M/EHCI_QH_PORT_MASK">EHCI_QH_PORT_MASK</dfn>	__BITS(29,23)	 /* hub port */</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_GET_PORT" data-ref="_M/EHCI_QH_GET_PORT">EHCI_QH_GET_PORT</dfn>(x)	__SHIFTOUT((x), EHCI_QH_PORT_MASK)</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_SET_PORT" data-ref="_M/EHCI_QH_SET_PORT">EHCI_QH_SET_PORT</dfn>(x)	__SHIFTIN((x), EHCI_QH_PORT_MASK)</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_MULTI_MASK" data-ref="_M/EHCI_QH_MULTI_MASK">EHCI_QH_MULTI_MASK</dfn>	__BITS(31,30)	/* pipe multiplier */</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_GET_MULT" data-ref="_M/EHCI_QH_GET_MULT">EHCI_QH_GET_MULT</dfn>(x)	__SHIFTOUT((x), EHCI_QH_MULTI_MASK)</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_SET_MULT" data-ref="_M/EHCI_QH_SET_MULT">EHCI_QH_SET_MULT</dfn>(x)	__SHIFTIN((x), EHCI_QH_MULTI_MASK)</u></td></tr>
<tr><th id="390">390</th><td>	<em>volatile</em> <a class="typedef" href="#ehci_link_t" title='ehci_link_t' data-type='uint32_t' data-ref="ehci_link_t" data-ref-filename="ehci_link_t">ehci_link_t</a>	<dfn class="decl field" id="(anonymous)::qh_curqtd" title='(anonymous struct)::qh_curqtd' data-ref="(anonymous)::qh_curqtd" data-ref-filename="(anonymous)..qh_curqtd">qh_curqtd</dfn>;</td></tr>
<tr><th id="391">391</th><td>	<a class="typedef" href="#ehci_qtd_t" title='ehci_qtd_t' data-type='struct ehci_qtd_t' data-ref="ehci_qtd_t" data-ref-filename="ehci_qtd_t">ehci_qtd_t</a>		<dfn class="decl field" id="(anonymous)::qh_qtd" title='(anonymous struct)::qh_qtd' data-ref="(anonymous)::qh_qtd" data-ref-filename="(anonymous)..qh_qtd">qh_qtd</dfn>;</td></tr>
<tr><th id="392">392</th><td>} <dfn class="typedef" id="ehci_qh_t" title='ehci_qh_t' data-type='struct ehci_qh_t' data-ref="ehci_qh_t" data-ref-filename="ehci_qh_t">ehci_qh_t</dfn>;</td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/EHCI_QH_ALIGN" data-ref="_M/EHCI_QH_ALIGN">EHCI_QH_ALIGN</dfn> 32</u></td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><i>/* Periodic Frame Span Traversal Node */</i></td></tr>
<tr><th id="396">396</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="397">397</th><td>	<em>volatile</em> <a class="typedef" href="#ehci_link_t" title='ehci_link_t' data-type='uint32_t' data-ref="ehci_link_t" data-ref-filename="ehci_link_t">ehci_link_t</a>	<dfn class="decl field" id="(anonymous)::fstn_link" title='(anonymous struct)::fstn_link' data-ref="(anonymous)::fstn_link" data-ref-filename="(anonymous)..fstn_link">fstn_link</dfn>;</td></tr>
<tr><th id="398">398</th><td>	<em>volatile</em> <a class="typedef" href="#ehci_link_t" title='ehci_link_t' data-type='uint32_t' data-ref="ehci_link_t" data-ref-filename="ehci_link_t">ehci_link_t</a>	<dfn class="decl field" id="(anonymous)::fstn_back" title='(anonymous struct)::fstn_back' data-ref="(anonymous)::fstn_back" data-ref-filename="(anonymous)..fstn_back">fstn_back</dfn>;</td></tr>
<tr><th id="399">399</th><td>} <dfn class="typedef" id="ehci_fstn_t" title='ehci_fstn_t' data-type='struct ehci_fstn_t' data-ref="ehci_fstn_t" data-ref-filename="ehci_fstn_t">ehci_fstn_t</dfn>;</td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/EHCI_FSTN_ALIGN" data-ref="_M/EHCI_FSTN_ALIGN">EHCI_FSTN_ALIGN</dfn> 32</u></td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><i>/* Debug Port */</i></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_DEBUGPORT_OFFSET" data-ref="_M/PCI_CAP_DEBUGPORT_OFFSET">PCI_CAP_DEBUGPORT_OFFSET</dfn> __BITS(28,16)</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_DEBUGPORT_BAR" data-ref="_M/PCI_CAP_DEBUGPORT_BAR">PCI_CAP_DEBUGPORT_BAR</dfn>	__BITS(31,29)</u></td></tr>
<tr><th id="405">405</th><td><i>/* Debug Port Registers, offset into DEBUGPORT_BAR at DEBUGPORT_OFFSET */</i></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/EHCI_DEBUG_SC" data-ref="_M/EHCI_DEBUG_SC">EHCI_DEBUG_SC</dfn>		0x00</u></td></tr>
<tr><th id="407">407</th><td><i>/* Status/Control Register */</i></td></tr>
<tr><th id="408">408</th><td><u>#define  <dfn class="macro" id="_M/EHCI_DSC_DATA_LENGTH" data-ref="_M/EHCI_DSC_DATA_LENGTH">EHCI_DSC_DATA_LENGTH</dfn>	__BITS(3,0)</u></td></tr>
<tr><th id="409">409</th><td><u>#define  <dfn class="macro" id="_M/EHCI_DSC_WRITE" data-ref="_M/EHCI_DSC_WRITE">EHCI_DSC_WRITE</dfn>		__BIT(4)</u></td></tr>
<tr><th id="410">410</th><td><u>#define  <dfn class="macro" id="_M/EHCI_DSC_GO" data-ref="_M/EHCI_DSC_GO">EHCI_DSC_GO</dfn>		__BIT(5)</u></td></tr>
<tr><th id="411">411</th><td><u>#define  <dfn class="macro" id="_M/EHCI_DSC_ERROR" data-ref="_M/EHCI_DSC_ERROR">EHCI_DSC_ERROR</dfn>		__BIT(6)</u></td></tr>
<tr><th id="412">412</th><td><u>#define  <dfn class="macro" id="_M/EHCI_DSC_EXCEPTION" data-ref="_M/EHCI_DSC_EXCEPTION">EHCI_DSC_EXCEPTION</dfn>	__BITS(9,7)</u></td></tr>
<tr><th id="413">413</th><td><u>#define   <dfn class="macro" id="_M/EHCI_DSC_EXCEPTION_NONE" data-ref="_M/EHCI_DSC_EXCEPTION_NONE">EHCI_DSC_EXCEPTION_NONE</dfn>	0</u></td></tr>
<tr><th id="414">414</th><td><u>#define   <dfn class="macro" id="_M/EHCI_DSC_EXCEPTION_XACT" data-ref="_M/EHCI_DSC_EXCEPTION_XACT">EHCI_DSC_EXCEPTION_XACT</dfn>	1</u></td></tr>
<tr><th id="415">415</th><td><u>#define   <dfn class="macro" id="_M/EHCI_DSC_EXCEPTION_HW" data-ref="_M/EHCI_DSC_EXCEPTION_HW">EHCI_DSC_EXCEPTION_HW</dfn>		2</u></td></tr>
<tr><th id="416">416</th><td><u>#define  <dfn class="macro" id="_M/EHCI_DSC_IN_USE" data-ref="_M/EHCI_DSC_IN_USE">EHCI_DSC_IN_USE</dfn>	__BIT(10)</u></td></tr>
<tr><th id="417">417</th><td><u>#define  <dfn class="macro" id="_M/EHCI_DSC_DONE" data-ref="_M/EHCI_DSC_DONE">EHCI_DSC_DONE</dfn>		__BIT(16)</u></td></tr>
<tr><th id="418">418</th><td><u>#define  <dfn class="macro" id="_M/EHCI_DSC_ENABLED" data-ref="_M/EHCI_DSC_ENABLED">EHCI_DSC_ENABLED</dfn>	__BIT(28)</u></td></tr>
<tr><th id="419">419</th><td><u>#define  <dfn class="macro" id="_M/EHCI_DSC_OWNER" data-ref="_M/EHCI_DSC_OWNER">EHCI_DSC_OWNER</dfn>		__BIT(30)</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/EHCI_DEBUG_UPR" data-ref="_M/EHCI_DEBUG_UPR">EHCI_DEBUG_UPR</dfn>		0x04</u></td></tr>
<tr><th id="421">421</th><td><i>/* USB PIDs Register */</i></td></tr>
<tr><th id="422">422</th><td><u>#define  <dfn class="macro" id="_M/EHCI_DPR_TOKEN" data-ref="_M/EHCI_DPR_TOKEN">EHCI_DPR_TOKEN</dfn>		__BITS(7,0)</u></td></tr>
<tr><th id="423">423</th><td><u>#define  <dfn class="macro" id="_M/EHCI_DPR_SEND" data-ref="_M/EHCI_DPR_SEND">EHCI_DPR_SEND</dfn>		__BITS(15,8)</u></td></tr>
<tr><th id="424">424</th><td><u>#define  <dfn class="macro" id="_M/EHCI_DPR_RECEIVED" data-ref="_M/EHCI_DPR_RECEIVED">EHCI_DPR_RECEIVED</dfn>	__BITS(23,16)</u></td></tr>
<tr><th id="425">425</th><td><i>/* Data Registers */</i></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/EHCI_DEBUG_DATA0123" data-ref="_M/EHCI_DEBUG_DATA0123">EHCI_DEBUG_DATA0123</dfn>	0x08</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/EHCI_DEBUG_DATA4567" data-ref="_M/EHCI_DEBUG_DATA4567">EHCI_DEBUG_DATA4567</dfn>	0x0c</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/EHCI_DEBUG_DAR" data-ref="_M/EHCI_DEBUG_DAR">EHCI_DEBUG_DAR</dfn>		0x10</u></td></tr>
<tr><th id="429">429</th><td><i>/* Device Address Register */</i></td></tr>
<tr><th id="430">430</th><td><u>#define  <dfn class="macro" id="_M/EHCI_DAR_ENDPOINT" data-ref="_M/EHCI_DAR_ENDPOINT">EHCI_DAR_ENDPOINT</dfn>	__BITS(3,0)</u></td></tr>
<tr><th id="431">431</th><td><u>#define  <dfn class="macro" id="_M/EHCI_DAR_ADDRESS" data-ref="_M/EHCI_DAR_ADDRESS">EHCI_DAR_ADDRESS</dfn>	__BITS(14,8)</u></td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><u>#<span data-ppcond="39">endif</span> /* _DEV_USB_EHCIREG_H_ */</u></td></tr>
<tr><th id="434">434</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/ehci_cardbus.c.html'>netbsd/sys/dev/cardbus/ehci_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
