`timescale 1ns/1ps
module audio_player_tb;
    reg clk;
    reg reset;
    wire pwm_out;
    // wire [7:0] audio_data;   
    wire [10:0] address;
    wire [7:0] rom_data;
    wire [31:0] sample_counter;

    // å®ä¾‹ audio_player æ¨¡å—
    audio_player uut (
        .clk(clk),
        .reset(reset),
        .pwm_out(pwm_out)
//        .sample_counter(sample_counter),
//        .address(address),
//        .rom_data(rom_data)
    );

    // æ—¶é’Ÿç”Ÿæˆ
    always begin
        #10 clk = ~clk;
    end

    // æµ‹è¯•è¿‡ç¨‹
    initial begin
        // åˆå§‹ï¿??
        clk = 0;
        reset = 0;  // Assuming active-high reset
        #100;

        // é‡Šæ”¾å¤ä½
        reset = 1;

        // è§‚å¯Ÿ pwm_out çš„è¾“ï¿??
        // ç”±äºè¿™æ˜¯ï¿??ä¸ªéŸ³é¢‘ä¿¡å·ï¼Œä½ å¯èƒ½éœ€è¦ä½¿ç”¨ä»¿çœŸå·¥å…·çš„æ³¢å½¢æŸ¥çœ‹å™¨æ¥è§‚å¯Ÿï¿??

        // ç»“æŸä»¿çœŸ
        $finish;
    end
endmodule