

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_16u_config2_s'
================================================================
* Date:           Thu Nov  4 01:40:38 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3922|     3922| 19.610 us | 19.610 us |  3922|  3922|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                            Instance                            |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242  |shift_line_buffer_array_ap_ufixed_1u_config2_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     3920|     3920|         5|          5|         72|   784|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    665|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     129|     64|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    257|    -|
|Register         |        -|      -|     466|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     595|    986|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+----+-----+
    |                            Instance                            |                     Module                     | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+----+-----+
    |call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242  |shift_line_buffer_array_ap_ufixed_1u_config2_s  |        0|      0|  129|  64|    0|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+----+-----+
    |Total                                                           |                                                |        0|      0|  129|  64|    0|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |acc_11_V_fu_918_p2               |     +    |      0|  0|  15|           9|           2|
    |acc_12_V_fu_950_p2               |     +    |      0|  0|  15|           8|           2|
    |acc_14_V_fu_971_p2               |     +    |      0|  0|  15|           9|           9|
    |acc_1_V_fu_833_p2                |     +    |      0|  0|  15|           8|           8|
    |acc_2_V_fu_903_p2                |     +    |      0|  0|  15|           9|           2|
    |acc_8_V_fu_960_p2                |     +    |      0|  0|  15|           9|           3|
    |acc_9_V_fu_882_p2                |     +    |      0|  0|  15|           8|           1|
    |add_ln1118_1_fu_638_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln1118_2_fu_684_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln1118_3_fu_765_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln1118_fu_578_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln301_fu_529_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln303_fu_541_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln306_fu_485_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln308_fu_497_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln703_200_fu_817_p2          |     +    |      0|  0|  15|           9|           4|
    |add_ln703_203_fu_823_p2          |     +    |      0|  0|  15|           6|           2|
    |add_ln703_213_fu_839_p2          |     +    |      0|  0|  15|           8|           8|
    |add_ln78_fu_263_p2               |     +    |      0|  0|  14|          10|           1|
    |res_V_data_13_V_din              |     +    |      0|  0|  14|          10|          10|
    |res_V_data_5_V_din               |     +    |      0|  0|  14|          10|          10|
    |tmp_data_0_V_4_fu_929_p2         |     +    |      0|  0|  15|           6|           1|
    |sub_ln1118_1_fu_608_p2           |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_2_fu_713_p2           |     -    |      0|  0|  13|           1|          11|
    |sub_ln1118_3_fu_801_p2           |     -    |      0|  0|  13|           1|          11|
    |sub_ln1118_fu_598_p2             |     -    |      0|  0|  13|           1|          11|
    |and_ln272_1_fu_437_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln272_2_fu_443_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln272_fu_431_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op173_write_state6  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op173        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln272_1_fu_385_p2           |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln272_4_fu_405_p2           |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln272_5_fu_425_p2           |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln272_fu_375_p2             |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln293_fu_479_p2             |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln297_fu_523_p2             |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln78_fu_257_p2              |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |select_ln303_fu_547_p3           |  select  |      0|  0|  32|           1|           2|
    |select_ln308_fu_503_p3           |  select  |      0|  0|  32|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 665|         515|         192|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  41|          8|    1|          8|
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_V_blk_n     |   9|          2|    1|          2|
    |indvar_flatten_reg_220  |   9|          2|   10|         20|
    |pX_2                    |   9|          2|   32|         64|
    |pY_2                    |   9|          2|   32|         64|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n    |   9|          2|    1|          2|
    |sX_2                    |   9|          2|   32|         64|
    |storemerge_i_i_reg_231  |   9|          2|   32|         64|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 257|         56|  158|        322|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |acc_1_V_reg_1124                |   8|   0|    8|          0|
    |add_ln703_200_reg_1119          |   9|   0|    9|          0|
    |add_ln703_213_reg_1129          |   8|   0|    8|          0|
    |add_ln78_reg_992                |  10|   0|   10|          0|
    |and_ln272_2_reg_1041            |   1|   0|    1|          0|
    |ap_CS_fsm                       |   7|   0|    7|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |icmp_ln293_reg_1060             |   1|   0|    1|          0|
    |icmp_ln297_reg_1069             |   1|   0|    1|          0|
    |icmp_ln78_reg_988               |   1|   0|    1|          0|
    |indvar_flatten_reg_220          |  10|   0|   10|          0|
    |kernel_data_V_1_1               |   8|   0|    8|          0|
    |kernel_data_V_1_1_ret_reg_1014  |   8|   0|    8|          0|
    |kernel_data_V_1_2               |   8|   0|    8|          0|
    |kernel_data_V_1_3_ret_reg_1008  |   8|   0|    8|          0|
    |kernel_data_V_1_4               |   8|   0|    8|          0|
    |kernel_data_V_1_5               |   8|   0|    8|          0|
    |kernel_data_V_1_5_ret_reg_1021  |   8|   0|    8|          0|
    |kernel_data_V_1_6_ret_reg_1002  |   8|   0|    8|          0|
    |kernel_data_V_1_7               |   8|   0|    8|          0|
    |kernel_data_V_1_7_ret_reg_1029  |   8|   0|    8|          0|
    |kernel_data_V_1_8               |   8|   0|    8|          0|
    |kernel_data_V_1_8_ret_reg_1035  |   8|   0|    8|          0|
    |lshr_ln708_4_reg_1108           |   7|   0|    7|          0|
    |lshr_ln708_s_reg_1050           |   7|   0|    7|          0|
    |lshr_ln_reg_1045                |   7|   0|    7|          0|
    |pX_2                            |  32|   0|   32|          0|
    |pY_2                            |  32|   0|   32|          0|
    |sX_2                            |  32|   0|   32|          0|
    |sY_2                            |  32|   0|   32|          0|
    |select_ln303_reg_1073           |  32|   0|   32|          0|
    |select_ln308_reg_1064           |  32|   0|   32|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |storemerge_i_i_reg_231          |  32|   0|   32|          0|
    |tmp_45_reg_1083                 |   8|   0|    8|          0|
    |tmp_46_reg_1055                 |   5|   0|    5|          0|
    |tmp_47_reg_1088                 |   8|   0|    8|          0|
    |tmp_48_reg_1098                 |   5|   0|    5|          0|
    |tmp_data_0_V_reg_997            |   8|   0|    8|          0|
    |trunc_ln708_239_reg_1078        |   9|   0|    9|          0|
    |trunc_ln708_243_reg_1093        |   8|   0|    8|          0|
    |trunc_ln708_245_reg_1103        |   8|   0|    8|          0|
    |trunc_ln708_246_reg_1114        |   8|   0|    8|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 466|   0|  466|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_start                |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_done                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_ready                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_out               | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_write             | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|data_V_data_V_dout      |  in |    8|   ap_fifo  |                 data_V_data_V                 |    pointer   |
|data_V_data_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_V                 |    pointer   |
|data_V_data_V_read      | out |    1|   ap_fifo  |                 data_V_data_V                 |    pointer   |
|res_V_data_0_V_din      | out |   10|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write    | out |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din      | out |   10|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write    | out |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din      | out |   10|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write    | out |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din      | out |   10|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write    | out |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din      | out |   10|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write    | out |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din      | out |   10|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write    | out |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din      | out |   10|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write    | out |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din      | out |   10|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write    | out |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_8_V_din      | out |   10|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_write    | out |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_9_V_din      | out |   10|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_write    | out |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_10_V_din     | out |   10|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_write   | out |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_11_V_din     | out |   10|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_write   | out |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_12_V_din     | out |   10|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_write   | out |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_13_V_din     | out |   10|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_write   | out |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_14_V_din     | out |   10|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_write   | out |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_15_V_din     | out |   10|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_write   | out |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 5, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %codeRepl ], [ %add_ln78, %"compute_output_buffer_2d<array<ap_ufixed<8, 3, 5, 3, 0>, 1u>, array<ap_fixed<10, 6, 5, 3, 0>, 16u>, config2>.exit.i" ]" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 26 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.77ns)   --->   "%icmp_ln78 = icmp eq i10 %indvar_flatten, -240" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 27 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln78 = add i10 %indvar_flatten, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 28 'add' 'add_ln78' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %"conv_2d_buffer_cl<array<ap_ufixed<8, 3, 5, 3, 0>, 1u>, array<ap_fixed<10, 6, 5, 3, 0>, 16u>, config2>.exit", label %hls_label_0" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 30 [1/1] (2.18ns)   --->   "%tmp_data_0_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %data_V_data_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 30 'read' 'tmp_data_0_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 4.42>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 31 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_223 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 32 'speclooptripcount' 'empty_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str42) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:79->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 33 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str64)" [firmware/nnet_utils/nnet_conv2d_stream.h:81->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 34 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 72, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:82->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 35 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_224 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str64, i32 %tmp_s)" [firmware/nnet_utils/nnet_conv2d_stream.h:83->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 36 'specregionend' 'empty_224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_load = load i8* @kernel_data_V_1_1, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 37 'load' 'kernel_data_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_load = load i8* @kernel_data_V_1_2, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 38 'load' 'kernel_data_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_load = load i8* @kernel_data_V_1_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 39 'load' 'kernel_data_V_1_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_load = load i8* @kernel_data_V_1_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 40 'load' 'kernel_data_V_1_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_load = load i8* @kernel_data_V_1_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 41 'load' 'kernel_data_V_1_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_load = load i8* @kernel_data_V_1_8, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 42 'load' 'kernel_data_V_1_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (3.25ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8 } @"shift_line_buffer<array<ap_ufixed,1u>,config2>"(i8 %tmp_data_0_V, i8 %kernel_data_V_1_1_load, i8 %kernel_data_V_1_2_load, i8 %kernel_data_V_1_4_load, i8 %kernel_data_V_1_5_load, i8 %kernel_data_V_1_7_load, i8 %kernel_data_V_1_8_load)" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 43 'call' 'call_ret' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_1_6_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 44 'extractvalue' 'kernel_data_V_1_6_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_1_3_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 45 'extractvalue' 'kernel_data_V_1_3_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_1_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 46 'extractvalue' 'kernel_data_V_1_0_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 47 'extractvalue' 'kernel_data_V_1_1_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_1_ret, i8* @kernel_data_V_1_1, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 48 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 4" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 49 'extractvalue' 'kernel_data_V_1_2_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_2_ret, i8* @kernel_data_V_1_2, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 5" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 51 'extractvalue' 'kernel_data_V_1_4_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_4_ret, i8* @kernel_data_V_1_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 52 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 6" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 53 'extractvalue' 'kernel_data_V_1_5_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_5_ret, i8* @kernel_data_V_1_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 7" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 55 'extractvalue' 'kernel_data_V_1_7_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_7_ret, i8* @kernel_data_V_1_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 8" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 57 'extractvalue' 'kernel_data_V_1_8_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_8_ret, i8* @kernel_data_V_1_8, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 58 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sX_2_load = load i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 59 'load' 'sX_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln272 = icmp eq i32 %sX_2_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 60 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sY_2_load = load i32* @sY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 61 'load' 'sY_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.47ns)   --->   "%icmp_ln272_1 = icmp eq i32 %sY_2_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 62 'icmp' 'icmp_ln272_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%pY_2_load = load i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 63 'load' 'pY_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_170 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_2_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 64 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.47ns)   --->   "%icmp_ln272_4 = icmp sgt i31 %tmp_170, 0" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 65 'icmp' 'icmp_ln272_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%pX_2_load = load i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 66 'load' 'pX_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_171 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_2_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 67 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln272_5 = icmp sgt i31 %tmp_171, 0" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 68 'icmp' 'icmp_ln272_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln272_2)   --->   "%and_ln272 = and i1 %icmp_ln272, %icmp_ln272_1" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 69 'and' 'and_ln272' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln272_2)   --->   "%and_ln272_1 = and i1 %icmp_ln272_4, %icmp_ln272_5" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 70 'and' 'and_ln272_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln272_2 = and i1 %and_ln272_1, %and_ln272" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 71 'and' 'and_ln272_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %and_ln272_2, label %hls_label_2, label %._crit_edge22.i.i" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%lshr_ln = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %kernel_data_V_1_0_ret, i32 1, i32 7)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 73 'partselect' 'lshr_ln' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%lshr_ln708_s = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %kernel_data_V_1_2_ret, i32 1, i32 7)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 74 'partselect' 'lshr_ln708_s' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_46 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %kernel_data_V_1_4_ret, i32 3, i32 7)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 75 'partselect' 'tmp_46' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.47ns)   --->   "%icmp_ln293 = icmp eq i32 %pX_2_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:293->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 76 'icmp' 'icmp_ln293' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln293, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:293->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln306 = add nsw i32 %pX_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:306->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 78 'add' 'add_ln306' <Predicate = (!icmp_ln293)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.76ns)   --->   "store i32 %add_ln306, i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:306->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 79 'store' <Predicate = (!icmp_ln293)> <Delay = 1.76>
ST_4 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln308 = add i32 %sX_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 80 'add' 'add_ln308' <Predicate = (!icmp_ln293)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.69ns)   --->   "%select_ln308 = select i1 %icmp_ln272, i32 2, i32 %add_ln308" [firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 81 'select' 'select_ln308' <Predicate = (!icmp_ln293)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:295->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 82 'store' <Predicate = (icmp_ln293)> <Delay = 1.76>
ST_4 : Operation 83 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:296->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 83 'store' <Predicate = (icmp_ln293)> <Delay = 1.76>
ST_4 : Operation 84 [1/1] (2.47ns)   --->   "%icmp_ln297 = icmp eq i32 %pY_2_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 84 'icmp' 'icmp_ln297' <Predicate = (icmp_ln293)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln297, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 85 'br' <Predicate = (icmp_ln293)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln301 = add nsw i32 %pY_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:301->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 86 'add' 'add_ln301' <Predicate = (icmp_ln293 & !icmp_ln297)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.76ns)   --->   "store i32 %add_ln301, i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:301->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 87 'store' <Predicate = (icmp_ln293 & !icmp_ln297)> <Delay = 1.76>
ST_4 : Operation 88 [1/1] (2.55ns)   --->   "%add_ln303 = add i32 %sY_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:303->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 88 'add' 'add_ln303' <Predicate = (icmp_ln293 & !icmp_ln297)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.69ns)   --->   "%select_ln303 = select i1 %icmp_ln272_1, i32 2, i32 %add_ln303" [firmware/nnet_utils/nnet_conv_stream.h:303->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 89 'select' 'select_ln303' <Predicate = (icmp_ln293 & !icmp_ln297)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:298->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 90 'store' <Predicate = (icmp_ln293 & icmp_ln297)> <Delay = 1.76>
ST_4 : Operation 91 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:300->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 91 'br' <Predicate = (icmp_ln293 & icmp_ln297)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i8 %kernel_data_V_1_1_ret to i12" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 92 'zext' 'zext_ln1116' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i8 %kernel_data_V_1_1_ret to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 93 'zext' 'zext_ln1118' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %kernel_data_V_1_1_ret, i2 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 94 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i10 %shl_ln to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 95 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln1118 = add i11 %zext_ln1118_1, %zext_ln1118" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 96 'add' 'add_ln1118' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1118, i32 3, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 97 'partselect' 'tmp' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln708_2 = zext i8 %tmp to i9" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 98 'zext' 'zext_ln708_2' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.73ns)   --->   "%sub_ln1118 = sub i11 0, %zext_ln1118_1" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 99 'sub' 'sub_ln1118' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %sub_ln1118 to i12" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 100 'sext' 'sext_ln1118' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.63ns)   --->   "%sub_ln1118_1 = sub i12 %sext_ln1118, %zext_ln1116" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 101 'sub' 'sub_ln1118_1' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln708_239 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sub_ln1118_1, i32 3, i32 11)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 102 'partselect' 'trunc_ln708_239' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i8 %kernel_data_V_1_3_ret to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 103 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %kernel_data_V_1_3_ret, i2 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 104 'bitconcatenate' 'shl_ln1118_1' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i10 %shl_ln1118_1 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 105 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.73ns)   --->   "%add_ln1118_1 = add i11 %zext_ln1118_3, %zext_ln1118_2" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 106 'add' 'add_ln1118_1' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1118_1, i32 3, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 107 'partselect' 'tmp_45' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln708_4 = zext i5 %tmp_46 to i6" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 108 'zext' 'zext_ln708_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%lshr_ln708_1 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %kernel_data_V_1_5_ret, i32 1, i32 7)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 109 'partselect' 'lshr_ln708_1' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln708_5 = zext i7 %lshr_ln708_1 to i8" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 110 'zext' 'zext_ln708_5' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i8 %kernel_data_V_1_5_ret to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 111 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %kernel_data_V_1_5_ret, i2 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 112 'bitconcatenate' 'shl_ln1118_2' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i10 %shl_ln1118_2 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 113 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (1.73ns)   --->   "%add_ln1118_2 = add i11 %zext_ln1118_5, %zext_ln1118_4" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 114 'add' 'add_ln1118_2' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1118_2, i32 3, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 115 'partselect' 'tmp_47' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%lshr_ln708_2 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %kernel_data_V_1_5_ret, i32 3, i32 7)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 116 'partselect' 'lshr_ln708_2' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln708_7 = zext i5 %lshr_ln708_2 to i8" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 117 'zext' 'zext_ln708_7' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.73ns)   --->   "%sub_ln1118_2 = sub i11 0, %zext_ln1118_5" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 118 'sub' 'sub_ln1118_2' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln708_243 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %sub_ln1118_2, i32 3, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 119 'partselect' 'trunc_ln708_243' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_48 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %kernel_data_V_1_6_ret, i32 3, i32 7)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 120 'partselect' 'tmp_48' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%lshr_ln708_3 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %kernel_data_V_1_6_ret, i32 1, i32 7)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 121 'partselect' 'lshr_ln708_3' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln708_9 = zext i7 %lshr_ln708_3 to i8" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 122 'zext' 'zext_ln708_9' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i8 %kernel_data_V_1_7_ret to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 123 'zext' 'zext_ln1118_6' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %kernel_data_V_1_7_ret, i2 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 124 'bitconcatenate' 'shl_ln1118_3' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i10 %shl_ln1118_3 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 125 'zext' 'zext_ln1118_7' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (1.73ns)   --->   "%add_ln1118_3 = add i11 %zext_ln1118_7, %zext_ln1118_6" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 126 'add' 'add_ln1118_3' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln708_245 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1118_3, i32 3, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 127 'partselect' 'trunc_ln708_245' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%lshr_ln708_4 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %kernel_data_V_1_8_ret, i32 1, i32 7)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 128 'partselect' 'lshr_ln708_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %kernel_data_V_1_8_ret, i2 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 129 'bitconcatenate' 'shl_ln1118_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i10 %shl_ln1118_4 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 130 'zext' 'zext_ln1118_9' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.73ns)   --->   "%sub_ln1118_3 = sub i11 0, %zext_ln1118_9" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 131 'sub' 'sub_ln1118_3' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln708_246 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %sub_ln1118_3, i32 3, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 132 'partselect' 'trunc_ln708_246' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.91ns)   --->   "%add_ln703_200 = add i9 %zext_ln708_2, -6" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 133 'add' 'add_ln703_200' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.78ns)   --->   "%add_ln703_203 = add i6 %zext_ln708_4, 2" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 134 'add' 'add_ln703_203' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i6 %add_ln703_203 to i8" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 135 'zext' 'zext_ln703_1' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.87ns)   --->   "%acc_1_V = add i8 %zext_ln708_5, %zext_ln703_1" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 136 'add' 'acc_1_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.87ns)   --->   "%add_ln703_213 = add i8 %zext_ln708_7, %zext_ln708_9" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 137 'add' 'add_ln703_213' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.76ns)   --->   "store i32 %select_ln308, i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 138 'store' <Predicate = (!icmp_ln78 & !icmp_ln293)> <Delay = 1.76>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "br label %"compute_output_buffer_2d<array<ap_ufixed<8, 3, 5, 3, 0>, 1u>, array<ap_fixed<10, 6, 5, 3, 0>, 16u>, config2>.exit.i""   --->   Operation 139 'br' <Predicate = (!icmp_ln78 & !icmp_ln293)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 140 'br' <Predicate = (!icmp_ln78 & icmp_ln293 & !icmp_ln297)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 4.10>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_210 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str66)" [firmware/nnet_utils/nnet_dense_latency.h:45->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 141 'specregionbegin' 'tmp_210' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [4 x i8]* @p_str28, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_mult.h:81->firmware/nnet_utils/nnet_dense_latency.h:57->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 142 'specresourcelimit' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str66, i32 %tmp_210)" [firmware/nnet_utils/nnet_dense_latency.h:59->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 143 'specregionend' 'empty' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i7 %lshr_ln to i8" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 144 'zext' 'zext_ln708_1' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i9 %trunc_ln708_239 to i10" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 145 'sext' 'sext_ln708' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i7 %lshr_ln708_s to i10" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 146 'zext' 'zext_ln708' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln708_3 = zext i8 %tmp_45 to i9" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 147 'zext' 'zext_ln708_3' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln708_6 = zext i8 %tmp_47 to i9" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 148 'zext' 'zext_ln708_6' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i8 %trunc_ln708_243 to i9" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 149 'sext' 'sext_ln708_1' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln708_8 = zext i5 %tmp_48 to i6" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 150 'zext' 'zext_ln708_8' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%acc_4_V = zext i7 %lshr_ln708_4 to i10" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 151 'zext' 'acc_4_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i7 %lshr_ln708_4 to i9" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 152 'zext' 'zext_ln1118_8' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln703_140 = sext i8 %trunc_ln708_246 to i9" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 153 'sext' 'sext_ln703_140' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (1.87ns)   --->   "%acc_9_V = add i8 %zext_ln708_1, 1" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 154 'add' 'acc_9_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_data_9_V_4 = zext i8 %acc_9_V to i10" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 155 'zext' 'tmp_data_9_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i9 %add_ln703_200 to i10" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 156 'sext' 'sext_ln703' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (1.82ns)   --->   "%acc_5_V = add i10 %sext_ln703, %zext_ln708" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 157 'add' 'acc_5_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (1.91ns)   --->   "%acc_2_V = add i9 %zext_ln708_3, -1" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 158 'add' 'acc_2_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_data_2_V_4 = sext i9 %acc_2_V to i10" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 159 'sext' 'tmp_data_2_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_data_1_V_4 = zext i8 %acc_1_V to i10" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 160 'zext' 'tmp_data_1_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (1.91ns)   --->   "%acc_11_V = add i9 %zext_ln708_6, -1" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 161 'add' 'acc_11_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_data_11_V_4 = sext i9 %acc_11_V to i10" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 162 'sext' 'tmp_data_11_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (1.78ns)   --->   "%tmp_data_0_V_4 = add i6 %zext_ln708_8, 1" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 163 'add' 'tmp_data_0_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_data_0_V_5 = zext i6 %tmp_data_0_V_4 to i10" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 164 'zext' 'tmp_data_0_V_5' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i8 %add_ln703_213 to i10" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 165 'zext' 'zext_ln703_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (1.82ns)   --->   "%acc_13_V = add i10 %zext_ln703_4, %sext_ln708" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 166 'add' 'acc_13_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (1.91ns)   --->   "%acc_12_V = add i8 %trunc_ln708_245, 2" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 167 'add' 'acc_12_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_data_12_V_4 = zext i8 %acc_12_V to i10" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 168 'zext' 'tmp_data_12_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (1.91ns)   --->   "%acc_8_V = add i9 %sext_ln703_140, -2" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 169 'add' 'acc_8_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_data_8_V_4 = sext i9 %acc_8_V to i10" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 170 'sext' 'tmp_data_8_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (1.91ns)   --->   "%acc_14_V = add i9 %zext_ln1118_8, %sext_ln708_1" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 171 'add' 'acc_14_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_data_14_V_4 = sext i9 %acc_14_V to i10" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 172 'sext' 'tmp_data_14_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P(i10* %res_V_data_0_V, i10* %res_V_data_1_V, i10* %res_V_data_2_V, i10* %res_V_data_3_V, i10* %res_V_data_4_V, i10* %res_V_data_5_V, i10* %res_V_data_6_V, i10* %res_V_data_7_V, i10* %res_V_data_8_V, i10* %res_V_data_9_V, i10* %res_V_data_10_V, i10* %res_V_data_11_V, i10* %res_V_data_12_V, i10* %res_V_data_13_V, i10* %res_V_data_14_V, i10* %res_V_data_15_V, i10 %tmp_data_0_V_5, i10 %tmp_data_1_V_4, i10 %tmp_data_2_V_4, i10 0, i10 %acc_4_V, i10 %acc_5_V, i10 0, i10 -2, i10 %tmp_data_8_V_4, i10 %tmp_data_9_V_4, i10 %acc_4_V, i10 %tmp_data_11_V_4, i10 %tmp_data_12_V_4, i10 %acc_13_V, i10 %tmp_data_14_V_4, i10 0)" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 173 'write' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "br label %._crit_edge22.i.i" [firmware/nnet_utils/nnet_conv_stream.h:290->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 174 'br' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%storemerge_i_i = phi i32 [ %select_ln303, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:303->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 175 'phi' 'storemerge_i_i' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "store i32 %storemerge_i_i, i32* @sY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:299->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 176 'store' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "br label %"compute_output_buffer_2d<array<ap_ufixed<8, 3, 5, 3, 0>, 1u>, array<ap_fixed<10, 6, 5, 3, 0>, 16u>, config2>.exit.i"" [firmware/nnet_utils/nnet_conv_stream.h:305->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 177 'br' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 178 'br' <Predicate = (!icmp_ln78)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:109]   --->   Operation 179 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
br_ln78                (br               ) [ 01111110]
indvar_flatten         (phi              ) [ 00100000]
icmp_ln78              (icmp             ) [ 00111110]
add_ln78               (add              ) [ 01111110]
br_ln78                (br               ) [ 00000000]
tmp_data_0_V           (read             ) [ 00001000]
specloopname_ln0       (specloopname     ) [ 00000000]
empty_223              (speclooptripcount) [ 00000000]
specloopname_ln79      (specloopname     ) [ 00000000]
tmp_s                  (specregionbegin  ) [ 00000000]
specpipeline_ln82      (specpipeline     ) [ 00000000]
empty_224              (specregionend    ) [ 00000000]
kernel_data_V_1_1_load (load             ) [ 00000000]
kernel_data_V_1_2_load (load             ) [ 00000000]
kernel_data_V_1_4_load (load             ) [ 00000000]
kernel_data_V_1_5_load (load             ) [ 00000000]
kernel_data_V_1_7_load (load             ) [ 00000000]
kernel_data_V_1_8_load (load             ) [ 00000000]
call_ret               (call             ) [ 00000000]
kernel_data_V_1_6_ret  (extractvalue     ) [ 00000100]
kernel_data_V_1_3_ret  (extractvalue     ) [ 00000100]
kernel_data_V_1_0_ret  (extractvalue     ) [ 00000000]
kernel_data_V_1_1_ret  (extractvalue     ) [ 00000100]
store_ln269            (store            ) [ 00000000]
kernel_data_V_1_2_ret  (extractvalue     ) [ 00000000]
store_ln269            (store            ) [ 00000000]
kernel_data_V_1_4_ret  (extractvalue     ) [ 00000000]
store_ln269            (store            ) [ 00000000]
kernel_data_V_1_5_ret  (extractvalue     ) [ 00000100]
store_ln269            (store            ) [ 00000000]
kernel_data_V_1_7_ret  (extractvalue     ) [ 00000100]
store_ln269            (store            ) [ 00000000]
kernel_data_V_1_8_ret  (extractvalue     ) [ 00000100]
store_ln269            (store            ) [ 00000000]
sX_2_load              (load             ) [ 00000000]
icmp_ln272             (icmp             ) [ 00000000]
sY_2_load              (load             ) [ 00000000]
icmp_ln272_1           (icmp             ) [ 00000000]
pY_2_load              (load             ) [ 00000000]
tmp_170                (partselect       ) [ 00000000]
icmp_ln272_4           (icmp             ) [ 00000000]
pX_2_load              (load             ) [ 00000000]
tmp_171                (partselect       ) [ 00000000]
icmp_ln272_5           (icmp             ) [ 00000000]
and_ln272              (and              ) [ 00000000]
and_ln272_1            (and              ) [ 00000000]
and_ln272_2            (and              ) [ 00111110]
br_ln272               (br               ) [ 00000000]
lshr_ln                (partselect       ) [ 00000110]
lshr_ln708_s           (partselect       ) [ 00000110]
tmp_46                 (partselect       ) [ 00000100]
icmp_ln293             (icmp             ) [ 00111110]
br_ln293               (br               ) [ 00000000]
add_ln306              (add              ) [ 00000000]
store_ln306            (store            ) [ 00000000]
add_ln308              (add              ) [ 00000000]
select_ln308           (select           ) [ 00000100]
store_ln295            (store            ) [ 00000000]
store_ln296            (store            ) [ 00000000]
icmp_ln297             (icmp             ) [ 00111110]
br_ln297               (br               ) [ 00000000]
add_ln301              (add              ) [ 00000000]
store_ln301            (store            ) [ 00000000]
add_ln303              (add              ) [ 00000000]
select_ln303           (select           ) [ 00111110]
store_ln298            (store            ) [ 00000000]
br_ln300               (br               ) [ 00111110]
zext_ln1116            (zext             ) [ 00000000]
zext_ln1118            (zext             ) [ 00000000]
shl_ln                 (bitconcatenate   ) [ 00000000]
zext_ln1118_1          (zext             ) [ 00000000]
add_ln1118             (add              ) [ 00000000]
tmp                    (partselect       ) [ 00000000]
zext_ln708_2           (zext             ) [ 00000000]
sub_ln1118             (sub              ) [ 00000000]
sext_ln1118            (sext             ) [ 00000000]
sub_ln1118_1           (sub              ) [ 00000000]
trunc_ln708_239        (partselect       ) [ 00000010]
zext_ln1118_2          (zext             ) [ 00000000]
shl_ln1118_1           (bitconcatenate   ) [ 00000000]
zext_ln1118_3          (zext             ) [ 00000000]
add_ln1118_1           (add              ) [ 00000000]
tmp_45                 (partselect       ) [ 00000010]
zext_ln708_4           (zext             ) [ 00000000]
lshr_ln708_1           (partselect       ) [ 00000000]
zext_ln708_5           (zext             ) [ 00000000]
zext_ln1118_4          (zext             ) [ 00000000]
shl_ln1118_2           (bitconcatenate   ) [ 00000000]
zext_ln1118_5          (zext             ) [ 00000000]
add_ln1118_2           (add              ) [ 00000000]
tmp_47                 (partselect       ) [ 00000010]
lshr_ln708_2           (partselect       ) [ 00000000]
zext_ln708_7           (zext             ) [ 00000000]
sub_ln1118_2           (sub              ) [ 00000000]
trunc_ln708_243        (partselect       ) [ 00000010]
tmp_48                 (partselect       ) [ 00000010]
lshr_ln708_3           (partselect       ) [ 00000000]
zext_ln708_9           (zext             ) [ 00000000]
zext_ln1118_6          (zext             ) [ 00000000]
shl_ln1118_3           (bitconcatenate   ) [ 00000000]
zext_ln1118_7          (zext             ) [ 00000000]
add_ln1118_3           (add              ) [ 00000000]
trunc_ln708_245        (partselect       ) [ 00000010]
lshr_ln708_4           (partselect       ) [ 00000010]
shl_ln1118_4           (bitconcatenate   ) [ 00000000]
zext_ln1118_9          (zext             ) [ 00000000]
sub_ln1118_3           (sub              ) [ 00000000]
trunc_ln708_246        (partselect       ) [ 00000010]
add_ln703_200          (add              ) [ 00000010]
add_ln703_203          (add              ) [ 00000000]
zext_ln703_1           (zext             ) [ 00000000]
acc_1_V                (add              ) [ 00000010]
add_ln703_213          (add              ) [ 00000010]
store_ln308            (store            ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
br_ln0                 (br               ) [ 00111110]
tmp_210                (specregionbegin  ) [ 00000000]
specresourcelimit_ln81 (specresourcelimit) [ 00000000]
empty                  (specregionend    ) [ 00000000]
zext_ln708_1           (zext             ) [ 00000000]
sext_ln708             (sext             ) [ 00000000]
zext_ln708             (zext             ) [ 00000000]
zext_ln708_3           (zext             ) [ 00000000]
zext_ln708_6           (zext             ) [ 00000000]
sext_ln708_1           (sext             ) [ 00000000]
zext_ln708_8           (zext             ) [ 00000000]
acc_4_V                (zext             ) [ 00000000]
zext_ln1118_8          (zext             ) [ 00000000]
sext_ln703_140         (sext             ) [ 00000000]
acc_9_V                (add              ) [ 00000000]
tmp_data_9_V_4         (zext             ) [ 00000000]
sext_ln703             (sext             ) [ 00000000]
acc_5_V                (add              ) [ 00000000]
acc_2_V                (add              ) [ 00000000]
tmp_data_2_V_4         (sext             ) [ 00000000]
tmp_data_1_V_4         (zext             ) [ 00000000]
acc_11_V               (add              ) [ 00000000]
tmp_data_11_V_4        (sext             ) [ 00000000]
tmp_data_0_V_4         (add              ) [ 00000000]
tmp_data_0_V_5         (zext             ) [ 00000000]
zext_ln703_4           (zext             ) [ 00000000]
acc_13_V               (add              ) [ 00000000]
acc_12_V               (add              ) [ 00000000]
tmp_data_12_V_4        (zext             ) [ 00000000]
acc_8_V                (add              ) [ 00000000]
tmp_data_8_V_4         (sext             ) [ 00000000]
acc_14_V               (add              ) [ 00000000]
tmp_data_14_V_4        (sext             ) [ 00000000]
write_ln289            (write            ) [ 00000000]
br_ln290               (br               ) [ 00000000]
storemerge_i_i         (phi              ) [ 00000010]
store_ln299            (store            ) [ 00000000]
br_ln305               (br               ) [ 00000000]
br_ln0                 (br               ) [ 01111110]
ret_ln109              (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_8_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_9_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_10_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_11_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_12_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_13_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_14_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_V_data_15_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pX_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sX_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pY_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sY_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_1_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_1_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_1_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_1_5">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_1_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_1_8">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="line_buffer_Array_V_1_0_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="line_buffer_Array_V_1_1_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_ufixed,1u>,config2>"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P.i10P"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_data_0_V_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln289_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="10" slack="0"/>
<pin id="167" dir="0" index="2" bw="10" slack="0"/>
<pin id="168" dir="0" index="3" bw="10" slack="0"/>
<pin id="169" dir="0" index="4" bw="10" slack="0"/>
<pin id="170" dir="0" index="5" bw="10" slack="0"/>
<pin id="171" dir="0" index="6" bw="10" slack="0"/>
<pin id="172" dir="0" index="7" bw="10" slack="0"/>
<pin id="173" dir="0" index="8" bw="10" slack="0"/>
<pin id="174" dir="0" index="9" bw="10" slack="0"/>
<pin id="175" dir="0" index="10" bw="10" slack="0"/>
<pin id="176" dir="0" index="11" bw="10" slack="0"/>
<pin id="177" dir="0" index="12" bw="10" slack="0"/>
<pin id="178" dir="0" index="13" bw="10" slack="0"/>
<pin id="179" dir="0" index="14" bw="10" slack="0"/>
<pin id="180" dir="0" index="15" bw="10" slack="0"/>
<pin id="181" dir="0" index="16" bw="10" slack="0"/>
<pin id="182" dir="0" index="17" bw="6" slack="0"/>
<pin id="183" dir="0" index="18" bw="8" slack="0"/>
<pin id="184" dir="0" index="19" bw="9" slack="0"/>
<pin id="185" dir="0" index="20" bw="1" slack="0"/>
<pin id="186" dir="0" index="21" bw="7" slack="0"/>
<pin id="187" dir="0" index="22" bw="10" slack="0"/>
<pin id="188" dir="0" index="23" bw="1" slack="0"/>
<pin id="189" dir="0" index="24" bw="2" slack="0"/>
<pin id="190" dir="0" index="25" bw="9" slack="0"/>
<pin id="191" dir="0" index="26" bw="8" slack="0"/>
<pin id="192" dir="0" index="27" bw="7" slack="0"/>
<pin id="193" dir="0" index="28" bw="9" slack="0"/>
<pin id="194" dir="0" index="29" bw="8" slack="0"/>
<pin id="195" dir="0" index="30" bw="10" slack="0"/>
<pin id="196" dir="0" index="31" bw="9" slack="0"/>
<pin id="197" dir="0" index="32" bw="1" slack="0"/>
<pin id="198" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln289/6 "/>
</bind>
</comp>

<comp id="220" class="1005" name="indvar_flatten_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="1"/>
<pin id="222" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="indvar_flatten_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="10" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="storemerge_i_i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2"/>
<pin id="233" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="storemerge_i_i (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="storemerge_i_i_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="2"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="2"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i_i/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="72" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="1"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="0" index="3" bw="8" slack="0"/>
<pin id="247" dir="0" index="4" bw="8" slack="0"/>
<pin id="248" dir="0" index="5" bw="8" slack="0"/>
<pin id="249" dir="0" index="6" bw="8" slack="0"/>
<pin id="250" dir="0" index="7" bw="8" slack="0"/>
<pin id="251" dir="0" index="8" bw="8" slack="0"/>
<pin id="252" dir="0" index="9" bw="8" slack="0"/>
<pin id="253" dir="1" index="10" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln78_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="0" index="1" bw="10" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln78_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="kernel_data_V_1_1_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_1_load/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="kernel_data_V_1_2_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_2_load/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="kernel_data_V_1_4_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_4_load/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="kernel_data_V_1_5_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_5_load/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="kernel_data_V_1_7_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_7_load/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="kernel_data_V_1_8_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_8_load/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="kernel_data_V_1_6_ret_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="72" slack="0"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_6_ret/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="kernel_data_V_1_3_ret_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="72" slack="0"/>
<pin id="305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_3_ret/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="kernel_data_V_1_0_ret_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="72" slack="0"/>
<pin id="309" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_0_ret/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="kernel_data_V_1_1_ret_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="72" slack="0"/>
<pin id="313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_1_ret/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln269_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="kernel_data_V_1_2_ret_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="72" slack="0"/>
<pin id="323" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_2_ret/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln269_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="kernel_data_V_1_4_ret_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="72" slack="0"/>
<pin id="333" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_4_ret/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln269_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="kernel_data_V_1_5_ret_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="72" slack="0"/>
<pin id="343" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_5_ret/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln269_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="kernel_data_V_1_7_ret_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="72" slack="0"/>
<pin id="353" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_7_ret/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln269_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="kernel_data_V_1_8_ret_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="72" slack="0"/>
<pin id="363" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_8_ret/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln269_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sX_2_load_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_2_load/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln272_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sY_2_load_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_2_load/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln272_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272_1/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="pY_2_load_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_2_load/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_170_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="31" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="0" index="3" bw="6" slack="0"/>
<pin id="400" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_170/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln272_4_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="31" slack="0"/>
<pin id="407" dir="0" index="1" bw="31" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272_4/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="pX_2_load_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_2_load/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_171_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="31" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="0" index="3" bw="6" slack="0"/>
<pin id="420" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_171/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln272_5_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="31" slack="0"/>
<pin id="427" dir="0" index="1" bw="31" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272_5/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="and_ln272_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln272/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="and_ln272_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln272_1/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="and_ln272_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln272_2/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="lshr_ln_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="0"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="0" index="3" bw="4" slack="0"/>
<pin id="454" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="lshr_ln708_s_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="0" index="3" bw="4" slack="0"/>
<pin id="464" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln708_s/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_46_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="0" index="2" bw="3" slack="0"/>
<pin id="473" dir="0" index="3" bw="4" slack="0"/>
<pin id="474" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln293_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln293/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln306_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln306/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="store_ln306_store_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln308_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln308/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln308_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="0" index="2" bw="32" slack="0"/>
<pin id="507" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln308/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln295_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln296_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln296/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln297_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln297/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln301_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln301/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln301_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln301/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln303_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln303/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="select_ln303_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="0" index="2" bw="32" slack="0"/>
<pin id="551" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln303/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln298_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln1116_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="1"/>
<pin id="563" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln1118_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="1"/>
<pin id="566" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="shl_ln_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="10" slack="0"/>
<pin id="569" dir="0" index="1" bw="8" slack="1"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln1118_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="10" slack="0"/>
<pin id="576" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln1118_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="11" slack="0"/>
<pin id="587" dir="0" index="2" bw="3" slack="0"/>
<pin id="588" dir="0" index="3" bw="5" slack="0"/>
<pin id="589" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln708_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_2/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sub_ln1118_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="10" slack="0"/>
<pin id="601" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sext_ln1118_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="11" slack="0"/>
<pin id="606" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sub_ln1118_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_1/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln708_239_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="0"/>
<pin id="616" dir="0" index="1" bw="12" slack="0"/>
<pin id="617" dir="0" index="2" bw="3" slack="0"/>
<pin id="618" dir="0" index="3" bw="5" slack="0"/>
<pin id="619" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_239/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln1118_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="1"/>
<pin id="626" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="shl_ln1118_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="1"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln1118_3_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln1118_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="0" index="1" bw="8" slack="0"/>
<pin id="641" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_1/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_45_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="0" index="1" bw="11" slack="0"/>
<pin id="647" dir="0" index="2" bw="3" slack="0"/>
<pin id="648" dir="0" index="3" bw="5" slack="0"/>
<pin id="649" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln708_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="5" slack="1"/>
<pin id="656" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_4/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="lshr_ln708_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="7" slack="0"/>
<pin id="659" dir="0" index="1" bw="8" slack="1"/>
<pin id="660" dir="0" index="2" bw="1" slack="0"/>
<pin id="661" dir="0" index="3" bw="4" slack="0"/>
<pin id="662" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln708_1/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln708_5_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="7" slack="0"/>
<pin id="668" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_5/5 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln1118_4_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="1"/>
<pin id="672" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_4/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="shl_ln1118_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="10" slack="0"/>
<pin id="675" dir="0" index="1" bw="8" slack="1"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln1118_5_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="10" slack="0"/>
<pin id="682" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_5/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln1118_2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_2/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_47_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="11" slack="0"/>
<pin id="693" dir="0" index="2" bw="3" slack="0"/>
<pin id="694" dir="0" index="3" bw="5" slack="0"/>
<pin id="695" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="lshr_ln708_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="5" slack="0"/>
<pin id="702" dir="0" index="1" bw="8" slack="1"/>
<pin id="703" dir="0" index="2" bw="3" slack="0"/>
<pin id="704" dir="0" index="3" bw="4" slack="0"/>
<pin id="705" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln708_2/5 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln708_7_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="0"/>
<pin id="711" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_7/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sub_ln1118_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="10" slack="0"/>
<pin id="716" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_2/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="trunc_ln708_243_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="0" index="1" bw="11" slack="0"/>
<pin id="722" dir="0" index="2" bw="3" slack="0"/>
<pin id="723" dir="0" index="3" bw="5" slack="0"/>
<pin id="724" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_243/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_48_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="5" slack="0"/>
<pin id="731" dir="0" index="1" bw="8" slack="1"/>
<pin id="732" dir="0" index="2" bw="3" slack="0"/>
<pin id="733" dir="0" index="3" bw="4" slack="0"/>
<pin id="734" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="lshr_ln708_3_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="7" slack="0"/>
<pin id="740" dir="0" index="1" bw="8" slack="1"/>
<pin id="741" dir="0" index="2" bw="1" slack="0"/>
<pin id="742" dir="0" index="3" bw="4" slack="0"/>
<pin id="743" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln708_3/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln708_9_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="0"/>
<pin id="749" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_9/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln1118_6_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="1"/>
<pin id="753" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_6/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="shl_ln1118_3_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="10" slack="0"/>
<pin id="756" dir="0" index="1" bw="8" slack="1"/>
<pin id="757" dir="0" index="2" bw="1" slack="0"/>
<pin id="758" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln1118_7_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="10" slack="0"/>
<pin id="763" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_7/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln1118_3_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="10" slack="0"/>
<pin id="767" dir="0" index="1" bw="8" slack="0"/>
<pin id="768" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_3/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="trunc_ln708_245_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="0" index="1" bw="11" slack="0"/>
<pin id="774" dir="0" index="2" bw="3" slack="0"/>
<pin id="775" dir="0" index="3" bw="5" slack="0"/>
<pin id="776" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_245/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="lshr_ln708_4_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="7" slack="0"/>
<pin id="783" dir="0" index="1" bw="8" slack="1"/>
<pin id="784" dir="0" index="2" bw="1" slack="0"/>
<pin id="785" dir="0" index="3" bw="4" slack="0"/>
<pin id="786" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln708_4/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="shl_ln1118_4_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="0"/>
<pin id="792" dir="0" index="1" bw="8" slack="1"/>
<pin id="793" dir="0" index="2" bw="1" slack="0"/>
<pin id="794" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln1118_9_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="10" slack="0"/>
<pin id="799" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_9/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sub_ln1118_3_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="10" slack="0"/>
<pin id="804" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_3/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="trunc_ln708_246_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="0" index="1" bw="11" slack="0"/>
<pin id="810" dir="0" index="2" bw="3" slack="0"/>
<pin id="811" dir="0" index="3" bw="5" slack="0"/>
<pin id="812" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_246/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln703_200_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="0"/>
<pin id="819" dir="0" index="1" bw="4" slack="0"/>
<pin id="820" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_200/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln703_203_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="5" slack="0"/>
<pin id="825" dir="0" index="1" bw="3" slack="0"/>
<pin id="826" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_203/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln703_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="6" slack="0"/>
<pin id="831" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="acc_1_V_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="7" slack="0"/>
<pin id="835" dir="0" index="1" bw="6" slack="0"/>
<pin id="836" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_V/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="add_ln703_213_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="5" slack="0"/>
<pin id="841" dir="0" index="1" bw="7" slack="0"/>
<pin id="842" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_213/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="store_ln308_store_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="0" index="1" bw="32" slack="0"/>
<pin id="848" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/5 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln708_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="7" slack="2"/>
<pin id="852" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_1/6 "/>
</bind>
</comp>

<comp id="853" class="1004" name="sext_ln708_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="9" slack="1"/>
<pin id="855" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/6 "/>
</bind>
</comp>

<comp id="856" class="1004" name="zext_ln708_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="7" slack="2"/>
<pin id="858" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708/6 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln708_3_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="1"/>
<pin id="861" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_3/6 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln708_6_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="1"/>
<pin id="864" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_6/6 "/>
</bind>
</comp>

<comp id="865" class="1004" name="sext_ln708_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="1"/>
<pin id="867" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/6 "/>
</bind>
</comp>

<comp id="868" class="1004" name="zext_ln708_8_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="5" slack="1"/>
<pin id="870" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_8/6 "/>
</bind>
</comp>

<comp id="871" class="1004" name="acc_4_V_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="7" slack="1"/>
<pin id="873" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="acc_4_V/6 "/>
</bind>
</comp>

<comp id="876" class="1004" name="zext_ln1118_8_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="7" slack="1"/>
<pin id="878" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_8/6 "/>
</bind>
</comp>

<comp id="879" class="1004" name="sext_ln703_140_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="1"/>
<pin id="881" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_140/6 "/>
</bind>
</comp>

<comp id="882" class="1004" name="acc_9_V_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="7" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_9_V/6 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_data_9_V_4_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_9_V_4/6 "/>
</bind>
</comp>

<comp id="893" class="1004" name="sext_ln703_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="9" slack="1"/>
<pin id="895" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/6 "/>
</bind>
</comp>

<comp id="896" class="1004" name="acc_5_V_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="9" slack="0"/>
<pin id="898" dir="0" index="1" bw="7" slack="0"/>
<pin id="899" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_5_V/6 "/>
</bind>
</comp>

<comp id="903" class="1004" name="acc_2_V_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="0"/>
<pin id="905" dir="0" index="1" bw="1" slack="0"/>
<pin id="906" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2_V/6 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_data_2_V_4_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="9" slack="0"/>
<pin id="911" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_data_2_V_4/6 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_data_1_V_4_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="1"/>
<pin id="916" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_1_V_4/6 "/>
</bind>
</comp>

<comp id="918" class="1004" name="acc_11_V_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_11_V/6 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_data_11_V_4_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="9" slack="0"/>
<pin id="926" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_data_11_V_4/6 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_data_0_V_4_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="5" slack="0"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_data_0_V_4/6 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_data_0_V_5_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="6" slack="0"/>
<pin id="937" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_0_V_5/6 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln703_4_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="1"/>
<pin id="942" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_4/6 "/>
</bind>
</comp>

<comp id="943" class="1004" name="acc_13_V_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="0"/>
<pin id="945" dir="0" index="1" bw="9" slack="0"/>
<pin id="946" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_13_V/6 "/>
</bind>
</comp>

<comp id="950" class="1004" name="acc_12_V_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="1"/>
<pin id="952" dir="0" index="1" bw="3" slack="0"/>
<pin id="953" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_12_V/6 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_data_12_V_4_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="0"/>
<pin id="957" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_12_V_4/6 "/>
</bind>
</comp>

<comp id="960" class="1004" name="acc_8_V_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="0" index="1" bw="2" slack="0"/>
<pin id="963" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_8_V/6 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp_data_8_V_4_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="9" slack="0"/>
<pin id="968" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_data_8_V_4/6 "/>
</bind>
</comp>

<comp id="971" class="1004" name="acc_14_V_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="7" slack="0"/>
<pin id="973" dir="0" index="1" bw="8" slack="0"/>
<pin id="974" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_14_V/6 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_data_14_V_4_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="9" slack="0"/>
<pin id="979" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_data_14_V_4/6 "/>
</bind>
</comp>

<comp id="982" class="1004" name="store_ln299_store_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="0"/>
<pin id="984" dir="0" index="1" bw="32" slack="0"/>
<pin id="985" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/6 "/>
</bind>
</comp>

<comp id="988" class="1005" name="icmp_ln78_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="3"/>
<pin id="990" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="992" class="1005" name="add_ln78_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="10" slack="0"/>
<pin id="994" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln78 "/>
</bind>
</comp>

<comp id="997" class="1005" name="tmp_data_0_V_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="1"/>
<pin id="999" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="1002" class="1005" name="kernel_data_V_1_6_ret_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="1"/>
<pin id="1004" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_6_ret "/>
</bind>
</comp>

<comp id="1008" class="1005" name="kernel_data_V_1_3_ret_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="8" slack="1"/>
<pin id="1010" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_3_ret "/>
</bind>
</comp>

<comp id="1014" class="1005" name="kernel_data_V_1_1_ret_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="1"/>
<pin id="1016" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_1_ret "/>
</bind>
</comp>

<comp id="1021" class="1005" name="kernel_data_V_1_5_ret_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="8" slack="1"/>
<pin id="1023" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_5_ret "/>
</bind>
</comp>

<comp id="1029" class="1005" name="kernel_data_V_1_7_ret_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="1"/>
<pin id="1031" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_7_ret "/>
</bind>
</comp>

<comp id="1035" class="1005" name="kernel_data_V_1_8_ret_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="1"/>
<pin id="1037" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_8_ret "/>
</bind>
</comp>

<comp id="1041" class="1005" name="and_ln272_2_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="1"/>
<pin id="1043" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln272_2 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="lshr_ln_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="7" slack="2"/>
<pin id="1047" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1050" class="1005" name="lshr_ln708_s_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="7" slack="2"/>
<pin id="1052" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln708_s "/>
</bind>
</comp>

<comp id="1055" class="1005" name="tmp_46_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="5" slack="1"/>
<pin id="1057" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="icmp_ln293_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="1"/>
<pin id="1062" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln293 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="select_ln308_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln308 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="icmp_ln297_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="1"/>
<pin id="1071" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln297 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="select_ln303_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="2"/>
<pin id="1075" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln303 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="trunc_ln708_239_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="9" slack="1"/>
<pin id="1080" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_239 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="tmp_45_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="8" slack="1"/>
<pin id="1085" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="tmp_47_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="1"/>
<pin id="1090" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="trunc_ln708_243_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="8" slack="1"/>
<pin id="1095" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_243 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="tmp_48_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="5" slack="1"/>
<pin id="1100" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="trunc_ln708_245_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="1"/>
<pin id="1105" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_245 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="lshr_ln708_4_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="7" slack="1"/>
<pin id="1110" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln708_4 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="trunc_ln708_246_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="1"/>
<pin id="1116" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_246 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="add_ln703_200_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="9" slack="1"/>
<pin id="1121" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_200 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="acc_1_V_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="1"/>
<pin id="1126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_V "/>
</bind>
</comp>

<comp id="1129" class="1005" name="add_ln703_213_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="8" slack="1"/>
<pin id="1131" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_213 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="162"><net_src comp="76" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="199"><net_src comp="154" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="164" pin=5"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="164" pin=6"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="164" pin=7"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="164" pin=8"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="164" pin=9"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="164" pin=10"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="164" pin=11"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="164" pin=12"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="164" pin=13"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="164" pin=14"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="164" pin=15"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="164" pin=16"/></net>

<net id="216"><net_src comp="70" pin="0"/><net_sink comp="164" pin=20"/></net>

<net id="217"><net_src comp="70" pin="0"/><net_sink comp="164" pin=23"/></net>

<net id="218"><net_src comp="156" pin="0"/><net_sink comp="164" pin=24"/></net>

<net id="219"><net_src comp="70" pin="0"/><net_sink comp="164" pin=32"/></net>

<net id="223"><net_src comp="70" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="254"><net_src comp="102" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="255"><net_src comp="54" pin="0"/><net_sink comp="242" pin=8"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="242" pin=9"/></net>

<net id="261"><net_src comp="224" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="72" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="224" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="74" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="242" pin=3"/></net>

<net id="282"><net_src comp="46" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="242" pin=5"/></net>

<net id="292"><net_src comp="50" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="242" pin=6"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="242" pin=7"/></net>

<net id="302"><net_src comp="242" pin="10"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="242" pin="10"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="242" pin="10"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="242" pin="10"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="42" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="242" pin="10"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="44" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="242" pin="10"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="242" pin="10"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="242" pin="10"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="242" pin="10"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="52" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="36" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="66" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="40" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="66" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="104" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="96" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="106" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="409"><net_src comp="395" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="108" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="34" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="104" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="96" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="106" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="429"><net_src comp="415" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="108" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="375" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="385" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="405" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="425" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="431" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="110" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="307" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="96" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="112" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="465"><net_src comp="110" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="321" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="96" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="112" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="475"><net_src comp="114" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="331" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="116" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="112" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="483"><net_src comp="411" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="118" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="411" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="96" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="34" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="371" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="96" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="375" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="66" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="497" pin="2"/><net_sink comp="503" pin=2"/></net>

<net id="515"><net_src comp="62" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="34" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="62" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="36" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="391" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="118" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="391" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="96" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="38" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="381" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="96" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="552"><net_src comp="385" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="66" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="541" pin="2"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="62" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="38" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="572"><net_src comp="120" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="122" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="577"><net_src comp="567" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="564" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="590"><net_src comp="124" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="578" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="116" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="126" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="597"><net_src comp="584" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="128" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="574" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="561" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="620"><net_src comp="130" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="608" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="116" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="132" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="632"><net_src comp="120" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="122" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="637"><net_src comp="627" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="634" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="624" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="650"><net_src comp="124" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="638" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="116" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="653"><net_src comp="126" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="663"><net_src comp="110" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="96" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="665"><net_src comp="112" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="669"><net_src comp="657" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="678"><net_src comp="120" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="122" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="683"><net_src comp="673" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="680" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="670" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="696"><net_src comp="124" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="684" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="116" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="126" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="706"><net_src comp="114" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="116" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="708"><net_src comp="112" pin="0"/><net_sink comp="700" pin=3"/></net>

<net id="712"><net_src comp="700" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="128" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="680" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="725"><net_src comp="124" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="713" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="116" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="728"><net_src comp="126" pin="0"/><net_sink comp="719" pin=3"/></net>

<net id="735"><net_src comp="114" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="116" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="737"><net_src comp="112" pin="0"/><net_sink comp="729" pin=3"/></net>

<net id="744"><net_src comp="110" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="96" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="746"><net_src comp="112" pin="0"/><net_sink comp="738" pin=3"/></net>

<net id="750"><net_src comp="738" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="759"><net_src comp="120" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="122" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="764"><net_src comp="754" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="761" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="751" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="777"><net_src comp="124" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="765" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="116" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="780"><net_src comp="126" pin="0"/><net_sink comp="771" pin=3"/></net>

<net id="787"><net_src comp="110" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="96" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="789"><net_src comp="112" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="795"><net_src comp="120" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="122" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="800"><net_src comp="790" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="805"><net_src comp="128" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="797" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="813"><net_src comp="124" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="801" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="116" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="816"><net_src comp="126" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="821"><net_src comp="594" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="134" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="654" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="136" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="832"><net_src comp="823" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="666" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="829" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="709" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="747" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="36" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="874"><net_src comp="871" pin="1"/><net_sink comp="164" pin=21"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="164" pin=27"/></net>

<net id="886"><net_src comp="850" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="144" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="891"><net_src comp="882" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="164" pin=26"/></net>

<net id="900"><net_src comp="893" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="856" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="902"><net_src comp="896" pin="2"/><net_sink comp="164" pin=22"/></net>

<net id="907"><net_src comp="859" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="146" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="912"><net_src comp="903" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="164" pin=19"/></net>

<net id="917"><net_src comp="914" pin="1"/><net_sink comp="164" pin=18"/></net>

<net id="922"><net_src comp="862" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="146" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="927"><net_src comp="918" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="164" pin=28"/></net>

<net id="933"><net_src comp="868" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="148" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="938"><net_src comp="929" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="164" pin=17"/></net>

<net id="947"><net_src comp="940" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="853" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="949"><net_src comp="943" pin="2"/><net_sink comp="164" pin=30"/></net>

<net id="954"><net_src comp="150" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="958"><net_src comp="950" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="164" pin=29"/></net>

<net id="964"><net_src comp="879" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="152" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="960" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="164" pin=25"/></net>

<net id="975"><net_src comp="876" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="865" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="971" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="164" pin=31"/></net>

<net id="986"><net_src comp="235" pin="4"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="40" pin="0"/><net_sink comp="982" pin=1"/></net>

<net id="991"><net_src comp="257" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="263" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1000"><net_src comp="158" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="1005"><net_src comp="299" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1011"><net_src comp="303" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1017"><net_src comp="311" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1020"><net_src comp="1014" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1024"><net_src comp="341" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1027"><net_src comp="1021" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1028"><net_src comp="1021" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1032"><net_src comp="351" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1038"><net_src comp="361" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1044"><net_src comp="443" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="449" pin="4"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1053"><net_src comp="459" pin="4"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1058"><net_src comp="469" pin="4"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1063"><net_src comp="479" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1067"><net_src comp="503" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1072"><net_src comp="523" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1076"><net_src comp="547" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1081"><net_src comp="614" pin="4"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1086"><net_src comp="644" pin="4"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1091"><net_src comp="690" pin="4"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1096"><net_src comp="719" pin="4"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1101"><net_src comp="729" pin="4"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1106"><net_src comp="771" pin="4"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1111"><net_src comp="781" pin="4"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1117"><net_src comp="807" pin="4"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1122"><net_src comp="817" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1127"><net_src comp="833" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1132"><net_src comp="839" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="940" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_data_V | {}
	Port: res_V_data_0_V | {6 }
	Port: res_V_data_1_V | {6 }
	Port: res_V_data_2_V | {6 }
	Port: res_V_data_3_V | {6 }
	Port: res_V_data_4_V | {6 }
	Port: res_V_data_5_V | {6 }
	Port: res_V_data_6_V | {6 }
	Port: res_V_data_7_V | {6 }
	Port: res_V_data_8_V | {6 }
	Port: res_V_data_9_V | {6 }
	Port: res_V_data_10_V | {6 }
	Port: res_V_data_11_V | {6 }
	Port: res_V_data_12_V | {6 }
	Port: res_V_data_13_V | {6 }
	Port: res_V_data_14_V | {6 }
	Port: res_V_data_15_V | {6 }
	Port: pX_2 | {4 }
	Port: sX_2 | {4 5 }
	Port: pY_2 | {4 }
	Port: sY_2 | {6 }
	Port: kernel_data_V_1_1 | {4 }
	Port: kernel_data_V_1_2 | {4 }
	Port: kernel_data_V_1_4 | {4 }
	Port: kernel_data_V_1_5 | {4 }
	Port: kernel_data_V_1_7 | {4 }
	Port: kernel_data_V_1_8 | {4 }
	Port: line_buffer_Array_V_1_0_0 | {4 }
	Port: line_buffer_Array_V_1_1_0 | {4 }
 - Input state : 
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : data_V_data_V | {3 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : pX_2 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : sX_2 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : pY_2 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : sY_2 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : kernel_data_V_1_1 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : kernel_data_V_1_2 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : kernel_data_V_1_4 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : kernel_data_V_1_5 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : kernel_data_V_1_7 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : kernel_data_V_1_8 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : line_buffer_Array_V_1_0_0 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : line_buffer_Array_V_1_1_0 | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln78 : 1
		add_ln78 : 1
		br_ln78 : 2
	State 3
	State 4
		empty_224 : 1
		call_ret : 1
		kernel_data_V_1_6_ret : 2
		kernel_data_V_1_3_ret : 2
		kernel_data_V_1_0_ret : 2
		kernel_data_V_1_1_ret : 2
		store_ln269 : 3
		kernel_data_V_1_2_ret : 2
		store_ln269 : 3
		kernel_data_V_1_4_ret : 2
		store_ln269 : 3
		kernel_data_V_1_5_ret : 2
		store_ln269 : 3
		kernel_data_V_1_7_ret : 2
		store_ln269 : 3
		kernel_data_V_1_8_ret : 2
		store_ln269 : 3
		icmp_ln272 : 1
		icmp_ln272_1 : 1
		tmp_170 : 1
		icmp_ln272_4 : 2
		tmp_171 : 1
		icmp_ln272_5 : 2
		and_ln272 : 2
		and_ln272_1 : 3
		and_ln272_2 : 3
		br_ln272 : 3
		lshr_ln : 3
		lshr_ln708_s : 3
		tmp_46 : 3
		icmp_ln293 : 1
		br_ln293 : 2
		add_ln306 : 1
		store_ln306 : 2
		add_ln308 : 1
		select_ln308 : 2
		icmp_ln297 : 1
		br_ln297 : 2
		add_ln301 : 1
		store_ln301 : 2
		add_ln303 : 1
		select_ln303 : 2
	State 5
		zext_ln1118_1 : 1
		add_ln1118 : 2
		tmp : 3
		zext_ln708_2 : 4
		sub_ln1118 : 2
		sext_ln1118 : 3
		sub_ln1118_1 : 4
		trunc_ln708_239 : 5
		zext_ln1118_3 : 1
		add_ln1118_1 : 2
		tmp_45 : 3
		zext_ln708_5 : 1
		zext_ln1118_5 : 1
		add_ln1118_2 : 2
		tmp_47 : 3
		zext_ln708_7 : 1
		sub_ln1118_2 : 2
		trunc_ln708_243 : 3
		zext_ln708_9 : 1
		zext_ln1118_7 : 1
		add_ln1118_3 : 2
		trunc_ln708_245 : 3
		zext_ln1118_9 : 1
		sub_ln1118_3 : 2
		trunc_ln708_246 : 3
		add_ln703_200 : 5
		add_ln703_203 : 1
		zext_ln703_1 : 2
		acc_1_V : 3
		add_ln703_213 : 2
	State 6
		empty : 1
		acc_9_V : 1
		tmp_data_9_V_4 : 2
		acc_5_V : 1
		acc_2_V : 1
		tmp_data_2_V_4 : 2
		acc_11_V : 1
		tmp_data_11_V_4 : 2
		tmp_data_0_V_4 : 1
		tmp_data_0_V_5 : 2
		acc_13_V : 1
		tmp_data_12_V_4 : 1
		acc_8_V : 1
		tmp_data_8_V_4 : 2
		acc_14_V : 1
		tmp_data_14_V_4 : 2
		write_ln289 : 3
		store_ln299 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|
| Operation|                         Functional Unit                        |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                         add_ln78_fu_263                        |    0    |    14   |
|          |                        add_ln306_fu_485                        |    0    |    39   |
|          |                        add_ln308_fu_497                        |    0    |    39   |
|          |                        add_ln301_fu_529                        |    0    |    39   |
|          |                        add_ln303_fu_541                        |    0    |    39   |
|          |                        add_ln1118_fu_578                       |    0    |    14   |
|          |                       add_ln1118_1_fu_638                      |    0    |    14   |
|          |                       add_ln1118_2_fu_684                      |    0    |    14   |
|          |                       add_ln1118_3_fu_765                      |    0    |    14   |
|          |                      add_ln703_200_fu_817                      |    0    |    15   |
|    add   |                      add_ln703_203_fu_823                      |    0    |    15   |
|          |                         acc_1_V_fu_833                         |    0    |    15   |
|          |                      add_ln703_213_fu_839                      |    0    |    15   |
|          |                         acc_9_V_fu_882                         |    0    |    15   |
|          |                         acc_5_V_fu_896                         |    0    |    15   |
|          |                         acc_2_V_fu_903                         |    0    |    15   |
|          |                         acc_11_V_fu_918                        |    0    |    15   |
|          |                      tmp_data_0_V_4_fu_929                     |    0    |    15   |
|          |                         acc_13_V_fu_943                        |    0    |    15   |
|          |                         acc_12_V_fu_950                        |    0    |    15   |
|          |                         acc_8_V_fu_960                         |    0    |    15   |
|          |                         acc_14_V_fu_971                        |    0    |    15   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                        icmp_ln78_fu_257                        |    0    |    13   |
|          |                        icmp_ln272_fu_375                       |    0    |    18   |
|          |                       icmp_ln272_1_fu_385                      |    0    |    18   |
|   icmp   |                       icmp_ln272_4_fu_405                      |    0    |    18   |
|          |                       icmp_ln272_5_fu_425                      |    0    |    18   |
|          |                        icmp_ln293_fu_479                       |    0    |    18   |
|          |                        icmp_ln297_fu_523                       |    0    |    18   |
|----------|----------------------------------------------------------------|---------|---------|
|  select  |                       select_ln308_fu_503                      |    0    |    32   |
|          |                       select_ln303_fu_547                      |    0    |    32   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                        sub_ln1118_fu_598                       |    0    |    14   |
|    sub   |                       sub_ln1118_1_fu_608                      |    0    |    13   |
|          |                       sub_ln1118_2_fu_713                      |    0    |    14   |
|          |                       sub_ln1118_3_fu_801                      |    0    |    14   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                        and_ln272_fu_431                        |    0    |    2    |
|    and   |                       and_ln272_1_fu_437                       |    0    |    2    |
|          |                       and_ln272_2_fu_443                       |    0    |    2    |
|----------|----------------------------------------------------------------|---------|---------|
|   read   |                    tmp_data_0_V_read_fu_158                    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   write  |                    write_ln289_write_fu_164                    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   call   | call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_242 |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|          |                  kernel_data_V_1_6_ret_fu_299                  |    0    |    0    |
|          |                  kernel_data_V_1_3_ret_fu_303                  |    0    |    0    |
|          |                  kernel_data_V_1_0_ret_fu_307                  |    0    |    0    |
|          |                  kernel_data_V_1_1_ret_fu_311                  |    0    |    0    |
|extractvalue|                  kernel_data_V_1_2_ret_fu_321                  |    0    |    0    |
|          |                  kernel_data_V_1_4_ret_fu_331                  |    0    |    0    |
|          |                  kernel_data_V_1_5_ret_fu_341                  |    0    |    0    |
|          |                  kernel_data_V_1_7_ret_fu_351                  |    0    |    0    |
|          |                  kernel_data_V_1_8_ret_fu_361                  |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|          |                         tmp_170_fu_395                         |    0    |    0    |
|          |                         tmp_171_fu_415                         |    0    |    0    |
|          |                         lshr_ln_fu_449                         |    0    |    0    |
|          |                       lshr_ln708_s_fu_459                      |    0    |    0    |
|          |                          tmp_46_fu_469                         |    0    |    0    |
|          |                           tmp_fu_584                           |    0    |    0    |
|          |                     trunc_ln708_239_fu_614                     |    0    |    0    |
|          |                          tmp_45_fu_644                         |    0    |    0    |
|partselect|                       lshr_ln708_1_fu_657                      |    0    |    0    |
|          |                          tmp_47_fu_690                         |    0    |    0    |
|          |                       lshr_ln708_2_fu_700                      |    0    |    0    |
|          |                     trunc_ln708_243_fu_719                     |    0    |    0    |
|          |                          tmp_48_fu_729                         |    0    |    0    |
|          |                       lshr_ln708_3_fu_738                      |    0    |    0    |
|          |                     trunc_ln708_245_fu_771                     |    0    |    0    |
|          |                       lshr_ln708_4_fu_781                      |    0    |    0    |
|          |                     trunc_ln708_246_fu_807                     |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|          |                       zext_ln1116_fu_561                       |    0    |    0    |
|          |                       zext_ln1118_fu_564                       |    0    |    0    |
|          |                      zext_ln1118_1_fu_574                      |    0    |    0    |
|          |                       zext_ln708_2_fu_594                      |    0    |    0    |
|          |                      zext_ln1118_2_fu_624                      |    0    |    0    |
|          |                      zext_ln1118_3_fu_634                      |    0    |    0    |
|          |                       zext_ln708_4_fu_654                      |    0    |    0    |
|          |                       zext_ln708_5_fu_666                      |    0    |    0    |
|          |                      zext_ln1118_4_fu_670                      |    0    |    0    |
|          |                      zext_ln1118_5_fu_680                      |    0    |    0    |
|          |                       zext_ln708_7_fu_709                      |    0    |    0    |
|          |                       zext_ln708_9_fu_747                      |    0    |    0    |
|          |                      zext_ln1118_6_fu_751                      |    0    |    0    |
|   zext   |                      zext_ln1118_7_fu_761                      |    0    |    0    |
|          |                      zext_ln1118_9_fu_797                      |    0    |    0    |
|          |                       zext_ln703_1_fu_829                      |    0    |    0    |
|          |                       zext_ln708_1_fu_850                      |    0    |    0    |
|          |                        zext_ln708_fu_856                       |    0    |    0    |
|          |                       zext_ln708_3_fu_859                      |    0    |    0    |
|          |                       zext_ln708_6_fu_862                      |    0    |    0    |
|          |                       zext_ln708_8_fu_868                      |    0    |    0    |
|          |                         acc_4_V_fu_871                         |    0    |    0    |
|          |                      zext_ln1118_8_fu_876                      |    0    |    0    |
|          |                      tmp_data_9_V_4_fu_888                     |    0    |    0    |
|          |                      tmp_data_1_V_4_fu_914                     |    0    |    0    |
|          |                      tmp_data_0_V_5_fu_935                     |    0    |    0    |
|          |                       zext_ln703_4_fu_940                      |    0    |    0    |
|          |                     tmp_data_12_V_4_fu_955                     |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|          |                          shl_ln_fu_567                         |    0    |    0    |
|          |                       shl_ln1118_1_fu_627                      |    0    |    0    |
|bitconcatenate|                       shl_ln1118_2_fu_673                      |    0    |    0    |
|          |                       shl_ln1118_3_fu_754                      |    0    |    0    |
|          |                       shl_ln1118_4_fu_790                      |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|          |                       sext_ln1118_fu_604                       |    0    |    0    |
|          |                        sext_ln708_fu_853                       |    0    |    0    |
|          |                       sext_ln708_1_fu_865                      |    0    |    0    |
|          |                      sext_ln703_140_fu_879                     |    0    |    0    |
|   sext   |                        sext_ln703_fu_893                       |    0    |    0    |
|          |                      tmp_data_2_V_4_fu_909                     |    0    |    0    |
|          |                     tmp_data_11_V_4_fu_924                     |    0    |    0    |
|          |                      tmp_data_8_V_4_fu_966                     |    0    |    0    |
|          |                     tmp_data_14_V_4_fu_977                     |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   Total  |                                                                |    0    |   667   |
|----------|----------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       acc_1_V_reg_1124       |    8   |
|    add_ln703_200_reg_1119    |    9   |
|    add_ln703_213_reg_1129    |    8   |
|       add_ln78_reg_992       |   10   |
|     and_ln272_2_reg_1041     |    1   |
|      icmp_ln293_reg_1060     |    1   |
|      icmp_ln297_reg_1069     |    1   |
|       icmp_ln78_reg_988      |    1   |
|    indvar_flatten_reg_220    |   10   |
|kernel_data_V_1_1_ret_reg_1014|    8   |
|kernel_data_V_1_3_ret_reg_1008|    8   |
|kernel_data_V_1_5_ret_reg_1021|    8   |
|kernel_data_V_1_6_ret_reg_1002|    8   |
|kernel_data_V_1_7_ret_reg_1029|    8   |
|kernel_data_V_1_8_ret_reg_1035|    8   |
|     lshr_ln708_4_reg_1108    |    7   |
|     lshr_ln708_s_reg_1050    |    7   |
|       lshr_ln_reg_1045       |    7   |
|     select_ln303_reg_1073    |   32   |
|     select_ln308_reg_1064    |   32   |
|    storemerge_i_i_reg_231    |   32   |
|        tmp_45_reg_1083       |    8   |
|        tmp_46_reg_1055       |    5   |
|        tmp_47_reg_1088       |    8   |
|        tmp_48_reg_1098       |    5   |
|     tmp_data_0_V_reg_997     |    8   |
|   trunc_ln708_239_reg_1078   |    9   |
|   trunc_ln708_243_reg_1093   |    8   |
|   trunc_ln708_245_reg_1103   |    8   |
|   trunc_ln708_246_reg_1114   |    8   |
+------------------------------+--------+
|             Total            |   281  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   667  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   281  |    -   |
+-----------+--------+--------+
|   Total   |   281  |   667  |
+-----------+--------+--------+
