[*]
[*] GTKWave Analyzer v3.4.0 (w)1999-2022 BSI
[*] Mon Dec 18 15:08:54 2023
[*]
[dumpfile] "/home/kburpee/olin-cafe-f23/components/rv32_simulator.fst"
[dumpfile_mtime] "Mon Dec 18 15:06:43 2023"
[dumpfile_size] 4008
[savefile] "/home/kburpee/olin-cafe-f23/components/tests/rv32.gtkw"
[timestart] 108860
[size] 1730 742
[pos] -1 -1
*-13.390253 50350 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] rv32_simulator.
[treeopen] rv32_simulator.CORE.
[sst_width] 297
[signals_width] 446
[sst_expanded] 1
[sst_vpaned_height] 270
@28
rv32_simulator.CORE.clk
rv32_simulator.CORE.ena
rv32_simulator.CORE.rst
@29
rv32_simulator.CORE.state[2:0]
@200
-PC and Current Instruction
@28
rv32_simulator.CORE.PC_ena
@22
rv32_simulator.CORE.PC[31:0]
rv32_simulator.CORE.IR[31:0]
@c04022
^>1 /home/kburpee/olin-cafe-f23/tools/gtkwave_filter.py
rv32_simulator.CORE.IR[31:0]
@28
(0)rv32_simulator.CORE.IR[31:0]
(1)rv32_simulator.CORE.IR[31:0]
(2)rv32_simulator.CORE.IR[31:0]
(3)rv32_simulator.CORE.IR[31:0]
(4)rv32_simulator.CORE.IR[31:0]
(5)rv32_simulator.CORE.IR[31:0]
(6)rv32_simulator.CORE.IR[31:0]
(7)rv32_simulator.CORE.IR[31:0]
(8)rv32_simulator.CORE.IR[31:0]
(9)rv32_simulator.CORE.IR[31:0]
(10)rv32_simulator.CORE.IR[31:0]
(11)rv32_simulator.CORE.IR[31:0]
(12)rv32_simulator.CORE.IR[31:0]
(13)rv32_simulator.CORE.IR[31:0]
(14)rv32_simulator.CORE.IR[31:0]
(15)rv32_simulator.CORE.IR[31:0]
(16)rv32_simulator.CORE.IR[31:0]
(17)rv32_simulator.CORE.IR[31:0]
(18)rv32_simulator.CORE.IR[31:0]
(19)rv32_simulator.CORE.IR[31:0]
(20)rv32_simulator.CORE.IR[31:0]
(21)rv32_simulator.CORE.IR[31:0]
(22)rv32_simulator.CORE.IR[31:0]
(23)rv32_simulator.CORE.IR[31:0]
(24)rv32_simulator.CORE.IR[31:0]
(25)rv32_simulator.CORE.IR[31:0]
(26)rv32_simulator.CORE.IR[31:0]
(27)rv32_simulator.CORE.IR[31:0]
(28)rv32_simulator.CORE.IR[31:0]
(29)rv32_simulator.CORE.IR[31:0]
(30)rv32_simulator.CORE.IR[31:0]
(31)rv32_simulator.CORE.IR[31:0]
@1401200
-group_end
@200
-Memory Interface
@28
rv32_simulator.CORE.mem_access[1:0]
@22
rv32_simulator.CORE.mem_addr[31:0]
rv32_simulator.CORE.mem_rd_data[31:0]
rv32_simulator.CORE.mem_wr_data[31:0]
@28
rv32_simulator.CORE.mem_wr_ena
@200
-Decode Logic
@28
rv32_simulator.CORE.op[6:0]
@200
-ALU Signals
@22
rv32_simulator.CORE.alu_control[3:0]
rv32_simulator.CORE.alu_result[31:0]
rv32_simulator.CORE.alu_last[31:0]
@28
rv32_simulator.CORE.alu_src_a[1:0]
rv32_simulator.CORE.alu_src_b[1:0]
@24
rv32_simulator.CORE.src_a[31:0]
rv32_simulator.CORE.src_b[31:0]
@200
-Register File
@22
rv32_simulator.CORE.REGISTER_FILE.wr_enas[31:0]
rv32_simulator.CORE.REGISTER_FILE.wr_addr[4:0]
rv32_simulator.CORE.REGISTER_FILE.wr_data[31:0]
@28
rv32_simulator.CORE.REGISTER_FILE.wr_ena
@22
rv32_simulator.CORE.REGISTER_FILE.x01[31:0]
rv32_simulator.CORE.REGISTER_FILE.x02[31:0]
rv32_simulator.CORE.REGISTER_FILE.x03[31:0]
[pattern_trace] 1
[pattern_trace] 0
