// Seed: 212257193
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wire id_3,
    input wire id_4,
    output wor id_5,
    output wand id_6,
    input supply0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input tri id_12,
    output tri id_13,
    output uwire id_14,
    input uwire id_15,
    output wire id_16,
    output supply1 id_17,
    input supply1 id_18,
    output wand id_19,
    input tri id_20,
    input tri1 id_21,
    input supply1 id_22,
    input tri1 id_23,
    input wire id_24
);
  wire id_26;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd63
) (
    input supply0 _id_0
    , id_5,
    output wor id_1,
    input wire id_2,
    input wand id_3
    , id_6
);
  assign id_5[1&&1] = id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_2,
      id_3,
      id_1,
      id_1,
      id_2,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_3,
      id_1,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2
  );
  assign id_6 = id_5;
  wire [~  1  ?  id_0 : id_0 : 1] id_7;
  assign id_5 = id_6;
endmodule
