================================================================================ 
Commit: a89d1897bd3cca80fd144d25d358c0da53bae652 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:20:59 2022 +0530 
-------------------------------------------------------------------------------- 
Removed redundant files.
Updated files with ADL N support.

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Binaries/Microcode/m_01_b06e0_00000002.pdb
AlderLakeBoardPkg/Binaries/Microcode/m_80_906a3_00000417.pdb
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Protocol/MeFirmwareUpdate.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 104d6a65c4084c0f28f3ee62c610ccebbb183a6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:15:09 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADL  P/M/N GOP 1047.

Hsd-es-id: N/A
Original commit date: Fri Feb 4 12:59:58 2022 +0530
Change-Id: If0d240726ac1735243a0dede3bbff73f926c1bf7
Original commit hash: 2b527bb6d1eda35edcbae34b13fc3ec3e5a49c28

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: abca38e57c3d5d19f361c52a42211432b7867e03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:15:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] BIOS always read constant value from EC through port 62

Check GPE0 BIT14 for lid status change.
Only query EC while the status got changed, otherwise return saved PCD.
This BIOS change needs EC to support wake# virtual wire from index4 based on lid status.

Hsd-es-id: 16015744402
Original commit date: Thu Feb 3 12:54:02 2022 +0530
Change-Id: I20fbef00f63bf61419b26172ceae1d5437b628a9
Original commit hash: bfe3ccb45385fd18b0f19992abe35b9bb0f305f6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/GopPolicyInitDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: c6af7163b6443a429bc3d660c7c21a686b2cdda2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:15:03 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] Fix KW reported issues for CPU

Hsd-es-id: 16015739826
Original commit date: Thu Feb 3 20:18:06 2022 +0530
Change-Id: I6b380cde3b5a54f764268e5dfb4b8230f5b2527b
Original commit hash: 9b48eceaa0ea8479cf7eaadf108daa35c7272a05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuSpecificFeaturesLib/PeiCpuSpecificFeatures.c

================================================================================ 
Commit: ef790f62c9a38d90106654f6e09855d3c6d7443d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:15:00 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3064_01

Hsd-es-id: N/A
Original commit date: Thu Feb 3 09:11:50 2022 -0800
Change-Id: I8193a91766d7b14062d38973b64db910f7513f51
Original commit hash: 751ff25d38fe6c39c1962dd8b47bb9e7450a840d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 83227862a114dca91ff75acc5fd907dd1485b12f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:58 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3064_00

Hsd-es-id: N/A
Original commit date: Thu Feb 3 08:48:57 2022 -0800
Change-Id: I7f03c4cfc8dfa94abe22bea9f3121af9f1d297ce
Original commit hash: bf7de9e95e4a76aa513e009edd902112d9d13028

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a4a7288cd8cf4775be9a4096e9b91449afd3f495 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:56 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Feb 3 07:39:26 2022 -0800
Change-Id: I17c78072436fee6cee8b28632b201ba995053341
Original commit hash: 296f4514f6d24384214a91b76c81523ef8f55438

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4cbbb62677ea081d76a16fa8e17dd9fe0e72f44c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for L0/R0 Production patchID 0x00000417

Hsd-es-id: N/A
Original commit date: Thu Feb 3 13:34:43 2022 +0530
Change-Id: Id0d9021b3bcaf80738b18141d16c550c032d62f7
Original commit hash: dcf1943268b1b3110bcc0701ad4425080e48f585

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Binaries/Microcode/m_80_906a3_00000417.pdb
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: afee3b7ddd48323901134410249810ddbf9f3c9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:49 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3063_01

Hsd-es-id: N/A
Original commit date: Wed Feb 2 09:11:10 2022 -0800
Change-Id: I42aeb1f698f50384249090beb28f9bd7ba4cfe29
Original commit hash: 566f131c32088dc676a20ec8d99890c85443bd86

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6467450a77335878a116d8fd53f2233020cfea8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3063_00

Hsd-es-id: N/A
Original commit date: Wed Feb 2 08:48:59 2022 -0800
Change-Id: I96b3d276e6dc48cb7a2e1e83c0608e61faf2d836
Original commit hash: b68fa6c59d28e878baac220f1c765461d57aeb25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d8f8e066ea5cd48d923ced0eaaf6707298de434d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Adding MeExtMeasurement driver for ADLN.

CSME Extended Measured boot feature is POR for ADLN

Hsd-es-id: 16015680647
Original commit date: Tue Feb 1 14:47:36 2022 +0530
Change-Id: Ic09e9b53d78902cad063bf5ed1b7149bad68206a
Original commit hash: c6acde1a9b7e495324cf0d5774ac7c93cfc06a17

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f82ae107f08e31d55d3b9be21bf45a9319a9c958 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:35 2022 +0530 
-------------------------------------------------------------------------------- 
[E3 Server] Follow SMBus 3.0 industry spec to fix SMBDAT low timeout issue.

Mehlow had an RCR to follow SMBus 3.0 industry spec,
This fix will resolve SMBDAT low timeout (customer issue)

Hsd-es-id: 16015668893
Original commit date: Tue Jan 25 20:36:55 2022 +0530
Change-Id: I8a9a989601a23ea4858bc22288bdc4eac3ddc94b
Original commit hash: ff16070529b43c59bc34517a10fa9b6b066432b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf

================================================================================ 
Commit: 42c719e1152a3f275ce184ad0d774ef55eccaafb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:33 2022 +0530 
-------------------------------------------------------------------------------- 
[E3_Server] Initial RAS Codebase Porting for Catlow

- Porting all the pkgs from Tatlow codebase
- Need to add NVS variable WheaSci in SystemAgent IP
- ASL Implementation need to

Hsd-es-id: 16015687876
Original commit date: Thu Jan 27 22:22:37 2022 +0530
Change-Id: Ief678ee4a616600e749c048d94791b0dbff32a99
Original commit hash: da634c4f7c2869b101f60847797450236bdcf331

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: cf569000e2b1114f280a41cc045a1f66e6f73b06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:28 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Feb 1 19:18:37 2022 -0800
Change-Id: Ib27cc882f8ae1a210f5161cf98ee52fc31bdd3d6
Original commit hash: 16f2a359dd3093ff8d2efab24d9cabc5870e9fb5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3c5be8f25ddd91baf318da16c4046a8693ff0828 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:26 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.114

(cherry picked from commit 4193e8b1251070c4d6fd5bb9e3b778232a81be75)

Tue Feb 1 21:02:02 2022 +0000
Original commit date: Tue Feb 1 21:02:02 2022 +0000
Original commit hash: c5833b43e29656df57195e0409f7cb4ed03372cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d8b4430930c1cca70531a41b25bf64e20a871faa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:23 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Enable IBECC: Range 0 in mode 2 for all ADL SKUs.

[Issue Description]
 The In-Band ECC in operation mode 2 bug was fixed.
 Need to enable it for all SKUs.

[Resolution]
 Enable Range 0 in mode 2 for all ADL SKUs.

[Impacted Area]
 ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  MC [x] Phy [] Both []

Hsd-es-id: 16015717225
Original commit date: Wed Feb 2 01:04:33 2022 +0530
Change-Id: Idf44e3e6abbd5db3bf26ed0661a43399408bdfa7
Original commit hash: 651a20ef82453594c5be1693cb36262efb71a29a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f31bd85ff54d42ce9cc31e91792b429433691dd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3062_02

Hsd-es-id: N/A
Original commit date: Tue Feb 1 09:11:23 2022 -0800
Change-Id: I371187e860f13aab6254f8f755b9ef6dbfc9ecdc
Original commit hash: c1e010518add5941756b823de6a1453416202851

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c772f78c24175037255ccb02459fa1efb764654d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3062_01

Hsd-es-id: N/A
Original commit date: Tue Feb 1 08:50:52 2022 -0800
Change-Id: If397560b618eb43255fcdd354b0d9134a5f7d8c3
Original commit hash: c692304211a6d4ee44a8ebeee50b912b3848f78e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a9c5b9ef975f286762d6a6dd936e6cc0b16afe7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3062_00

Hsd-es-id: N/A
Original commit date: Tue Feb 1 06:12:07 2022 -0800
Change-Id: Icb8b90c8607e85377be18191fee7df6ac190e649
Original commit hash: 7728e3b251c9af2eeee1b114a1cc6b1b416a56ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 551ba4708e33afca3eb1f93fe1fef90215f222d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:12 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Aligning the ADLN GCC flashmap to increase size for FSP-M.

Aligning the ADLN GCC flashmap to resolve FSP_GCC_Wrapper_API_VS_Debug_ADLN build error.

Hsd-es-id: NA
Original commit date: Tue Feb 1 16:55:38 2022 +0530
Change-Id: I1c7c0c668c0d65a626d7490a03532d593b11dacc
Original commit hash: 18f7a4d027d7f29c4f3624590c1d120289995815

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGccAdlN.fdf

================================================================================ 
Commit: 0de8a1802865ece9b99806cf8eabfebf92db7f24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:03 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] LPE PET events are logged in AMT Event Log

Hsd-es-id: 22014392480
Original commit date: Wed Dec 22 15:09:55 2021 +0530
Change-Id: If154a599f353cbfe3e980166045c60a4b95f04d9
Original commit hash: 6234a2a070cdcc990bde8aa05f883b006d92cc18

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 4a98b9822bba521d0090ae7a968fd1fd13b2f189 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:14:00 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.113

(cherry picked from commit 607ef9faf0c77d66776712ee2aed566ebaff0b3d)

Tue Feb 1 06:42:36 2022 +0000
Original commit date: Tue Feb 1 06:42:36 2022 +0000
Original commit hash: 1a0cf9d19142500acdf0d7d888bf03feaf6fe598

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fbd4470788e49f88c3e5c52e3efc4e924a2512e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015692035][ADL-P ADL-M | LP5] ECT optimizations to reduce MRC boot time

[Issue Description]
ECT EalryCsCmd2D algorithm sweeps 256 PIs in steps of 16 for both CS and CMD resulting in more boot time.
CS trained value is not centered properly if left edge of CS sweep saturated in both ECT and LCT.

[Resolution]
1) Increase EalryCsCmd 2D step size to 32 to reduce boot time and EarlyChipSelect 1D sweep training step
   introduced to find better CS eye.
2) Update CADB buffer values and CADB Clock ratio to make CS signal one full CK wide in CADB mode on Gear4.
3) Added logic to check if left edge of CS sweep is saturated in both ECT and LCT and align CS to 0.5 CK
   towards left from right edge of CS eye.

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
PHY

Hsd-es-id: 16015692035
Original commit date: Thu Oct 14 08:31:54 2021 +0530
Change-Id: I049ea8942afb8766d0390b615a28f476d2ad7d94
Original commit hash: ebe0cd2948c6fab7d91be77d1e94edef940381c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 409632534dcdb88d018a3547d1acc2f2b1d06b2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:55 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3061_02

Hsd-es-id: N/A
Original commit date: Mon Jan 31 21:27:39 2022 -0800
Change-Id: Ia7acca6cf3870a393daecf6556094d948d08bfb4
Original commit hash: 7b70ce4106e3fbd2b46aea47a04a6a446b9e1d45

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e81389a963adccf0609e355dc3ef1364eac236a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3061_01

Hsd-es-id: N/A
Original commit date: Mon Jan 31 09:11:56 2022 -0800
Change-Id: If02532277928d21e7b18305b71103678f93fdfa8
Original commit hash: 56a67f6e14819f77eceb789a59883d12551ff585

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 298ccec93455950a6c95d6129f029a5aeb08e5d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3061_00

Hsd-es-id: N/A
Original commit date: Mon Jan 31 08:50:20 2022 -0800
Change-Id: If1cdd00d885b54c5a278218719accfe0d14c53fa
Original commit hash: d5931f902f6754861d1ae0e862ef69902a913a00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2230b8c36f714cdb8b18e36dd6cb4232cd3bdb25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.112

(cherry picked from commit ce6a646fe8345c3476ed4d3af5d183220671e6a9)

Mon Jan 31 16:47:26 2022 +0000
Original commit date: Mon Jan 31 16:47:26 2022 +0000
Original commit hash: cea91dc755cf83890387bce1a2479f9467cbac2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 326346d468a29b13764dca6f570e135ffa3338d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015692030][ADL-P ADL-M | DDR4 DDR5 LP4 LP5] Software FSM update to train DCC duty cycles with both non-inverted and inverted patterns

[Issue Description]
DCC duty cycle values trained from MRC software FSM does not converged to spec limit values on some parts.

[Resolution]
Train duty cycles of buffers with both non-inverted pattern and inverted pattern and average them to get
better converged duty cycle values.

[Impacted Area]
ADL-P ADL-M | DDR4 DDR5 LP4 LP5

[Register Impacted]
PHY

Hsd-es-id: 16015692030
Original commit date: Tue Dec 7 18:57:32 2021 +0530
Change-Id: I417b8e90b84ef0d04f3cd22e21857f973321570f
Original commit hash: 9044c93129c4bb6bca9b6bb4e31371b4bc0edd2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 70b2f994a1fbb2fec890f848b2758e3754cdbfc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jan 31 07:31:24 2022 -0800
Change-Id: Ib2918316fc1cdbf59dc40b688704b43b8ec7d598
Original commit hash: 1f172d0b688457d64b68bc6d8bea99e51d33bdf1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0acff518fcccf504ae2d8ebeefd4a6286201a05b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] Increase FSP-M FV Size 1block to meet teamcity contstrait of min 2MB spare size

Modified Flash layout for debug build

Hsd-es-id: N/A
Original commit date: Mon Jan 31 14:32:15 2022 +0530
Change-Id: I1de1f5156d780b1d22f4954beea32abf10b26afc
Original commit hash: 9de451c041c953d5d578ca2cbacf3efec6242d97

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: adf0ef556c1da0e876821d644357ce0dbdd882fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] 6W Freq Clipping : Workaround for ES0

Disabling the bios knobs
1. RaceToHalt
2. PchEnergyReport

Hsd-es-id: 16015695701
Original commit date: Mon Jan 31 12:29:09 2022 +0530
Change-Id: I6b48a56b3ea1f79aaeaa5d75710bfd08f4fb12e8
Original commit hash: afa8af591ab8627223251b904dbfaa63f9d78f74

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 05be9738f5e1a119db75fa0c05ca3d64ec55e7c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] Adding ucode m_01_b06e0_00000002

Updating the ucode from m_01_b06e0_f2101001 to m_01_b06e0_00000002

Hsd-es-id: N/A
Original commit date: Mon Jan 31 12:09:49 2022 +0530
Change-Id: Ic435d5d300737eed6d177dab8e27957ea57ef6fc
Original commit hash: ed33e0a838eed05ae85e2275b0a99bcbd335bb9c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Binaries/Microcode/m_01_b06e0_00000002.pdb

================================================================================ 
Commit: b67ebad3855a9faac5862a02ff8e7bcaa8bed97d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:27 2022 +0530 
-------------------------------------------------------------------------------- 
FspFirmwareVersionPeim: Bug fix for FSP version

FSP Version under FVI Table is mismatching with FSP Version in Bios Page

Hsd-es-id: 16015614560
Original commit date: Fri Jan 28 16:03:17 2022 +0800
Change-Id: Iac2e9ddbcdfc025faa48c0bf35ca61368dbb62a5
Original commit hash: dbdaa0d402fd1849fb7cfbfb37f32b4ccbdbe34f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.c

================================================================================ 
Commit: 603e4b05f0c596c45f5a5c9e1da6db69446afb3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:24 2022 +0530 
-------------------------------------------------------------------------------- 
ADL [ADL-PCH] New ADL Platform VR POR file WW04_2022
ADL P 28W - TDC Updates
ADL P 45W ICCMax Update

Hsd-es-id: 16015697958
Original commit date: Mon Jan 31 13:21:00 2022 +0530
Change-Id: I57e31f04cbc579f920cc52610acb81ef3e9529aa
Original commit hash: fe68bd4460556e283e2e84f4a9e3f74ace127c9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: cbe3f60378118f8db53e6b8e80c5465bda65fd93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3057_01

Hsd-es-id: N/A
Original commit date: Sun Jan 30 09:09:24 2022 -0800
Change-Id: Ia7cb0c7ffcdd43754388a632595d996041f6baec
Original commit hash: be63e51ea04ce263f2bd59d731b6c9d1649dface

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 19ff38daf10d2a648c7ebaff87eb48be2fe92e0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:20 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3057_00

Hsd-es-id: N/A
Original commit date: Sun Jan 30 08:48:35 2022 -0800
Change-Id: Idf54c48cefa8877d72c1de556e310e96d0b35b9d
Original commit hash: ad6dffa28071009d497b133f387c50936a8cd9af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: da69c3193fa8066e306d70d4812d29c53295a4da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.111

(cherry picked from commit 741b83c2fdc538b887b91a1d1d9975a2e5d8497c)

Sun Jan 30 12:33:28 2022 +0000
Original commit date: Sun Jan 30 12:33:28 2022 +0000
Original commit hash: 518b746bc27c5b88798479a10b99e7c172fa7f57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ae0f90c30dec8026c451965b1a1abb47be70bd2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:15 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010656346][ADL-P ADL-M | LP5] Adaptive FwdClk Offset Optimization version 2

[Issue Description]
  LockUi value of 5 which, is an output of FwdClk Offset, is causing margin degration in EV

[Resolution]
  It's to optimize FwdClk Offset to make it doesn't reach LockUi value > 4.
  In EarlyReadTimingCentering2D, when rerun MrcLockUiCalibration, if LockUiCount is 4 or more,  reduce Codelimit by 4 ticks.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [] Phy [X] Both []

Hsd-es-id: 15010656346
Original commit date: Thu Jan 13 23:56:25 2022 +0530
Change-Id: Ie825c26977c51e3e229597dcaec4036d705e4416
Original commit hash: 8c090c2977527d573c978f2f8d0fbef9e9f2bba5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: bfd9b55f9dccf61679ccfb76a17a787194b31608 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:13 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.110

(cherry picked from commit c0e5d9045f1f80a0f972ba5c4a2a069a1fd56c7c)

Sun Jan 30 10:25:40 2022 +0000
Original commit date: Sun Jan 30 10:25:40 2022 +0000
Original commit hash: a947a2b1cfdbc2c1af4ae41864cff7ddcd02b480

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 269b68279c080c713b5f37f6870d9319642226dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010656340][ADL-P ADL-M | LP5] LP5 WCK2CK leveling training uses the initial rising edge as the training result to avoid the speckling impact.

[Feature Description]
WCK2CK final result uses the initial rising edgeLP5 WCK2CK leveling training uses the initial rising edge as the training result to avoid the speckling impact.

[Resolution]
LP5 WCK2CK leveling training uses the initial rising edge as the training result to avoid the speckling impact.

[Impacted Area]
WCK2CK

[Register Impacted]
PHY

Hsd-es-id: 15010656340
Original commit date: Thu Jan 27 16:56:32 2022 +0800
Change-Id: Ib53c304ce5dc207947c02a6e3217ffcb73fb97cf
Original commit hash: baaea79b504de5737daa7008721f40fb08dac9e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 00a4be36a6a872abd5b5af34432d4082bf874ea7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jan 29 21:03:45 2022 -0800
Change-Id: I168cdfbf157bd431e37e7acf1659b94dbe9bfb16
Original commit hash: 7a9276cc292110bb5c13f522d924e39e77982d15

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 74a64b5922ff7dec2baa9d60a862fbeef37a10fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:06 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3056_01

Hsd-es-id: N/A
Original commit date: Sat Jan 29 09:10:59 2022 -0800
Change-Id: I45eef15d1d868e24db4860916168d9d434465790
Original commit hash: 763e1516992129e0c67f04ca558a17892da605e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 42911c6c0d0bb3c3a149556149867f1b6e51ec9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:13:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3056_00

Hsd-es-id: N/A
Original commit date: Sat Jan 29 08:51:42 2022 -0800
Change-Id: I128d46eed37c3d8e9018c109ebc4047aef5da03d
Original commit hash: c757c35f1d592676ee982dc0b27cfa517f7f84ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fa07370244cd22d032dbd36e98eb2406105e0d5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.109

(cherry picked from commit dc265cb9d9c257a5a5679602b86f437347a7854a)

Sat Jan 29 07:46:03 2022 +0000
Original commit date: Sat Jan 29 07:46:03 2022 +0000
Original commit hash: 924c818ffdd418c8e0f7a92e460b82fb70d69312

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 15ac2ed5ff1534b81f8c49328ebe454f686007f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:57 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010654838][ADL-S ADL-P ADL-M | DDR5] Not remove the DLL Reset command and mpcApplyVrefCa in DDR5 MR sequence

[Feature Description]
Not remove the DLL Reset command and mpcApplyVrefCa in DDR5 MR sequence

[Resolution]
Not remove the DLL Reset command and mpcApplyVrefCa in DDR5 MR sequence

[Impacted Area]
DDR5

[Register Impacted]
DRAM

Hsd-es-id: 15010654838
Original commit date: Sat Jan 29 00:03:16 2022 -0700
Change-Id: I672d1541ad3d75463132e8a9ba10ba2c0a91dbff
Original commit hash: 392345ff623261937c0ab210146d9db98a9797c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 59ac16d04b77d09ea5e68cacaeb9a6325fe1e1ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jan 28 10:45:14 2022 -0800
Change-Id: Ice313e927c1f028467fbb799087c8e2c90d54845
Original commit hash: 50d27a91cc3315b5bdef9d51758b30e9ae43d768

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a449a558e58771ad8806505477e640d2bc75d32d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3055_01

Hsd-es-id: N/A
Original commit date: Fri Jan 28 09:11:21 2022 -0800
Change-Id: Iaa861365dc2d388d52ea2756031e22ee83ec79bb
Original commit hash: 55029a9aa71d5407d87ac4c12919aee548774167

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7edfac90a5b5319988b5d1bece623654d1c1821e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:46 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3055_00

Hsd-es-id: N/A
Original commit date: Fri Jan 28 08:52:17 2022 -0800
Change-Id: Ibdfe61352c0344060aa0696acc3ebff4a0e76b25
Original commit hash: f031c3ace33e8d282c0f57b20172101facb144ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 40a1d8e3d8e54380500474b20b6e0af5a3e4fd4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:43 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS] Default enable FVM for RPL-S 8161 SKUs and Default disable FVM for rest RPL SKUs

Hsd-es-id: 16015672515
Original commit date: Fri Jan 28 15:06:45 2022 +0800
Change-Id: I123f60667b91c3bd86041db92b4d6aad3ef9420a
Original commit hash: 2e45b32d2f6de2d37812236011c05cd7566a0683

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: dac770ee8dc64759f6559827014a7199609bd589 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:41 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.108

(cherry picked from commit dd1ed615a177a9a18faca2276b9fc255821ce3d0)

Fri Jan 28 14:21:22 2022 +0000
Original commit date: Fri Jan 28 14:21:22 2022 +0000
Original commit hash: 8ea641d4d99eaa8b77fc8d74cae97b9e67cf0bbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 06454932fa0a35bd7a089f2747745f553ee860c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010651228][ADL-S | DDR5] DDR5 double size DIMM frequency limit update

[Feature Description]
DDR5 double size DIMM frequency limit update
1. Change the existing Ddr5DoubleSize2Dpc policy to be Ddr5DoubleSizeDimmPerChannel, which will inform 1 or 2 DPC when it is non-zero.
2. The max frequency for DDR5 double size DIMM 1DPC update.

[Resolution]
DDR5 double size DIMM frequency limit update
1. Change the existing Ddr5DoubleSize2Dpc policy to be Ddr5DoubleSizeDimmPerChannel, which will inform 1 or 2 DPC when it is non-zero.
2. The max frequency for DDR5 double size DIMM 1DPC update.

[Impacted Area]
DDR5 Double Size DIMM

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010651228
Original commit date: Tue Jan 11 16:51:15 2022 -0800
Change-Id: Ie1bf43510574117fa018749a4241103f77c92fc8
Original commit hash: e5e1ae3c462995a210d78d5b41b73a364742da4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: e4d076aa607db32688ed113734a8b3babeafa8c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:36 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] PlatSamplePkg/Features: Move the UFS PEI phase related driver

Hsd-es-id: 16015490404
Original commit date: Fri Jan 28 18:41:32 2022 +0800
Change-Id: I7d79de3074d5ec3c32607e3e6cfddaed3cc0dcc1
Original commit hash: 57a81778ddbd9ca2920fb1e010e16a73505ca512

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/DmaMem.c
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPei.c
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPei.h
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPei.inf
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPei.uni
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPeiExtra.uni
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsHcMem.c
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsHcMem.h
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsHci.c
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsHci.h
AlderLakePlatSamplePkg/Features/Ufs/UfsPciHcPei/UfsPciHcPei.c
AlderLakePlatSamplePkg/Features/Ufs/UfsPciHcPei/UfsPciHcPei.h
AlderLakePlatSamplePkg/Features/Ufs/UfsPciHcPei/UfsPciHcPei.inf
AlderLakePlatSamplePkg/Features/Ufs/UfsPciHcPei/UfsPciHcPei.uni
AlderLakePlatSamplePkg/Features/Ufs/UfsPciHcPei/UfsPciHcPeiExtra.uni
Features/Storage/UfsFeaturePkg/Include/UfsFeature.dsc
Features/Storage/UfsFeaturePkg/UfsFeaturePkg.dec

================================================================================ 
Commit: 7d3ff73d1668c63c3173e016f23582b860c3bf9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:33 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] UfsBlockIoPei: Rewrite UfsBlockIoPeimReadBlocks to make it read size decide by platform

[Description]
PC 0xF021: Assert: "PeiIoMmuMap - OUT_OF_RESOURCE"
PC 0x0C7F: Due to out of resource fail to read Obb
and Capsule backup from UFS would stack at this PC.

[Change]
1. UFS read block from device maxium transfer size decide by PcdUfsReadPeiMaxTransferSize
2. Remove the PcdVTdPeiDmaBufferSize size change
3. On ADL platform default transfer size is 64K (Value depend on DmaBufferSize)

Hsd-es-id: 16015490404
Original commit date: Fri Jan 28 14:23:42 2022 +0800
Change-Id: I285b86450f76abfd77f5e7cc2f02993f45794b88
Original commit hash: 0d846136a66021014695152b865c7477551b2362

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsBlockIoPei.c
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsBlockIoPei.inf
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsHci.c
Features/Storage/UfsFeaturePkg/UfsFeaturePkg.dec

================================================================================ 
Commit: b9038b316cc95436319f91206888a075292dfcb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:31 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] "Current TDC current Limit" should not visible under SA VR Settings BIOS knob
and should display values under Core/IA and GT VR Settings

Hsd-es-id: 16015676845
Original commit date: Thu Jan 27 14:03:48 2022 +0530
Change-Id: I7520d5ac4040b2344de8342fe3306dc8e7497a34
Original commit hash: 8f0bcafb1fafaa5f7d27e7dd8730e85be9613e64

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 83c53ab25a67e433c6f0076d480dacea79883a19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:28 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Pmc: Skip PMSYNC Messages (Upstream) with
opcode 0x1 from PCH to CPU before RESET_CPL w

Configure PM_SYNC_MODE[6] (1->0) inside PCH/PMC before RESET_CPL to skip
all PMSYNC (upstream) messages with Opcode 0x1.

Hsd-es-id: 16015641867
Original commit date: Fri Jan 28 12:53:35 2022 +0530
Change-Id: I5a83761714ad42045f6cc7de252408d9afd657fd
Original commit hash: 1ec21611b9c7ca372e634b276e08b171bacb4eb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: e32dec40d41a26fc881bde9bad5f7fee1347b598 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:26 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Exposing SSDT Table for HG

Hsd-es-id: 16015670722
Original commit date: Thu Jan 6 22:45:12 2022 +0530
Change-Id: I62d25de37688a0c3d3249f16b9a3a7963b1242e3
Original commit hash: 31ce43b1fed3050e0032d62286aa88e1efbce726

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/AmdAcpiTablePch.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/AmdpxPch.ASL
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/AtifPch.ASL
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/AtpxSsdt.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/PxportPch.ASL
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/AmdAcpiTable.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/Amdpx.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/Atif.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/Atpx.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/Pxport.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/Include/HybridGraphicsInfo.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgDxe.dsc
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: 39e6af530094106da0b9aaeaaaa6759fe3e9faca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:23 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS] Clear Strap BIT19 to indicate the specific CPU SKU doesn't support FVM

RPLS 6+4 cross ship SKU based on RPL 8+16 & all SKUs based on ADL 8+8 & all
SKUs based on ADL 6+0 die don't support FVM. Clear Strap BIT19 to indicate
those CPU SKUs don't support FVM.

And BIOS will also hide the BIOS menu (FVM enable/disable knob, IccLimit value
Setting) for those non-support CPU SKUs.

Hsd-es-id: 15010646476
Original commit date: Fri Jan 28 09:14:58 2022 +0800
Change-Id: Ib24ca41dbd0fcf22556af4e8b05f384c9ad13727
Original commit hash: 8505a1840bfcb9dfa797f227d6757bab6e6b1a54

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Include/CpuDataHob.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 79b52335a387a33e5b23f845096afef175d6c362 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:20 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Change default value for Imon slope

Hsd-es-id: 16015679005
Original commit date: Thu Jan 27 17:39:51 2022 +0530
Change-Id: Ie1dc75f589bf8faf4de4b220deaf951a108d5e30
Original commit hash: 32806a8a68f5bbc9c1744b2173b472cf3191586c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c439f4cc454e823d28eb0f8e216256a21125300d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:18 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-N] Change default value for Imon slope"

This reverts commit e349b9a027fd051820399ed738ec7aff8b4110d4.
(cherry picked from commit a58ff2c128b0285e173eec945bd48e794b3e8001)

Fri Feb 4 13:28:24 2022 +0530
Original commit date: Fri Feb 4 13:28:24 2022 +0530
Original commit hash: d5b674c1c8cd97a28f7089e16c8c83ef93a2e0f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h

================================================================================ 
Commit: a8a8e5852a445a4c2ac5abfeaba6cc854607ad38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:16 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADLN] Adding ucode m_01_b06e0_00000002"

This reverts commit 04fb45be8e028aae4d9f7f57bb4fe555b3283704.

Fri Feb 4 13:27:37 2022 +0530
Original commit date: Fri Feb 4 13:27:37 2022 +0530
Original commit hash: 9be65368d0df87270e3c63e3fc41138bd728f7f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5ae463e273d5b171aa3033c607679fb0402ec508 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:13 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/IpBlock/Pmc: Skip PMSYNC Messages (Upstream) with"

This reverts commit 624349c30fb2fc3337365bdc353489a828b9b8eb.

Fri Feb 4 13:27:17 2022 +0530
Original commit date: Fri Feb 4 13:27:17 2022 +0530
Original commit hash: c98fc38e3abe1a0729c44e17932747096f82d507

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: a35b40c7c463a53de915faca0fd5b050d4a57365 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:11 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADLN] 6W Freq Clipping : Workaround for ES0"

This reverts commit eb0fc6ea6552373fad6c1d854a4116413651cca4.

Fri Feb 4 13:27:00 2022 +0530
Original commit date: Fri Feb 4 13:27:00 2022 +0530
Original commit hash: b1f2593515519a5b4f556b7208436f30f491df80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: d2d614d6aed53cdd4458084d81c97414406a1aec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 10:12:08 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADLN] Updating minor version for Label"

This reverts commit fb872e5b049e7ff69f2df2c57dcb47decdf023a8.

Fri Feb 4 13:26:41 2022 +0530
Original commit date: Fri Feb 4 13:26:41 2022 +0530
Original commit hash: 13142599f82f17ab755a5c36c5d8c6c69f9a7afe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
