Classic Timing Analyzer report for CPU
Wed Mar 24 11:18:28 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 17.923 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; AluResult[30]                          ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 38.97 MHz ( period = 25.658 ns ) ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; Controle:Controle|ALUControl[1]        ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:B|Saida[6]                 ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; clock      ; clock    ; 463          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                        ;            ;          ; 463          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 38.97 MHz ( period = 25.658 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 9.115 ns                ;
; N/A                                     ; 38.97 MHz ( period = 25.658 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 9.115 ns                ;
; N/A                                     ; 38.97 MHz ( period = 25.658 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 9.115 ns                ;
; N/A                                     ; 39.25 MHz ( period = 25.476 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 9.021 ns                ;
; N/A                                     ; 39.25 MHz ( period = 25.476 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 9.021 ns                ;
; N/A                                     ; 39.25 MHz ( period = 25.476 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 9.021 ns                ;
; N/A                                     ; 39.66 MHz ( period = 25.216 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.891 ns                ;
; N/A                                     ; 39.66 MHz ( period = 25.216 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.891 ns                ;
; N/A                                     ; 39.66 MHz ( period = 25.216 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.891 ns                ;
; N/A                                     ; 40.09 MHz ( period = 24.944 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.757 ns                ;
; N/A                                     ; 40.16 MHz ( period = 24.900 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.736 ns                ;
; N/A                                     ; 40.16 MHz ( period = 24.900 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.741 ns                ;
; N/A                                     ; 40.16 MHz ( period = 24.900 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.741 ns                ;
; N/A                                     ; 40.16 MHz ( period = 24.900 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.741 ns                ;
; N/A                                     ; 40.16 MHz ( period = 24.900 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.736 ns                ;
; N/A                                     ; 40.38 MHz ( period = 24.762 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.663 ns                ;
; N/A                                     ; 40.46 MHz ( period = 24.718 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.642 ns                ;
; N/A                                     ; 40.46 MHz ( period = 24.718 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.642 ns                ;
; N/A                                     ; 40.53 MHz ( period = 24.676 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.629 ns                ;
; N/A                                     ; 40.53 MHz ( period = 24.676 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.629 ns                ;
; N/A                                     ; 40.53 MHz ( period = 24.676 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.629 ns                ;
; N/A                                     ; 40.57 MHz ( period = 24.646 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.604 ns                ;
; N/A                                     ; 40.58 MHz ( period = 24.642 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.766 ns                ;
; N/A                                     ; 40.81 MHz ( period = 24.504 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.539 ns                ;
; N/A                                     ; 40.81 MHz ( period = 24.504 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.539 ns                ;
; N/A                                     ; 40.81 MHz ( period = 24.504 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.539 ns                ;
; N/A                                     ; 40.81 MHz ( period = 24.502 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.533 ns                ;
; N/A                                     ; 40.88 MHz ( period = 24.464 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.510 ns                ;
; N/A                                     ; 40.88 MHz ( period = 24.460 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.672 ns                ;
; N/A                                     ; 40.89 MHz ( period = 24.458 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.512 ns                ;
; N/A                                     ; 40.89 MHz ( period = 24.458 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.512 ns                ;
; N/A                                     ; 40.89 MHz ( period = 24.456 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.820 ns                ;
; N/A                                     ; 40.93 MHz ( period = 24.434 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.822 ns                ;
; N/A                                     ; 41.01 MHz ( period = 24.386 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[2]      ; clock      ; clock    ; None                        ; None                      ; 8.477 ns                ;
; N/A                                     ; 41.12 MHz ( period = 24.322 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.445 ns                ;
; N/A                                     ; 41.12 MHz ( period = 24.322 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.445 ns                ;
; N/A                                     ; 41.12 MHz ( period = 24.322 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.445 ns                ;
; N/A                                     ; 41.20 MHz ( period = 24.274 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.726 ns                ;
; N/A                                     ; 41.23 MHz ( period = 24.252 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.728 ns                ;
; N/A                                     ; 41.26 MHz ( period = 24.238 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.420 ns                ;
; N/A                                     ; 41.26 MHz ( period = 24.238 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.420 ns                ;
; N/A                                     ; 41.26 MHz ( period = 24.238 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.420 ns                ;
; N/A                                     ; 41.32 MHz ( period = 24.204 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.380 ns                ;
; N/A                                     ; 41.32 MHz ( period = 24.204 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[2]      ; clock      ; clock    ; None                        ; None                      ; 8.383 ns                ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.542 ns                ;
; N/A                                     ; 41.35 MHz ( period = 24.186 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.383 ns                ;
; N/A                                     ; 41.42 MHz ( period = 24.142 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.362 ns                ;
; N/A                                     ; 41.42 MHz ( period = 24.142 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.362 ns                ;
; N/A                                     ; 41.48 MHz ( period = 24.106 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.553 ns                ;
; N/A                                     ; 41.56 MHz ( period = 24.062 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 41.56 MHz ( period = 24.062 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 41.56 MHz ( period = 24.062 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 41.58 MHz ( period = 24.052 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.329 ns                ;
; N/A                                     ; 41.58 MHz ( period = 24.052 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.329 ns                ;
; N/A                                     ; 41.58 MHz ( period = 24.052 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.329 ns                ;
; N/A                                     ; 41.64 MHz ( period = 24.014 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.596 ns                ;
; N/A                                     ; 41.68 MHz ( period = 23.992 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.598 ns                ;
; N/A                                     ; 41.73 MHz ( period = 23.962 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.271 ns                ;
; N/A                                     ; 41.76 MHz ( period = 23.944 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[2]      ; clock      ; clock    ; None                        ; None                      ; 8.253 ns                ;
; N/A                                     ; 41.80 MHz ( period = 23.924 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.459 ns                ;
; N/A                                     ; 41.81 MHz ( period = 23.918 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.250 ns                ;
; N/A                                     ; 41.81 MHz ( period = 23.918 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.250 ns                ;
; N/A                                     ; 41.83 MHz ( period = 23.908 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.559 ns                ;
; N/A                                     ; 41.83 MHz ( period = 23.908 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.559 ns                ;
; N/A                                     ; 41.83 MHz ( period = 23.908 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.559 ns                ;
; N/A                                     ; 41.86 MHz ( period = 23.888 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.230 ns                ;
; N/A                                     ; 41.87 MHz ( period = 23.884 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.392 ns                ;
; N/A                                     ; 41.87 MHz ( period = 23.882 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.546 ns                ;
; N/A                                     ; 42.06 MHz ( period = 23.776 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.191 ns                ;
; N/A                                     ; 42.06 MHz ( period = 23.776 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.191 ns                ;
; N/A                                     ; 42.06 MHz ( period = 23.776 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.191 ns                ;
; N/A                                     ; 42.11 MHz ( period = 23.746 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.165 ns                ;
; N/A                                     ; 42.11 MHz ( period = 23.746 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.165 ns                ;
; N/A                                     ; 42.11 MHz ( period = 23.746 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.165 ns                ;
; N/A                                     ; 42.15 MHz ( period = 23.726 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.465 ns                ;
; N/A                                     ; 42.15 MHz ( period = 23.726 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.465 ns                ;
; N/A                                     ; 42.15 MHz ( period = 23.726 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.465 ns                ;
; N/A                                     ; 42.19 MHz ( period = 23.700 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.452 ns                ;
; N/A                                     ; 42.20 MHz ( period = 23.698 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.446 ns                ;
; N/A                                     ; 42.24 MHz ( period = 23.676 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.448 ns                ;
; N/A                                     ; 42.26 MHz ( period = 23.664 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.118 ns                ;
; N/A                                     ; 42.26 MHz ( period = 23.664 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[4]      ; clock      ; clock    ; None                        ; None                      ; 8.117 ns                ;
; N/A                                     ; 42.26 MHz ( period = 23.664 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[3]      ; clock      ; clock    ; None                        ; None                      ; 8.117 ns                ;
; N/A                                     ; 42.26 MHz ( period = 23.664 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.329 ns                ;
; N/A                                     ; 42.27 MHz ( period = 23.660 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.280 ns                ;
; N/A                                     ; 42.32 MHz ( period = 23.628 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[2]      ; clock      ; clock    ; None                        ; None                      ; 8.103 ns                ;
; N/A                                     ; 42.51 MHz ( period = 23.524 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 42.51 MHz ( period = 23.522 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.053 ns                ;
; N/A                                     ; 42.51 MHz ( period = 23.522 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.053 ns                ;
; N/A                                     ; 42.51 MHz ( period = 23.522 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.053 ns                ;
; N/A                                     ; 42.59 MHz ( period = 23.482 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[4]      ; clock      ; clock    ; None                        ; None                      ; 8.023 ns                ;
; N/A                                     ; 42.59 MHz ( period = 23.482 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[3]      ; clock      ; clock    ; None                        ; None                      ; 8.023 ns                ;
; N/A                                     ; 42.59 MHz ( period = 23.480 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.041 ns                ;
; N/A                                     ; 42.59 MHz ( period = 23.480 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.041 ns                ;
; N/A                                     ; 42.60 MHz ( period = 23.474 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.334 ns                ;
; N/A                                     ; 42.61 MHz ( period = 23.466 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.335 ns                ;
; N/A                                     ; 42.61 MHz ( period = 23.466 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.335 ns                ;
; N/A                                     ; 42.61 MHz ( period = 23.466 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.335 ns                ;
; N/A                                     ; 42.64 MHz ( period = 23.452 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.336 ns                ;
; N/A                                     ; 42.66 MHz ( period = 23.440 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.322 ns                ;
; N/A                                     ; 42.73 MHz ( period = 23.404 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|estado[2]      ; clock      ; clock    ; None                        ; None                      ; 7.991 ns                ;
; N/A                                     ; 42.78 MHz ( period = 23.378 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[5]      ; clock      ; clock    ; None                        ; None                      ; 7.970 ns                ;
; N/A                                     ; 42.83 MHz ( period = 23.348 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 42.85 MHz ( period = 23.338 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 7.971 ns                ;
; N/A                                     ; 42.88 MHz ( period = 23.322 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 8.048 ns                ;
; N/A                                     ; 42.90 MHz ( period = 23.308 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[1]      ; clock      ; clock    ; None                        ; None                      ; 7.939 ns                ;
; N/A                                     ; 42.93 MHz ( period = 23.294 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 7.950 ns                ;
; N/A                                     ; 42.93 MHz ( period = 23.294 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.950 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.226 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 7.909 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.224 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 7.922 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.224 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 7.922 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.224 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 7.922 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.222 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[4]      ; clock      ; clock    ; None                        ; None                      ; 7.893 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.222 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[3]      ; clock      ; clock    ; None                        ; None                      ; 7.893 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.222 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.071 ns                ;
; N/A                                     ; 43.11 MHz ( period = 23.196 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[5]      ; clock      ; clock    ; None                        ; None                      ; 7.876 ns                ;
; N/A                                     ; 43.20 MHz ( period = 23.150 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.185 ns                ;
; N/A                                     ; 43.20 MHz ( period = 23.150 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.185 ns                ;
; N/A                                     ; 43.20 MHz ( period = 23.150 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.185 ns                ;
; N/A                                     ; 43.22 MHz ( period = 23.140 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 7.954 ns                ;
; N/A                                     ; 43.24 MHz ( period = 23.126 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[1]      ; clock      ; clock    ; None                        ; None                      ; 7.845 ns                ;
; N/A                                     ; 43.25 MHz ( period = 23.124 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.067 ns                ;
; N/A                                     ; 43.25 MHz ( period = 23.124 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.172 ns                ;
; N/A                                     ; 43.27 MHz ( period = 23.110 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[0]      ; clock      ; clock    ; None                        ; None                      ; 7.839 ns                ;
; N/A                                     ; 43.32 MHz ( period = 23.084 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 7.844 ns                ;
; N/A                                     ; 43.32 MHz ( period = 23.084 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 7.844 ns                ;
; N/A                                     ; 43.32 MHz ( period = 23.084 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 7.844 ns                ;
; N/A                                     ; 43.36 MHz ( period = 23.062 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 7.833 ns                ;
; N/A                                     ; 43.40 MHz ( period = 23.040 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 7.818 ns                ;
; N/A                                     ; 43.41 MHz ( period = 23.036 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 7.980 ns                ;
; N/A                                     ; 43.41 MHz ( period = 23.036 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.125 ns                ;
; N/A                                     ; 43.44 MHz ( period = 23.018 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 7.812 ns                ;
; N/A                                     ; 43.44 MHz ( period = 23.018 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.812 ns                ;
; N/A                                     ; 43.45 MHz ( period = 23.014 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.127 ns                ;
; N/A                                     ; 43.54 MHz ( period = 22.966 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|estado[2]      ; clock      ; clock    ; None                        ; None                      ; 7.782 ns                ;
; N/A                                     ; 43.60 MHz ( period = 22.936 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[5]      ; clock      ; clock    ; None                        ; None                      ; 7.746 ns                ;
; N/A                                     ; 43.61 MHz ( period = 22.928 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[0]      ; clock      ; clock    ; None                        ; None                      ; 7.745 ns                ;
; N/A                                     ; 43.62 MHz ( period = 22.926 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.073 ns                ;
; N/A                                     ; 43.62 MHz ( period = 22.926 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.073 ns                ;
; N/A                                     ; 43.62 MHz ( period = 22.926 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.073 ns                ;
; N/A                                     ; 43.66 MHz ( period = 22.906 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[4]      ; clock      ; clock    ; None                        ; None                      ; 7.743 ns                ;
; N/A                                     ; 43.66 MHz ( period = 22.906 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[3]      ; clock      ; clock    ; None                        ; None                      ; 7.743 ns                ;
; N/A                                     ; 43.67 MHz ( period = 22.900 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.060 ns                ;
; N/A                                     ; 43.67 MHz ( period = 22.898 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 7.753 ns                ;
; N/A                                     ; 43.67 MHz ( period = 22.898 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 7.753 ns                ;
; N/A                                     ; 43.67 MHz ( period = 22.898 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 7.753 ns                ;
; N/A                                     ; 43.71 MHz ( period = 22.880 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 7.824 ns                ;
; N/A                                     ; 43.73 MHz ( period = 22.866 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[1]      ; clock      ; clock    ; None                        ; None                      ; 7.715 ns                ;
; N/A                                     ; 43.74 MHz ( period = 22.860 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 43.74 MHz ( period = 22.860 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 43.74 MHz ( period = 22.860 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 43.76 MHz ( period = 22.850 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.034 ns                ;
; N/A                                     ; 43.81 MHz ( period = 22.828 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.036 ns                ;
; N/A                                     ; 43.90 MHz ( period = 22.780 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|estado[2]      ; clock      ; clock    ; None                        ; None                      ; 7.691 ns                ;
; N/A                                     ; 43.93 MHz ( period = 22.764 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 7.680 ns                ;
; N/A                                     ; 43.94 MHz ( period = 22.760 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 7.842 ns                ;
; N/A                                     ; 44.08 MHz ( period = 22.686 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 7.858 ns                ;
; N/A                                     ; 44.09 MHz ( period = 22.682 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|estado[4]      ; clock      ; clock    ; None                        ; None                      ; 7.631 ns                ;
; N/A                                     ; 44.09 MHz ( period = 22.682 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|estado[3]      ; clock      ; clock    ; None                        ; None                      ; 7.631 ns                ;
; N/A                                     ; 44.12 MHz ( period = 22.668 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[0]      ; clock      ; clock    ; None                        ; None                      ; 7.615 ns                ;
; N/A                                     ; 44.20 MHz ( period = 22.622 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 7.615 ns                ;
; N/A                                     ; 44.20 MHz ( period = 22.622 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 7.615 ns                ;
; N/A                                     ; 44.20 MHz ( period = 22.622 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 7.615 ns                ;
; N/A                                     ; 44.21 MHz ( period = 22.620 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[5]      ; clock      ; clock    ; None                        ; None                      ; 7.596 ns                ;
; N/A                                     ; 44.30 MHz ( period = 22.574 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 44.32 MHz ( period = 22.564 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 7.674 ns                ;
; N/A                                     ; 44.34 MHz ( period = 22.552 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 7.898 ns                ;
; N/A                                     ; 44.35 MHz ( period = 22.550 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[1]      ; clock      ; clock    ; None                        ; None                      ; 7.565 ns                ;
; N/A                                     ; 44.42 MHz ( period = 22.510 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 7.564 ns                ;
; N/A                                     ; 44.44 MHz ( period = 22.504 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|estado[2]      ; clock      ; clock    ; None                        ; None                      ; 7.553 ns                ;
; N/A                                     ; 44.44 MHz ( period = 22.500 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 7.767 ns                ;
; N/A                                     ; 44.47 MHz ( period = 22.488 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 44.47 MHz ( period = 22.488 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 44.47 MHz ( period = 22.488 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 44.51 MHz ( period = 22.466 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 7.543 ns                ;
; N/A                                     ; 44.51 MHz ( period = 22.466 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.543 ns                ;
; N/A                                     ; 44.52 MHz ( period = 22.462 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 7.851 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.402 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Registrador:PC|Saida[31]         ; clock      ; clock    ; None                        ; None                      ; 7.462 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.402 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Registrador:PC|Saida[30]         ; clock      ; clock    ; None                        ; None                      ; 7.462 ns                ;
; N/A                                     ; 44.65 MHz ( period = 22.396 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|estado[5]      ; clock      ; clock    ; None                        ; None                      ; 7.484 ns                ;
; N/A                                     ; 44.74 MHz ( period = 22.352 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[0]      ; clock      ; clock    ; None                        ; None                      ; 7.465 ns                ;
; N/A                                     ; 44.76 MHz ( period = 22.340 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 7.562 ns                ;
; N/A                                     ; 44.79 MHz ( period = 22.326 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|estado[1]      ; clock      ; clock    ; None                        ; None                      ; 7.453 ns                ;
; N/A                                     ; 44.81 MHz ( period = 22.316 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 7.458 ns                ;
; N/A                                     ; 44.81 MHz ( period = 22.316 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 7.458 ns                ;
; N/A                                     ; 44.81 MHz ( period = 22.316 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 7.458 ns                ;
; N/A                                     ; 44.84 MHz ( period = 22.302 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 7.773 ns                ;
; N/A                                     ; 44.84 MHz ( period = 22.302 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 7.773 ns                ;
; N/A                                     ; 44.84 MHz ( period = 22.302 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 7.773 ns                ;
; N/A                                     ; 44.89 MHz ( period = 22.276 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 7.760 ns                ;
; N/A                                     ; 44.91 MHz ( period = 22.268 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 7.442 ns                ;
; N/A                                     ; 44.91 MHz ( period = 22.268 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 7.442 ns                ;
; N/A                                     ; 44.91 MHz ( period = 22.268 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 7.442 ns                ;
; N/A                                     ; 44.96 MHz ( period = 22.244 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|estado[4]      ; clock      ; clock    ; None                        ; None                      ; 7.422 ns                ;
; N/A                                     ; 44.96 MHz ( period = 22.244 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|estado[3]      ; clock      ; clock    ; None                        ; None                      ; 7.422 ns                ;
; N/A                                     ; 45.00 MHz ( period = 22.224 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 7.629 ns                ;
; N/A                                     ; 45.00 MHz ( period = 22.220 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:PC|Saida[31]         ; clock      ; clock    ; None                        ; None                      ; 7.368 ns                ;
; N/A                                     ; 45.00 MHz ( period = 22.220 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:PC|Saida[30]         ; clock      ; clock    ; None                        ; None                      ; 7.368 ns                ;
; N/A                                     ; 45.02 MHz ( period = 22.212 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 7.411 ns                ;
; N/A                                     ; 45.03 MHz ( period = 22.208 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 7.573 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                   ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[6]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 0.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 0.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 0.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 0.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 0.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 0.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 0.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 0.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 0.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 0.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 0.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 0.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 0.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 0.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[12]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[8]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 0.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[15]                             ; MuxRegData:MuxRegData|MuxRegDataOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[3]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; MuxRegData:MuxRegData|MuxRegDataOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxRegData:MuxRegData|MuxRegDataOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; MuxRegData:MuxRegData|MuxRegDataOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[2]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxRegData:MuxRegData|MuxRegDataOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxRegData:MuxRegData|MuxRegDataOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[4]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr25_21[3]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[3]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[23]                             ; MuxRegData:MuxRegData|MuxRegDataOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[0]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[18]                             ; MuxRegData:MuxRegData|MuxRegDataOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[5]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; MuxRegData:MuxRegData|MuxRegDataOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[22]                             ; MuxRegData:MuxRegData|MuxRegDataOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxRegData:MuxRegData|MuxRegDataOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[20]                             ; MuxRegData:MuxRegData|MuxRegDataOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxRegData:MuxRegData|MuxRegDataOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxRegData:MuxRegData|MuxRegDataOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxRegData:MuxRegData|MuxRegDataOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 2.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]                              ; MuxRegData:MuxRegData|MuxRegDataOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; MuxRegData:MuxRegData|MuxRegDataOut[24] ; clock      ; clock    ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxRegData:MuxRegData|MuxRegDataOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; MuxRegData:MuxRegData|MuxRegDataOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; MuxRegData:MuxRegData|MuxRegDataOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; MuxRegData:MuxRegData|MuxRegDataOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[12]                             ; MuxRegData:MuxRegData|MuxRegDataOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxRegData:MuxRegData|MuxRegDataOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxRegData:MuxRegData|MuxRegDataOut[24] ; clock      ; clock    ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[4]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; MuxRegData:MuxRegData|MuxRegDataOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 2.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; MuxRegData:MuxRegData|MuxRegDataOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxRegData:MuxRegData|MuxRegDataOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; MuxRegData:MuxRegData|MuxRegDataOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                              ; MuxRegData:MuxRegData|MuxRegDataOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 2.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 2.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxRegData:MuxRegData|MuxRegDataOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[2]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[4]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxRegData:MuxRegData|MuxRegDataOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]                              ; MuxRegData:MuxRegData|MuxRegDataOut[9]  ; clock      ; clock    ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxRegData:MuxRegData|MuxRegDataOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr25_21[4]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.464 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                         ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 17.923 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.832 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.796 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.705 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.702 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.648 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.575 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.557 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.544 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.432 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.427 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.417 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.305 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.269 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.253 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.213 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.162 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.157 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.120 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.086 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.061 ns  ; Registrador:PC|Saida[0]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.032 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.015 ns  ; Controle:Controle|ALUSrcA               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.993 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.982 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.938 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.934 ns  ; Registrador:PC|Saida[0]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.888 ns  ; Controle:Controle|ALUSrcA               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.874 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.871 ns  ; Registrador:PC|Saida[1]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.855 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.845 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.786 ns  ; Registrador:PC|Saida[0]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.762 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.744 ns  ; Registrador:PC|Saida[1]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.740 ns  ; Controle:Controle|ALUSrcA               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.721 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.707 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.706 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.630 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.596 ns  ; Registrador:PC|Saida[1]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.579 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.543 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.524 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.500 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.454 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.450 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.431 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.397 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.391 ns  ; Registrador:PC|Saida[0]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.363 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.345 ns  ; Controle:Controle|ALUSrcA               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.342 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.312 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.260 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.252 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.249 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.233 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.230 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.228 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.201 ns  ; Registrador:PC|Saida[1]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.133 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.125 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.101 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.095 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.087 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.075 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.040 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.036 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.019 ns  ; Registrador:A|Saida[0]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.011 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.985 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.977 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.968 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.963 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.960 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.953 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.949 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.918 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.913 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.895 ns  ; Registrador:A|Saida[1]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.893 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.892 ns  ; Registrador:A|Saida[0]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.859 ns  ; Registrador:PC|Saida[0]                 ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.854 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.822 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.820 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.813 ns  ; Controle:Controle|ALUSrcA               ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.812 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.802 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.780 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.768 ns  ; Registrador:A|Saida[1]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.767 ns  ; Registrador:PC|Saida[2]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.765 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.762 ns  ; Registrador:A|Saida[4]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.744 ns  ; Registrador:A|Saida[0]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.744 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.674 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.672 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.669 ns  ; Registrador:PC|Saida[1]                 ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.651 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.640 ns  ; Registrador:PC|Saida[2]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.635 ns  ; Registrador:A|Saida[4]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.620 ns  ; Registrador:A|Saida[1]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.592 ns  ; Registrador:PC|Saida[0]                 ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.590 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.582 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.558 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.546 ns  ; Controle:Controle|ALUSrcA               ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.514 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.513 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.504 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.492 ns  ; Registrador:PC|Saida[2]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.487 ns  ; Registrador:A|Saida[4]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.457 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.425 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.417 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.410 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.405 ns  ; Registrador:A|Saida[2]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.402 ns  ; Registrador:PC|Saida[1]                 ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.402 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.380 ns  ; Registrador:PC|Saida[3]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.376 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.370 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.349 ns  ; Registrador:A|Saida[0]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.333 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.330 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.324 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.322 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.303 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.285 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.283 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.279 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.278 ns  ; Registrador:A|Saida[2]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.253 ns  ; Registrador:PC|Saida[3]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.237 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.233 ns  ; Registrador:PC|Saida[4]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.225 ns  ; Registrador:A|Saida[1]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.212 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.206 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.197 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.191 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.183 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.182 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.155 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.135 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.130 ns  ; Registrador:A|Saida[2]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.106 ns  ; Registrador:PC|Saida[4]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.105 ns  ; Registrador:PC|Saida[3]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.100 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.097 ns  ; Registrador:PC|Saida[2]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.092 ns  ; Registrador:A|Saida[4]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.090 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.082 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.066 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.058 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.058 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.055 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.052 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.050 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.049 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.031 ns  ; Registrador:PC|Saida[0]                 ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.026 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.005 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.997 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.985 ns  ; Controle:Controle|ALUSrcA               ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.975 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.972 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.970 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.961 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.958 ns  ; Registrador:PC|Saida[4]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.956 ns  ; Registrador:A|Saida[3]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.952 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.943 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.924 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.893 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.885 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.885 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.881 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.878 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.845 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.841 ns  ; Registrador:PC|Saida[1]                 ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.838 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.831 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.829 ns  ; Registrador:A|Saida[3]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.817 ns  ; Registrador:A|Saida[0]                  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.816 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.814 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 14.812 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.812 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.797 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.791 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.787 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.783 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.759 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.751 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.747 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.740 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.739 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.735 ns  ; Registrador:A|Saida[2]                  ; AluResult[29] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 24 11:18:28 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[31]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[30]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[4]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[27]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[25]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[23]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[0]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[2]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[4]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[5]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[21]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[7]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[19]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[17]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[15]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[2]" as buffer
    Info: Detected gated clock "MuxRegData:MuxRegData|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[3]" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
Info: Clock "clock" has Internal fmax of 38.97 MHz between source register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" and destination register "Controle:Controle|ALUControl[0]" (period= 25.658 ns)
    Info: + Longest register to register delay is 9.115 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y14_N18; Fanout = 8; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]'
        Info: 2: + IC(0.263 ns) + CELL(0.272 ns) = 0.535 ns; Loc. = LCCOMB_X17_Y14_N30; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[2]~15'
        Info: 3: + IC(0.241 ns) + CELL(0.228 ns) = 1.004 ns; Loc. = LCCOMB_X17_Y14_N16; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[2]~4'
        Info: 4: + IC(0.342 ns) + CELL(0.228 ns) = 1.574 ns; Loc. = LCCOMB_X18_Y14_N4; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[4]~6'
        Info: 5: + IC(0.199 ns) + CELL(0.053 ns) = 1.826 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[5]~8'
        Info: 6: + IC(0.210 ns) + CELL(0.053 ns) = 2.089 ns; Loc. = LCCOMB_X18_Y14_N28; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[7]~61'
        Info: 7: + IC(0.378 ns) + CELL(0.053 ns) = 2.520 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[9]~57'
        Info: 8: + IC(0.304 ns) + CELL(0.053 ns) = 2.877 ns; Loc. = LCCOMB_X18_Y14_N20; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[11]~53'
        Info: 9: + IC(0.205 ns) + CELL(0.053 ns) = 3.135 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[13]~49'
        Info: 10: + IC(0.529 ns) + CELL(0.053 ns) = 3.717 ns; Loc. = LCCOMB_X13_Y14_N4; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[15]~45'
        Info: 11: + IC(0.214 ns) + CELL(0.053 ns) = 3.984 ns; Loc. = LCCOMB_X13_Y14_N16; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[17]~41'
        Info: 12: + IC(0.220 ns) + CELL(0.053 ns) = 4.257 ns; Loc. = LCCOMB_X13_Y14_N12; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[19]~37'
        Info: 13: + IC(0.378 ns) + CELL(0.053 ns) = 4.688 ns; Loc. = LCCOMB_X13_Y14_N24; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[21]~33'
        Info: 14: + IC(0.314 ns) + CELL(0.053 ns) = 5.055 ns; Loc. = LCCOMB_X13_Y14_N20; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[23]~29'
        Info: 15: + IC(0.760 ns) + CELL(0.053 ns) = 5.868 ns; Loc. = LCCOMB_X10_Y13_N16; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[25]~25'
        Info: 16: + IC(0.226 ns) + CELL(0.053 ns) = 6.147 ns; Loc. = LCCOMB_X10_Y13_N12; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[27]~21'
        Info: 17: + IC(0.372 ns) + CELL(0.053 ns) = 6.572 ns; Loc. = LCCOMB_X10_Y13_N8; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[29]~17'
        Info: 18: + IC(0.311 ns) + CELL(0.053 ns) = 6.936 ns; Loc. = LCCOMB_X10_Y13_N4; Fanout = 12; COMB Node = 'Ula32:Alu|carry_temp[30]~9'
        Info: 19: + IC(0.334 ns) + CELL(0.225 ns) = 7.495 ns; Loc. = LCCOMB_X10_Y13_N0; Fanout = 3; COMB Node = 'Controle:Controle|Selector67~0'
        Info: 20: + IC(0.216 ns) + CELL(0.053 ns) = 7.764 ns; Loc. = LCCOMB_X10_Y13_N6; Fanout = 3; COMB Node = 'Controle:Controle|ALUControl[0]~3'
        Info: 21: + IC(0.605 ns) + CELL(0.746 ns) = 9.115 ns; Loc. = LCFF_X11_Y12_N21; Fanout = 74; REG Node = 'Controle:Controle|ALUControl[0]'
        Info: Total cell delay = 2.494 ns ( 27.36 % )
        Info: Total interconnect delay = 6.621 ns ( 72.64 % )
    Info: - Smallest clock skew is -3.624 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.493 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1302; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X11_Y12_N21; Fanout = 74; REG Node = 'Controle:Controle|ALUControl[0]'
            Info: Total cell delay = 1.472 ns ( 59.05 % )
            Info: Total interconnect delay = 1.021 ns ( 40.95 % )
        Info: - Longest clock path from clock "clock" to source register is 6.117 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(1.235 ns) + CELL(0.712 ns) = 2.801 ns; Loc. = LCFF_X11_Y13_N5; Fanout = 20; REG Node = 'Controle:Controle|ALUSrcB[0]'
            Info: 3: + IC(0.613 ns) + CELL(0.228 ns) = 3.642 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.518 ns) + CELL(0.000 ns) = 5.160 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.904 ns) + CELL(0.053 ns) = 6.117 ns; Loc. = LCCOMB_X17_Y14_N18; Fanout = 8; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]'
            Info: Total cell delay = 1.847 ns ( 30.19 % )
            Info: Total interconnect delay = 4.270 ns ( 69.81 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:B|Saida[6]" and destination pin or register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" for clock "clock" (Hold time is 2.836 ns)
    Info: + Largest clock skew is 3.637 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.100 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(1.235 ns) + CELL(0.712 ns) = 2.801 ns; Loc. = LCFF_X11_Y13_N5; Fanout = 20; REG Node = 'Controle:Controle|ALUSrcB[0]'
            Info: 3: + IC(0.613 ns) + CELL(0.228 ns) = 3.642 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.518 ns) + CELL(0.000 ns) = 5.160 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.887 ns) + CELL(0.053 ns) = 6.100 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]'
            Info: Total cell delay = 1.847 ns ( 30.28 % )
            Info: Total interconnect delay = 4.253 ns ( 69.72 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.463 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1302; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X18_Y15_N11; Fanout = 2; REG Node = 'Registrador:B|Saida[6]'
            Info: Total cell delay = 1.472 ns ( 59.76 % )
            Info: Total interconnect delay = 0.991 ns ( 40.24 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.707 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N11; Fanout = 2; REG Node = 'Registrador:B|Saida[6]'
        Info: 2: + IC(0.220 ns) + CELL(0.053 ns) = 0.273 ns; Loc. = LCCOMB_X18_Y15_N8; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux6~0'
        Info: 3: + IC(0.209 ns) + CELL(0.225 ns) = 0.707 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]'
        Info: Total cell delay = 0.278 ns ( 39.32 % )
        Info: Total interconnect delay = 0.429 ns ( 60.68 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "AluResult[30]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is 17.923 ns
    Info: + Longest clock path from clock "clock" to source register is 6.117 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'
        Info: 2: + IC(1.235 ns) + CELL(0.712 ns) = 2.801 ns; Loc. = LCFF_X11_Y13_N5; Fanout = 20; REG Node = 'Controle:Controle|ALUSrcB[0]'
        Info: 3: + IC(0.613 ns) + CELL(0.228 ns) = 3.642 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.518 ns) + CELL(0.000 ns) = 5.160 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.904 ns) + CELL(0.053 ns) = 6.117 ns; Loc. = LCCOMB_X17_Y14_N18; Fanout = 8; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]'
        Info: Total cell delay = 1.847 ns ( 30.19 % )
        Info: Total interconnect delay = 4.270 ns ( 69.81 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.806 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y14_N18; Fanout = 8; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]'
        Info: 2: + IC(0.263 ns) + CELL(0.272 ns) = 0.535 ns; Loc. = LCCOMB_X17_Y14_N30; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[2]~15'
        Info: 3: + IC(0.241 ns) + CELL(0.228 ns) = 1.004 ns; Loc. = LCCOMB_X17_Y14_N16; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[2]~4'
        Info: 4: + IC(0.342 ns) + CELL(0.228 ns) = 1.574 ns; Loc. = LCCOMB_X18_Y14_N4; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[4]~6'
        Info: 5: + IC(0.199 ns) + CELL(0.053 ns) = 1.826 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[5]~8'
        Info: 6: + IC(0.210 ns) + CELL(0.053 ns) = 2.089 ns; Loc. = LCCOMB_X18_Y14_N28; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[7]~61'
        Info: 7: + IC(0.378 ns) + CELL(0.053 ns) = 2.520 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[9]~57'
        Info: 8: + IC(0.304 ns) + CELL(0.053 ns) = 2.877 ns; Loc. = LCCOMB_X18_Y14_N20; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[11]~53'
        Info: 9: + IC(0.205 ns) + CELL(0.053 ns) = 3.135 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[13]~49'
        Info: 10: + IC(0.529 ns) + CELL(0.053 ns) = 3.717 ns; Loc. = LCCOMB_X13_Y14_N4; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[15]~45'
        Info: 11: + IC(0.214 ns) + CELL(0.053 ns) = 3.984 ns; Loc. = LCCOMB_X13_Y14_N16; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[17]~41'
        Info: 12: + IC(0.220 ns) + CELL(0.053 ns) = 4.257 ns; Loc. = LCCOMB_X13_Y14_N12; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[19]~37'
        Info: 13: + IC(0.378 ns) + CELL(0.053 ns) = 4.688 ns; Loc. = LCCOMB_X13_Y14_N24; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[21]~33'
        Info: 14: + IC(0.314 ns) + CELL(0.053 ns) = 5.055 ns; Loc. = LCCOMB_X13_Y14_N20; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[23]~29'
        Info: 15: + IC(0.760 ns) + CELL(0.053 ns) = 5.868 ns; Loc. = LCCOMB_X10_Y13_N16; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[25]~25'
        Info: 16: + IC(0.226 ns) + CELL(0.053 ns) = 6.147 ns; Loc. = LCCOMB_X10_Y13_N12; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[27]~21'
        Info: 17: + IC(0.372 ns) + CELL(0.053 ns) = 6.572 ns; Loc. = LCCOMB_X10_Y13_N8; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[29]~17'
        Info: 18: + IC(0.682 ns) + CELL(0.053 ns) = 7.307 ns; Loc. = LCCOMB_X15_Y13_N0; Fanout = 3; COMB Node = 'Ula32:Alu|Mux1~0'
        Info: 19: + IC(2.517 ns) + CELL(1.982 ns) = 11.806 ns; Loc. = PIN_AA6; Fanout = 0; PIN Node = 'AluResult[30]'
        Info: Total cell delay = 3.452 ns ( 29.24 % )
        Info: Total interconnect delay = 8.354 ns ( 70.76 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Wed Mar 24 11:18:28 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


