<stg><name>hd_cal32</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %subfp2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %subfp2

]]></Node>
<StgValue><ssdm name="subfp2_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %subfp1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %subfp1

]]></Node>
<StgValue><ssdm name="subfp1_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="32">
<![CDATA[
:2 %trunc_ln1350 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="32">
<![CDATA[
:3 %trunc_ln1350_128 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_128"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="32">
<![CDATA[
:4 %trunc_ln1350_129 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_129"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="32">
<![CDATA[
:5 %trunc_ln1350_130 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_130"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
:6 %trunc_ln1350_131 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_131"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="32">
<![CDATA[
:7 %trunc_ln1350_132 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_132"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
:8 %trunc_ln1350_133 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_133"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
:9 %trunc_ln1350_134 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_134"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="32">
<![CDATA[
:10 %trunc_ln1350_135 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_135"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="32">
<![CDATA[
:11 %trunc_ln1350_136 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_136"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="32">
<![CDATA[
:12 %trunc_ln1350_137 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_137"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="32">
<![CDATA[
:13 %trunc_ln1350_138 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_138"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="32">
<![CDATA[
:14 %trunc_ln1350_139 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_139"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="32">
<![CDATA[
:15 %trunc_ln1350_140 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_140"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
:16 %trunc_ln1350_141 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_141"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
:17 %trunc_ln1350_142 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_142"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="32">
<![CDATA[
:18 %trunc_ln1350_143 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_143"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="32">
<![CDATA[
:19 %trunc_ln1350_144 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_144"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="32">
<![CDATA[
:20 %trunc_ln1350_145 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_145"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32">
<![CDATA[
:21 %trunc_ln1350_146 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_146"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="32">
<![CDATA[
:22 %trunc_ln1350_147 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_147"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="32">
<![CDATA[
:23 %trunc_ln1350_148 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_148"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="32">
<![CDATA[
:24 %trunc_ln1350_149 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_149"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="32">
<![CDATA[
:25 %trunc_ln1350_150 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_150"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="32">
<![CDATA[
:26 %trunc_ln1350_151 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_151"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="32">
<![CDATA[
:27 %trunc_ln1350_152 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_152"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="32">
<![CDATA[
:28 %trunc_ln1350_153 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_153"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="32">
<![CDATA[
:29 %trunc_ln1350_154 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_154"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="32">
<![CDATA[
:30 %trunc_ln1350_155 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_155"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="32">
<![CDATA[
:31 %trunc_ln1350_156 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_156"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="32">
<![CDATA[
:32 %trunc_ln1350_157 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_157"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
:33 %trunc_ln1350_158 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_158"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="32">
<![CDATA[
:34 %trunc_ln1350_159 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_159"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="32">
<![CDATA[
:35 %trunc_ln1350_160 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_160"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="32">
<![CDATA[
:36 %trunc_ln1350_161 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_161"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="32">
<![CDATA[
:37 %trunc_ln1350_162 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_162"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="19" op_0_bw="32">
<![CDATA[
:38 %trunc_ln1350_163 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_163"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="32">
<![CDATA[
:39 %trunc_ln1350_164 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_164"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="20" op_0_bw="32">
<![CDATA[
:40 %trunc_ln1350_165 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_165"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="20" op_0_bw="32">
<![CDATA[
:41 %trunc_ln1350_166 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_166"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="21" op_0_bw="32">
<![CDATA[
:42 %trunc_ln1350_167 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_167"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="21" op_0_bw="32">
<![CDATA[
:43 %trunc_ln1350_168 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_168"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="22" op_0_bw="32">
<![CDATA[
:44 %trunc_ln1350_169 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_169"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="22" op_0_bw="32">
<![CDATA[
:45 %trunc_ln1350_170 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_170"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="23" op_0_bw="32">
<![CDATA[
:46 %trunc_ln1350_171 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_171"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="23" op_0_bw="32">
<![CDATA[
:47 %trunc_ln1350_172 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_172"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="32">
<![CDATA[
:48 %trunc_ln1350_173 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_173"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="32">
<![CDATA[
:49 %trunc_ln1350_174 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_174"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="25" op_0_bw="32">
<![CDATA[
:50 %trunc_ln1350_175 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_175"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="25" op_0_bw="32">
<![CDATA[
:51 %trunc_ln1350_176 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_176"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="26" op_0_bw="32">
<![CDATA[
:52 %trunc_ln1350_177 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_177"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="26" op_0_bw="32">
<![CDATA[
:53 %trunc_ln1350_178 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_178"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="27" op_0_bw="32">
<![CDATA[
:54 %trunc_ln1350_179 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_179"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="27" op_0_bw="32">
<![CDATA[
:55 %trunc_ln1350_180 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_180"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="28" op_0_bw="32">
<![CDATA[
:56 %trunc_ln1350_181 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_181"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="28" op_0_bw="32">
<![CDATA[
:57 %trunc_ln1350_182 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_182"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="29" op_0_bw="32">
<![CDATA[
:58 %trunc_ln1350_183 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_183"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="29" op_0_bw="32">
<![CDATA[
:59 %trunc_ln1350_184 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_184"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="30" op_0_bw="32">
<![CDATA[
:60 %trunc_ln1350_185 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_185"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="30" op_0_bw="32">
<![CDATA[
:61 %trunc_ln1350_186 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_186"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="32">
<![CDATA[
:62 %trunc_ln1350_187 = trunc i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_187"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="32">
<![CDATA[
:63 %trunc_ln1350_188 = trunc i32 %subfp2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1350_188"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64 %ret = xor i32 %subfp2_read, i32 %subfp1_read

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:65 %xor_ln1350_64 = xor i31 %trunc_ln1350_188, i31 %trunc_ln1350_187

]]></Node>
<StgValue><ssdm name="xor_ln1350_64"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:66 %xor_ln1350_65 = xor i30 %trunc_ln1350_186, i30 %trunc_ln1350_185

]]></Node>
<StgValue><ssdm name="xor_ln1350_65"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:67 %xor_ln1350_66 = xor i29 %trunc_ln1350_184, i29 %trunc_ln1350_183

]]></Node>
<StgValue><ssdm name="xor_ln1350_66"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:68 %xor_ln1350_67 = xor i28 %trunc_ln1350_182, i28 %trunc_ln1350_181

]]></Node>
<StgValue><ssdm name="xor_ln1350_67"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:69 %xor_ln1350_68 = xor i27 %trunc_ln1350_180, i27 %trunc_ln1350_179

]]></Node>
<StgValue><ssdm name="xor_ln1350_68"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:70 %xor_ln1350_69 = xor i26 %trunc_ln1350_178, i26 %trunc_ln1350_177

]]></Node>
<StgValue><ssdm name="xor_ln1350_69"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:71 %xor_ln1350_70 = xor i25 %trunc_ln1350_176, i25 %trunc_ln1350_175

]]></Node>
<StgValue><ssdm name="xor_ln1350_70"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:72 %xor_ln1350_71 = xor i24 %trunc_ln1350_174, i24 %trunc_ln1350_173

]]></Node>
<StgValue><ssdm name="xor_ln1350_71"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:73 %xor_ln1350_72 = xor i23 %trunc_ln1350_172, i23 %trunc_ln1350_171

]]></Node>
<StgValue><ssdm name="xor_ln1350_72"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:74 %xor_ln1350_73 = xor i22 %trunc_ln1350_170, i22 %trunc_ln1350_169

]]></Node>
<StgValue><ssdm name="xor_ln1350_73"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:75 %xor_ln1350_74 = xor i21 %trunc_ln1350_168, i21 %trunc_ln1350_167

]]></Node>
<StgValue><ssdm name="xor_ln1350_74"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:76 %xor_ln1350_75 = xor i20 %trunc_ln1350_166, i20 %trunc_ln1350_165

]]></Node>
<StgValue><ssdm name="xor_ln1350_75"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:77 %xor_ln1350_76 = xor i19 %trunc_ln1350_164, i19 %trunc_ln1350_163

]]></Node>
<StgValue><ssdm name="xor_ln1350_76"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:78 %xor_ln1350_77 = xor i18 %trunc_ln1350_162, i18 %trunc_ln1350_161

]]></Node>
<StgValue><ssdm name="xor_ln1350_77"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:79 %xor_ln1350_78 = xor i17 %trunc_ln1350_160, i17 %trunc_ln1350_159

]]></Node>
<StgValue><ssdm name="xor_ln1350_78"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:80 %xor_ln1350_79 = xor i16 %trunc_ln1350_158, i16 %trunc_ln1350_157

]]></Node>
<StgValue><ssdm name="xor_ln1350_79"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:81 %xor_ln1350_80 = xor i15 %trunc_ln1350_156, i15 %trunc_ln1350_155

]]></Node>
<StgValue><ssdm name="xor_ln1350_80"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:82 %xor_ln1350_81 = xor i14 %trunc_ln1350_154, i14 %trunc_ln1350_153

]]></Node>
<StgValue><ssdm name="xor_ln1350_81"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:83 %xor_ln1350_82 = xor i13 %trunc_ln1350_152, i13 %trunc_ln1350_151

]]></Node>
<StgValue><ssdm name="xor_ln1350_82"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:84 %xor_ln1350_83 = xor i12 %trunc_ln1350_150, i12 %trunc_ln1350_149

]]></Node>
<StgValue><ssdm name="xor_ln1350_83"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:85 %xor_ln1350_84 = xor i11 %trunc_ln1350_148, i11 %trunc_ln1350_147

]]></Node>
<StgValue><ssdm name="xor_ln1350_84"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:86 %xor_ln1350_85 = xor i10 %trunc_ln1350_146, i10 %trunc_ln1350_145

]]></Node>
<StgValue><ssdm name="xor_ln1350_85"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:87 %xor_ln1350_86 = xor i9 %trunc_ln1350_144, i9 %trunc_ln1350_143

]]></Node>
<StgValue><ssdm name="xor_ln1350_86"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:88 %xor_ln1350_87 = xor i8 %trunc_ln1350_142, i8 %trunc_ln1350_141

]]></Node>
<StgValue><ssdm name="xor_ln1350_87"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:89 %xor_ln1350_88 = xor i7 %trunc_ln1350_140, i7 %trunc_ln1350_139

]]></Node>
<StgValue><ssdm name="xor_ln1350_88"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:90 %xor_ln1350_89 = xor i6 %trunc_ln1350_138, i6 %trunc_ln1350_137

]]></Node>
<StgValue><ssdm name="xor_ln1350_89"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:91 %xor_ln1350_90 = xor i5 %trunc_ln1350_136, i5 %trunc_ln1350_135

]]></Node>
<StgValue><ssdm name="xor_ln1350_90"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:92 %xor_ln1350_91 = xor i4 %trunc_ln1350_134, i4 %trunc_ln1350_133

]]></Node>
<StgValue><ssdm name="xor_ln1350_91"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:93 %xor_ln1350_92 = xor i3 %trunc_ln1350_132, i3 %trunc_ln1350_131

]]></Node>
<StgValue><ssdm name="xor_ln1350_92"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:94 %xor_ln1350_93 = xor i2 %trunc_ln1350_130, i2 %trunc_ln1350_129

]]></Node>
<StgValue><ssdm name="xor_ln1350_93"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:95 %xor_ln1350_94 = xor i1 %trunc_ln1350_128, i1 %trunc_ln1350

]]></Node>
<StgValue><ssdm name="xor_ln1350_94"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="1">
<![CDATA[
:96 %zext_ln28 = zext i1 %xor_ln1350_94

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
:97 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %xor_ln1350_93, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="1">
<![CDATA[
:98 %zext_ln28_1 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
:99 %tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %xor_ln1350_92, i32 2

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="1">
<![CDATA[
:100 %zext_ln28_2 = zext i1 %tmp_151

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:101 %tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln1350_91, i32 3

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="1">
<![CDATA[
:102 %zext_ln28_3 = zext i1 %tmp_152

]]></Node>
<StgValue><ssdm name="zext_ln28_3"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:103 %tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln1350_90, i32 4

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="1">
<![CDATA[
:104 %zext_ln28_4 = zext i1 %tmp_153

]]></Node>
<StgValue><ssdm name="zext_ln28_4"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:105 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln1350_89, i32 5

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="1">
<![CDATA[
:106 %zext_ln28_5 = zext i1 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln28_5"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:107 %tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln1350_88, i32 6

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="1">
<![CDATA[
:108 %zext_ln28_6 = zext i1 %tmp_155

]]></Node>
<StgValue><ssdm name="zext_ln28_6"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:109 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln1350_87, i32 7

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="1">
<![CDATA[
:110 %zext_ln28_7 = zext i1 %tmp_156

]]></Node>
<StgValue><ssdm name="zext_ln28_7"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:111 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %xor_ln1350_86, i32 8

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="1">
<![CDATA[
:112 %zext_ln28_8 = zext i1 %tmp_157

]]></Node>
<StgValue><ssdm name="zext_ln28_8"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:113 %tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %xor_ln1350_85, i32 9

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="1">
<![CDATA[
:114 %zext_ln28_9 = zext i1 %tmp_158

]]></Node>
<StgValue><ssdm name="zext_ln28_9"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
:115 %tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %xor_ln1350_84, i32 10

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="1">
<![CDATA[
:116 %zext_ln28_10 = zext i1 %tmp_159

]]></Node>
<StgValue><ssdm name="zext_ln28_10"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:117 %tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %xor_ln1350_83, i32 11

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="1">
<![CDATA[
:118 %zext_ln28_11 = zext i1 %tmp_160

]]></Node>
<StgValue><ssdm name="zext_ln28_11"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:119 %tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %xor_ln1350_82, i32 12

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="1">
<![CDATA[
:120 %zext_ln28_12 = zext i1 %tmp_161

]]></Node>
<StgValue><ssdm name="zext_ln28_12"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
:121 %tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %xor_ln1350_81, i32 13

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="1">
<![CDATA[
:122 %zext_ln28_13 = zext i1 %tmp_162

]]></Node>
<StgValue><ssdm name="zext_ln28_13"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
:123 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %xor_ln1350_80, i32 14

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="1">
<![CDATA[
:124 %zext_ln28_14 = zext i1 %tmp_163

]]></Node>
<StgValue><ssdm name="zext_ln28_14"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:125 %tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %xor_ln1350_79, i32 15

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="1">
<![CDATA[
:126 %zext_ln28_15 = zext i1 %tmp_164

]]></Node>
<StgValue><ssdm name="zext_ln28_15"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:127 %tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %xor_ln1350_78, i32 16

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="1">
<![CDATA[
:128 %zext_ln28_16 = zext i1 %tmp_165

]]></Node>
<StgValue><ssdm name="zext_ln28_16"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
:129 %tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %xor_ln1350_77, i32 17

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="1">
<![CDATA[
:130 %zext_ln28_17 = zext i1 %tmp_166

]]></Node>
<StgValue><ssdm name="zext_ln28_17"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
:131 %tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %xor_ln1350_76, i32 18

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="1">
<![CDATA[
:132 %zext_ln28_18 = zext i1 %tmp_167

]]></Node>
<StgValue><ssdm name="zext_ln28_18"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
:133 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %xor_ln1350_75, i32 19

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="1">
<![CDATA[
:134 %zext_ln28_19 = zext i1 %tmp_168

]]></Node>
<StgValue><ssdm name="zext_ln28_19"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
:135 %tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %xor_ln1350_74, i32 20

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="1">
<![CDATA[
:136 %zext_ln28_20 = zext i1 %tmp_169

]]></Node>
<StgValue><ssdm name="zext_ln28_20"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
:137 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %xor_ln1350_73, i32 21

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="1">
<![CDATA[
:138 %zext_ln28_21 = zext i1 %tmp_170

]]></Node>
<StgValue><ssdm name="zext_ln28_21"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:139 %tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %xor_ln1350_72, i32 22

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="1">
<![CDATA[
:140 %zext_ln28_22 = zext i1 %tmp_171

]]></Node>
<StgValue><ssdm name="zext_ln28_22"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
:141 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %xor_ln1350_71, i32 23

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="1">
<![CDATA[
:142 %zext_ln28_23 = zext i1 %tmp_172

]]></Node>
<StgValue><ssdm name="zext_ln28_23"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:143 %tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %xor_ln1350_70, i32 24

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="1">
<![CDATA[
:144 %zext_ln28_24 = zext i1 %tmp_173

]]></Node>
<StgValue><ssdm name="zext_ln28_24"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
:145 %tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %xor_ln1350_69, i32 25

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="1">
<![CDATA[
:146 %zext_ln28_25 = zext i1 %tmp_174

]]></Node>
<StgValue><ssdm name="zext_ln28_25"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
:147 %tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %xor_ln1350_68, i32 26

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="2" op_0_bw="1">
<![CDATA[
:148 %zext_ln28_26 = zext i1 %tmp_175

]]></Node>
<StgValue><ssdm name="zext_ln28_26"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
:149 %tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %xor_ln1350_67, i32 27

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="1">
<![CDATA[
:150 %zext_ln28_27 = zext i1 %tmp_176

]]></Node>
<StgValue><ssdm name="zext_ln28_27"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
:151 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %xor_ln1350_66, i32 28

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="1">
<![CDATA[
:152 %zext_ln28_28 = zext i1 %tmp_177

]]></Node>
<StgValue><ssdm name="zext_ln28_28"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
:153 %tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %xor_ln1350_65, i32 29

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="1">
<![CDATA[
:154 %zext_ln28_29 = zext i1 %tmp_178

]]></Node>
<StgValue><ssdm name="zext_ln28_29"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
:155 %tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln1350_64, i32 30

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="1">
<![CDATA[
:156 %zext_ln28_30 = zext i1 %tmp_179

]]></Node>
<StgValue><ssdm name="zext_ln28_30"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:157 %tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ret, i32 31

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="1">
<![CDATA[
:158 %zext_ln29 = zext i1 %tmp_180

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:159 %add_ln29 = add i2 %zext_ln28, i2 %zext_ln29

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="2">
<![CDATA[
:160 %zext_ln29_1 = zext i2 %add_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:161 %add_ln29_1 = add i2 %zext_ln28_1, i2 %zext_ln28_3

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="2">
<![CDATA[
:162 %zext_ln29_2 = zext i2 %add_ln29_1

]]></Node>
<StgValue><ssdm name="zext_ln29_2"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:163 %add_ln29_2 = add i3 %zext_ln29_2, i3 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="add_ln29_2"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="3">
<![CDATA[
:164 %zext_ln29_3 = zext i3 %add_ln29_2

]]></Node>
<StgValue><ssdm name="zext_ln29_3"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:165 %add_ln29_3 = add i2 %zext_ln28_2, i2 %zext_ln28_5

]]></Node>
<StgValue><ssdm name="add_ln29_3"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="2">
<![CDATA[
:166 %zext_ln29_4 = zext i2 %add_ln29_3

]]></Node>
<StgValue><ssdm name="zext_ln29_4"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:167 %add_ln29_4 = add i2 %zext_ln28_4, i2 %zext_ln28_7

]]></Node>
<StgValue><ssdm name="add_ln29_4"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="2">
<![CDATA[
:168 %zext_ln29_5 = zext i2 %add_ln29_4

]]></Node>
<StgValue><ssdm name="zext_ln29_5"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:169 %add_ln29_5 = add i3 %zext_ln29_5, i3 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="add_ln29_5"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="3">
<![CDATA[
:170 %zext_ln29_6 = zext i3 %add_ln29_5

]]></Node>
<StgValue><ssdm name="zext_ln29_6"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:171 %add_ln29_6 = add i4 %zext_ln29_6, i4 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="add_ln29_6"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="4">
<![CDATA[
:172 %zext_ln29_7 = zext i4 %add_ln29_6

]]></Node>
<StgValue><ssdm name="zext_ln29_7"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:173 %add_ln29_7 = add i2 %zext_ln28_6, i2 %zext_ln28_9

]]></Node>
<StgValue><ssdm name="add_ln29_7"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="2">
<![CDATA[
:174 %zext_ln29_8 = zext i2 %add_ln29_7

]]></Node>
<StgValue><ssdm name="zext_ln29_8"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:175 %add_ln29_8 = add i2 %zext_ln28_8, i2 %zext_ln28_11

]]></Node>
<StgValue><ssdm name="add_ln29_8"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="2">
<![CDATA[
:176 %zext_ln29_9 = zext i2 %add_ln29_8

]]></Node>
<StgValue><ssdm name="zext_ln29_9"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:177 %add_ln29_9 = add i3 %zext_ln29_9, i3 %zext_ln29_8

]]></Node>
<StgValue><ssdm name="add_ln29_9"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="3">
<![CDATA[
:178 %zext_ln29_10 = zext i3 %add_ln29_9

]]></Node>
<StgValue><ssdm name="zext_ln29_10"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:179 %add_ln29_10 = add i2 %zext_ln28_10, i2 %zext_ln28_13

]]></Node>
<StgValue><ssdm name="add_ln29_10"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="2">
<![CDATA[
:180 %zext_ln29_11 = zext i2 %add_ln29_10

]]></Node>
<StgValue><ssdm name="zext_ln29_11"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:181 %add_ln29_11 = add i2 %zext_ln28_12, i2 %zext_ln28_15

]]></Node>
<StgValue><ssdm name="add_ln29_11"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="2">
<![CDATA[
:182 %zext_ln29_12 = zext i2 %add_ln29_11

]]></Node>
<StgValue><ssdm name="zext_ln29_12"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:183 %add_ln29_12 = add i3 %zext_ln29_12, i3 %zext_ln29_11

]]></Node>
<StgValue><ssdm name="add_ln29_12"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="3">
<![CDATA[
:184 %zext_ln29_13 = zext i3 %add_ln29_12

]]></Node>
<StgValue><ssdm name="zext_ln29_13"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:185 %add_ln29_13 = add i4 %zext_ln29_13, i4 %zext_ln29_10

]]></Node>
<StgValue><ssdm name="add_ln29_13"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="4">
<![CDATA[
:186 %zext_ln29_14 = zext i4 %add_ln29_13

]]></Node>
<StgValue><ssdm name="zext_ln29_14"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:187 %add_ln29_14 = add i5 %zext_ln29_14, i5 %zext_ln29_7

]]></Node>
<StgValue><ssdm name="add_ln29_14"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="5">
<![CDATA[
:188 %zext_ln29_15 = zext i5 %add_ln29_14

]]></Node>
<StgValue><ssdm name="zext_ln29_15"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:189 %add_ln29_15 = add i2 %zext_ln28_14, i2 %zext_ln28_17

]]></Node>
<StgValue><ssdm name="add_ln29_15"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="2">
<![CDATA[
:190 %zext_ln29_16 = zext i2 %add_ln29_15

]]></Node>
<StgValue><ssdm name="zext_ln29_16"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:191 %add_ln29_16 = add i2 %zext_ln28_16, i2 %zext_ln28_19

]]></Node>
<StgValue><ssdm name="add_ln29_16"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="2">
<![CDATA[
:192 %zext_ln29_17 = zext i2 %add_ln29_16

]]></Node>
<StgValue><ssdm name="zext_ln29_17"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:193 %add_ln29_17 = add i3 %zext_ln29_17, i3 %zext_ln29_16

]]></Node>
<StgValue><ssdm name="add_ln29_17"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="3">
<![CDATA[
:194 %zext_ln29_18 = zext i3 %add_ln29_17

]]></Node>
<StgValue><ssdm name="zext_ln29_18"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:195 %add_ln29_18 = add i2 %zext_ln28_18, i2 %zext_ln28_21

]]></Node>
<StgValue><ssdm name="add_ln29_18"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="2">
<![CDATA[
:196 %zext_ln29_19 = zext i2 %add_ln29_18

]]></Node>
<StgValue><ssdm name="zext_ln29_19"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:197 %add_ln29_19 = add i2 %zext_ln28_20, i2 %zext_ln28_23

]]></Node>
<StgValue><ssdm name="add_ln29_19"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="2">
<![CDATA[
:198 %zext_ln29_20 = zext i2 %add_ln29_19

]]></Node>
<StgValue><ssdm name="zext_ln29_20"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:199 %add_ln29_20 = add i3 %zext_ln29_20, i3 %zext_ln29_19

]]></Node>
<StgValue><ssdm name="add_ln29_20"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="3">
<![CDATA[
:200 %zext_ln29_21 = zext i3 %add_ln29_20

]]></Node>
<StgValue><ssdm name="zext_ln29_21"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:201 %add_ln29_21 = add i4 %zext_ln29_21, i4 %zext_ln29_18

]]></Node>
<StgValue><ssdm name="add_ln29_21"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="4">
<![CDATA[
:202 %zext_ln29_22 = zext i4 %add_ln29_21

]]></Node>
<StgValue><ssdm name="zext_ln29_22"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:203 %add_ln29_22 = add i2 %zext_ln28_22, i2 %zext_ln28_25

]]></Node>
<StgValue><ssdm name="add_ln29_22"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="2">
<![CDATA[
:204 %zext_ln29_23 = zext i2 %add_ln29_22

]]></Node>
<StgValue><ssdm name="zext_ln29_23"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:205 %add_ln29_23 = add i2 %zext_ln28_24, i2 %zext_ln28_27

]]></Node>
<StgValue><ssdm name="add_ln29_23"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="2">
<![CDATA[
:206 %zext_ln29_24 = zext i2 %add_ln29_23

]]></Node>
<StgValue><ssdm name="zext_ln29_24"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:207 %add_ln29_24 = add i3 %zext_ln29_24, i3 %zext_ln29_23

]]></Node>
<StgValue><ssdm name="add_ln29_24"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="3">
<![CDATA[
:208 %zext_ln29_25 = zext i3 %add_ln29_24

]]></Node>
<StgValue><ssdm name="zext_ln29_25"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:209 %add_ln29_25 = add i2 %zext_ln28_26, i2 %zext_ln28_29

]]></Node>
<StgValue><ssdm name="add_ln29_25"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="2">
<![CDATA[
:210 %zext_ln29_26 = zext i2 %add_ln29_25

]]></Node>
<StgValue><ssdm name="zext_ln29_26"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:211 %add_ln29_26 = add i2 %zext_ln28_28, i2 %zext_ln28_30

]]></Node>
<StgValue><ssdm name="add_ln29_26"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="2">
<![CDATA[
:212 %zext_ln29_27 = zext i2 %add_ln29_26

]]></Node>
<StgValue><ssdm name="zext_ln29_27"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:213 %add_ln29_27 = add i3 %zext_ln29_27, i3 %zext_ln29_26

]]></Node>
<StgValue><ssdm name="add_ln29_27"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="3">
<![CDATA[
:214 %zext_ln29_28 = zext i3 %add_ln29_27

]]></Node>
<StgValue><ssdm name="zext_ln29_28"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:215 %add_ln29_28 = add i4 %zext_ln29_28, i4 %zext_ln29_25

]]></Node>
<StgValue><ssdm name="add_ln29_28"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="4">
<![CDATA[
:216 %zext_ln29_29 = zext i4 %add_ln29_28

]]></Node>
<StgValue><ssdm name="zext_ln29_29"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:217 %add_ln29_29 = add i5 %zext_ln29_29, i5 %zext_ln29_22

]]></Node>
<StgValue><ssdm name="add_ln29_29"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="5">
<![CDATA[
:218 %zext_ln29_30 = zext i5 %add_ln29_29

]]></Node>
<StgValue><ssdm name="zext_ln29_30"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:219 %haming_dis = add i6 %zext_ln29_30, i6 %zext_ln29_15

]]></Node>
<StgValue><ssdm name="haming_dis"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="6">
<![CDATA[
:220 %ret_ln32 = ret i6 %haming_dis

]]></Node>
<StgValue><ssdm name="ret_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
