// Seed: 1846887674
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  assign module_1.id_6 = 0;
  output wire id_2;
  input wire id_1;
  wire id_8 = id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd25
) (
    output tri1 id_0,
    input uwire id_1,
    output supply0 id_2,
    output wand id_3,
    input uwire _id_4,
    input tri1 id_5,
    output wand id_6,
    output supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    output tri0 id_12,
    input supply1 id_13,
    output tri id_14,
    input wire id_15
);
  assign id_2 = 1 - 1;
  wire id_17;
  wire id_18;
  ;
  assign id_6#(.id_9(1)) = 'b0;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_17,
      id_18,
      id_17,
      id_17
  );
  logic [1 : 1] id_19;
  ;
  logic [7:0] id_20;
  assign id_20[id_4] = id_11;
endmodule
