<<<<<<< Updated upstream
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669966302270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669966302279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 01:31:42 2022 " "Processing started: Fri Dec 02 01:31:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669966302279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966302279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PokemonFPGA -c PokemonFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off PokemonFPGA -c PokemonFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966302279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669966303852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669966303852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_sr " "Found entity 1: i2s_sr" {  } { { "i2s_sr.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/i2s_sr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_xmit " "Found entity 1: i2s_xmit" {  } { { "i2s.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/i2s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams.sv 3 3 " "Found 3 design units, including 3 entities, in source file rams.sv" { { "Info" "ISGN_ENTITY_NAME" "1 characterRAM " "Found entity 1: characterRAM" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313419 ""} { "Info" "ISGN_ENTITY_NAME" "2 mapRAM " "Found entity 2: mapRAM" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313419 ""} { "Info" "ISGN_ENTITY_NAME" "3 startmenuRAM " "Found entity 3: startmenuRAM" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkm_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file pkm_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313425 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Character_Movement.sv(13) " "Verilog HDL information at Character_Movement.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "Character_Movement.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Character_Movement.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669966313430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character_movement.sv 1 1 " "Found 1 design units, including 1 entities, in source file character_movement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Character_Movement " "Found entity 1: Character_Movement" {  } { { "Character_Movement.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Character_Movement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/pokemon_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/pokemon_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc " "Found entity 1: Pokemon_soc" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_irq_mapper " "Found entity 1: Pokemon_soc_irq_mapper" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_irq_mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0 " "Found entity 1: Pokemon_soc_mm_interconnect_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_rsp_mux " "Found entity 1: Pokemon_soc_mm_interconnect_0_rsp_mux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313564 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_rsp_demux " "Found entity 1: Pokemon_soc_mm_interconnect_0_rsp_demux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_cmd_mux " "Found entity 1: Pokemon_soc_mm_interconnect_0_cmd_mux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_cmd_demux " "Found entity 1: Pokemon_soc_mm_interconnect_0_cmd_demux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313611 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313611 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313611 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313611 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669966313620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669966313634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pokemon_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669966313654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pokemon_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669966313654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: Pokemon_soc_mm_interconnect_0_router_007_default_decode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313658 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_mm_interconnect_0_router_007 " "Found entity 2: Pokemon_soc_mm_interconnect_0_router_007" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pokemon_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669966313662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pokemon_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669966313663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: Pokemon_soc_mm_interconnect_0_router_002_default_decode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313666 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_mm_interconnect_0_router_002 " "Found entity 2: Pokemon_soc_mm_interconnect_0_router_002" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pokemon_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669966313670 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pokemon_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669966313671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_router_default_decode " "Found entity 1: Pokemon_soc_mm_interconnect_0_router_default_decode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313675 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_mm_interconnect_0_router " "Found entity 2: Pokemon_soc_mm_interconnect_0_router" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_usb_rst " "Found entity 1: Pokemon_soc_usb_rst" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_usb_rst.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_timer_0 " "Found entity 1: Pokemon_soc_timer_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_sysid_qsys_0 " "Found entity 1: Pokemon_soc_sysid_qsys_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sysid_qsys_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_spi_0 " "Found entity 1: Pokemon_soc_spi_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_sdram_pll_dffpipe_l2c " "Found entity 1: Pokemon_soc_sdram_pll_dffpipe_l2c" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313763 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_sdram_pll_stdsync_sv6 " "Found entity 2: Pokemon_soc_sdram_pll_stdsync_sv6" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313763 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pokemon_soc_sdram_pll_altpll_vg92 " "Found entity 3: Pokemon_soc_sdram_pll_altpll_vg92" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313763 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pokemon_soc_sdram_pll " "Found entity 4: Pokemon_soc_sdram_pll" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_sdram_input_efifo_module " "Found entity 1: Pokemon_soc_sdram_input_efifo_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313774 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_sdram " "Found entity 2: Pokemon_soc_sdram" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_onchip_memory2_0 " "Found entity 1: Pokemon_soc_onchip_memory2_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0 " "Found entity 1: Pokemon_soc_nios2_gen2_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "5 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "6 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "7 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "8 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "9 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "10 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "11 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "12 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "13 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "14 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "15 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "16 Pokemon_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Pokemon_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "17 Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "18 Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "19 Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "20 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""} { "Info" "ISGN_ENTITY_NAME" "21 Pokemon_soc_nios2_gen2_0_cpu " "Found entity 21: Pokemon_soc_nios2_gen2_0_cpu" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_test_bench" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_leds_pio " "Found entity 1: Pokemon_soc_leds_pio" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_leds_pio.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_keycode " "Found entity 1: Pokemon_soc_keycode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_keycode.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_key " "Found entity 1: Pokemon_soc_key" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_key.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: Pokemon_soc_jtag_uart_0_sim_scfifo_w" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313931 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_jtag_uart_0_scfifo_w " "Found entity 2: Pokemon_soc_jtag_uart_0_scfifo_w" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313931 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pokemon_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: Pokemon_soc_jtag_uart_0_sim_scfifo_r" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313931 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pokemon_soc_jtag_uart_0_scfifo_r " "Found entity 4: Pokemon_soc_jtag_uart_0_scfifo_r" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313931 ""} { "Info" "ISGN_ENTITY_NAME" "5 Pokemon_soc_jtag_uart_0 " "Found entity 5: Pokemon_soc_jtag_uart_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_hex_digits_pio " "Found entity 1: Pokemon_soc_hex_digits_pio" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_hex_digits_pio.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_accumulate.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_accumulate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_accumulate " "Found entity 1: Pokemon_soc_accumulate" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_accumulate.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_accumulate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemonfpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemonfpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PokemonFPGA " "Found entity 1: PokemonFPGA" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/VGA_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313974 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669966313979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966313997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966313997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palettes.sv 1 1 " "Found 1 design units, including 1 entities, in source file palettes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palettes " "Found entity 1: palettes" {  } { { "palettes.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/palettes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966314007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966314007 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(318) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669966314030 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(328) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669966314030 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(338) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669966314030 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(682) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669966314032 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at Pokemon_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669966314033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PokemonFPGA " "Elaborating entity \"PokemonFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669966314402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "PokemonFPGA.sv" "hex_driver4" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966314420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc Pokemon_soc:u0 " "Elaborating entity \"Pokemon_soc\" for hierarchy \"Pokemon_soc:u0\"" {  } { { "PokemonFPGA.sv" "u0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966314449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_accumulate Pokemon_soc:u0\|Pokemon_soc_accumulate:accumulate " "Elaborating entity \"Pokemon_soc_accumulate\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_accumulate:accumulate\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "accumulate" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966314495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_hex_digits_pio Pokemon_soc:u0\|Pokemon_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"Pokemon_soc_hex_digits_pio\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "hex_digits_pio" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966314515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_jtag_uart_0 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Pokemon_soc_jtag_uart_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "jtag_uart_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966314535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_jtag_uart_0_scfifo_w Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"Pokemon_soc_jtag_uart_0_scfifo_w\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "the_Pokemon_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966314558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966314821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966314831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966314831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966314831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966314831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966314831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966314831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966314831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966314831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966314831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966314831 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669966314831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966314907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966314907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966314914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966314960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966314960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966314968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966315012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966315012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966315027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966315114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966315114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966315128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966315205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966315205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966315217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966315289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966315289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966315300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_jtag_uart_0_scfifo_r Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_r:the_Pokemon_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"Pokemon_soc_jtag_uart_0_scfifo_r\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_r:the_Pokemon_soc_jtag_uart_0_scfifo_r\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "the_Pokemon_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966315355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "Pokemon_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966315757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966315784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966315784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966315784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966315784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966315784 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669966315784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966316442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966316611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_key Pokemon_soc:u0\|Pokemon_soc_key:key " "Elaborating entity \"Pokemon_soc_key\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_key:key\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "key" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966316672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_keycode Pokemon_soc:u0\|Pokemon_soc_keycode:keycode " "Elaborating entity \"Pokemon_soc_keycode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_keycode:keycode\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "keycode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966316691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_leds_pio Pokemon_soc:u0\|Pokemon_soc_leds_pio:leds_pio " "Elaborating entity \"Pokemon_soc_leds_pio\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_leds_pio:leds_pio\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "leds_pio" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966316710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0 Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Pokemon_soc_nios2_gen2_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "nios2_gen2_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966316728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966316748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_test_bench Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_test_bench:the_Pokemon_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_test_bench:the_Pokemon_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966316869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966316893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317068 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669966317068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966317155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966317155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317397 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669966317397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966317844 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669966317844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966317931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966317931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966317988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966318010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966318087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966318205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966318214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318214 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669966318214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966318228 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966318241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966318255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966318280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_onchip_memory2_0 Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Pokemon_soc_onchip_memory2_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "onchip_memory2_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966318312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966318336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966318352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Pokemon_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"Pokemon_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966318352 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669966318352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ig1 " "Found entity 1: altsyncram_4ig1" {  } { { "db/altsyncram_4ig1.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4ig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966318440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966318440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ig1 Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4ig1:auto_generated " "Elaborating entity \"altsyncram_4ig1\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4ig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966318446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram Pokemon_soc:u0\|Pokemon_soc_sdram:sdram " "Elaborating entity \"Pokemon_soc_sdram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram:sdram\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "sdram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966318869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_input_efifo_module Pokemon_soc:u0\|Pokemon_soc_sdram:sdram\|Pokemon_soc_sdram_input_efifo_module:the_Pokemon_soc_sdram_input_efifo_module " "Elaborating entity \"Pokemon_soc_sdram_input_efifo_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram:sdram\|Pokemon_soc_sdram_input_efifo_module:the_Pokemon_soc_sdram_input_efifo_module\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "the_Pokemon_soc_sdram_input_efifo_module" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966318947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll " "Elaborating entity \"Pokemon_soc_sdram_pll\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "sdram_pll" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966318971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll_stdsync_sv6 Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"Pokemon_soc_sdram_pll_stdsync_sv6\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966318989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll_dffpipe_l2c Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2\|Pokemon_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Pokemon_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2\|Pokemon_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966319004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll_altpll_vg92 Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"Pokemon_soc_sdram_pll_altpll_vg92\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "sd1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966319022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_spi_0 Pokemon_soc:u0\|Pokemon_soc_spi_0:spi_0 " "Elaborating entity \"Pokemon_soc_spi_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_spi_0:spi_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "spi_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966319041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sysid_qsys_0 Pokemon_soc:u0\|Pokemon_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"Pokemon_soc_sysid_qsys_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "sysid_qsys_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966319072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_timer_0 Pokemon_soc:u0\|Pokemon_soc_timer_0:timer_0 " "Elaborating entity \"Pokemon_soc_timer_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_timer_0:timer_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "timer_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966319090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_usb_rst Pokemon_soc:u0\|Pokemon_soc_usb_rst:usb_rst " "Elaborating entity \"Pokemon_soc_usb_rst\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_usb_rst:usb_rst\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "usb_rst" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966319150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "mm_interconnect_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966319166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966319752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966319775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966319797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966319821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966319845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966319869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966319893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966319915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulate_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulate_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "accumulate_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966319936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 3459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "router" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_default_decode Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router\|Pokemon_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router\|Pokemon_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_002 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_002\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 4964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_002_default_decode Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002\|Pokemon_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002\|Pokemon_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_007 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_007\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_007_default_decode Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007\|Pokemon_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007\|Pokemon_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966320884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966321055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966321073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_cmd_demux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966321090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_cmd_mux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966321138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966321163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966321179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_rsp_demux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966321503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_rsp_mux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966321619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966321708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966321723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966321760 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669966321769 "|PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669966321770 "|PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669966321770 "|PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966321820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966321861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966321881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966321955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966322048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966322064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966322125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966322140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_irq_mapper Pokemon_soc:u0\|Pokemon_soc_irq_mapper:irq_mapper " "Elaborating entity \"Pokemon_soc_irq_mapper\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_irq_mapper:irq_mapper\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "irq_mapper" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966322278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Pokemon_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "rst_controller" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966322291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966322306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966322320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Pokemon_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "rst_controller_001" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966322333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vc " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vc\"" {  } { { "PokemonFPGA.sv" "vc" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966322356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(52) " "Verilog HDL assignment warning at VGA_controller.sv(52): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/VGA_controller.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322356 "|PokemonFPGA|vga_controller:vc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(55) " "Verilog HDL assignment warning at VGA_controller.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/VGA_controller.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322357 "|PokemonFPGA|vga_controller:vc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:cm " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:cm\"" {  } { { "PokemonFPGA.sv" "cm" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966322372 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(76) " "Verilog HDL assignment warning at Color_Mapper.sv(76): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322374 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(86) " "Verilog HDL assignment warning at Color_Mapper.sv(86): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322375 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(91) " "Verilog HDL assignment warning at Color_Mapper.sv(91): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322375 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(94) " "Verilog HDL assignment warning at Color_Mapper.sv(94): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322376 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(97) " "Verilog HDL assignment warning at Color_Mapper.sv(97): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322376 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(100) " "Verilog HDL assignment warning at Color_Mapper.sv(100): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322376 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(105) " "Verilog HDL assignment warning at Color_Mapper.sv(105): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322376 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(108) " "Verilog HDL assignment warning at Color_Mapper.sv(108): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322377 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(111) " "Verilog HDL assignment warning at Color_Mapper.sv(111): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322377 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(114) " "Verilog HDL assignment warning at Color_Mapper.sv(114): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322377 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(119) " "Verilog HDL assignment warning at Color_Mapper.sv(119): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322377 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(122) " "Verilog HDL assignment warning at Color_Mapper.sv(122): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322378 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(125) " "Verilog HDL assignment warning at Color_Mapper.sv(125): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322378 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(128) " "Verilog HDL assignment warning at Color_Mapper.sv(128): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322378 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(133) " "Verilog HDL assignment warning at Color_Mapper.sv(133): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322378 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(136) " "Verilog HDL assignment warning at Color_Mapper.sv(136): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322378 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(139) " "Verilog HDL assignment warning at Color_Mapper.sv(139): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322379 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(142) " "Verilog HDL assignment warning at Color_Mapper.sv(142): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322379 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(154) " "Verilog HDL assignment warning at Color_Mapper.sv(154): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322379 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(199) " "Verilog HDL assignment warning at Color_Mapper.sv(199): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322380 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(202) " "Verilog HDL assignment warning at Color_Mapper.sv(202): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322381 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(205) " "Verilog HDL assignment warning at Color_Mapper.sv(205): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322381 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(229) " "Verilog HDL assignment warning at Color_Mapper.sv(229): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322381 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(232) " "Verilog HDL assignment warning at Color_Mapper.sv(232): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322381 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(235) " "Verilog HDL assignment warning at Color_Mapper.sv(235): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322381 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(259) " "Verilog HDL assignment warning at Color_Mapper.sv(259): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322382 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(262) " "Verilog HDL assignment warning at Color_Mapper.sv(262): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322382 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(265) " "Verilog HDL assignment warning at Color_Mapper.sv(265): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322382 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(289) " "Verilog HDL assignment warning at Color_Mapper.sv(289): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322382 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(292) " "Verilog HDL assignment warning at Color_Mapper.sv(292): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322382 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(295) " "Verilog HDL assignment warning at Color_Mapper.sv(295): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322382 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(323) " "Verilog HDL assignment warning at Color_Mapper.sv(323): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322383 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(326) " "Verilog HDL assignment warning at Color_Mapper.sv(326): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322383 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(329) " "Verilog HDL assignment warning at Color_Mapper.sv(329): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322383 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(353) " "Verilog HDL assignment warning at Color_Mapper.sv(353): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322383 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(356) " "Verilog HDL assignment warning at Color_Mapper.sv(356): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322383 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(359) " "Verilog HDL assignment warning at Color_Mapper.sv(359): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322384 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(383) " "Verilog HDL assignment warning at Color_Mapper.sv(383): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322384 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(386) " "Verilog HDL assignment warning at Color_Mapper.sv(386): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322384 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(389) " "Verilog HDL assignment warning at Color_Mapper.sv(389): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322384 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(413) " "Verilog HDL assignment warning at Color_Mapper.sv(413): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322384 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(416) " "Verilog HDL assignment warning at Color_Mapper.sv(416): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322385 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(419) " "Verilog HDL assignment warning at Color_Mapper.sv(419): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322385 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(448) " "Verilog HDL assignment warning at Color_Mapper.sv(448): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322385 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(451) " "Verilog HDL assignment warning at Color_Mapper.sv(451): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322385 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(454) " "Verilog HDL assignment warning at Color_Mapper.sv(454): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322385 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(478) " "Verilog HDL assignment warning at Color_Mapper.sv(478): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322386 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(481) " "Verilog HDL assignment warning at Color_Mapper.sv(481): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322386 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(484) " "Verilog HDL assignment warning at Color_Mapper.sv(484): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322386 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(508) " "Verilog HDL assignment warning at Color_Mapper.sv(508): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322386 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(511) " "Verilog HDL assignment warning at Color_Mapper.sv(511): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322386 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(514) " "Verilog HDL assignment warning at Color_Mapper.sv(514): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322386 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(538) " "Verilog HDL assignment warning at Color_Mapper.sv(538): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322387 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(541) " "Verilog HDL assignment warning at Color_Mapper.sv(541): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322387 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(544) " "Verilog HDL assignment warning at Color_Mapper.sv(544): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322387 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(572) " "Verilog HDL assignment warning at Color_Mapper.sv(572): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322388 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(575) " "Verilog HDL assignment warning at Color_Mapper.sv(575): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322388 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(578) " "Verilog HDL assignment warning at Color_Mapper.sv(578): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322388 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(602) " "Verilog HDL assignment warning at Color_Mapper.sv(602): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322388 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(605) " "Verilog HDL assignment warning at Color_Mapper.sv(605): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322388 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(608) " "Verilog HDL assignment warning at Color_Mapper.sv(608): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322388 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(632) " "Verilog HDL assignment warning at Color_Mapper.sv(632): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322389 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(635) " "Verilog HDL assignment warning at Color_Mapper.sv(635): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322389 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(638) " "Verilog HDL assignment warning at Color_Mapper.sv(638): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322389 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(662) " "Verilog HDL assignment warning at Color_Mapper.sv(662): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322389 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(665) " "Verilog HDL assignment warning at Color_Mapper.sv(665): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322390 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(668) " "Verilog HDL assignment warning at Color_Mapper.sv(668): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669966322390 "|PokemonFPGA|color_mapper:cm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "characterRAM color_mapper:cm\|characterRAM:CharacterRAM " "Elaborating entity \"characterRAM\" for hierarchy \"color_mapper:cm\|characterRAM:CharacterRAM\"" {  } { { "Color_Mapper.sv" "CharacterRAM" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966322496 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6612 0 6612 RAMs.sv(14) " "Verilog HDL warning at RAMs.sv(14): number of words (6612) in memory file does not match the number of elements in the address range \[0:6612\]" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1669966322513 "|PokemonFPGA|color_mapper:cm|characterRAM:CharacterRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapRAM color_mapper:cm\|mapRAM:mapRAM " "Elaborating entity \"mapRAM\" for hierarchy \"color_mapper:cm\|mapRAM:mapRAM\"" {  } { { "Color_Mapper.sv" "mapRAM" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966322648 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "76800 0 76800 RAMs.sv(39) " "Verilog HDL warning at RAMs.sv(39): number of words (76800) in memory file does not match the number of elements in the address range \[0:76800\]" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 39 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1669966322822 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startmenuRAM color_mapper:cm\|startmenuRAM:startmenuRAM " "Elaborating entity \"startmenuRAM\" for hierarchy \"color_mapper:cm\|startmenuRAM:startmenuRAM\"" {  } { { "Color_Mapper.sv" "startmenuRAM" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966374737 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "76800 0 76800 RAMs.sv(64) " "Verilog HDL warning at RAMs.sv(64): number of words (76800) in memory file does not match the number of elements in the address range \[0:76800\]" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 64 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1669966374915 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palettes color_mapper:cm\|palettes:palettes " "Elaborating entity \"palettes\" for hierarchy \"color_mapper:cm\|palettes:palettes\"" {  } { { "Color_Mapper.sv" "palettes" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966425868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Character_Movement Character_Movement:Ethan " "Elaborating entity \"Character_Movement\" for hierarchy \"Character_Movement:Ethan\"" {  } { { "PokemonFPGA.sv" "Ethan" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966425917 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669966428303 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.02.01:33:52 Progress: Loading sld07257843/alt_sld_fab_wrapper_hw.tcl " "2022.12.02.01:33:52 Progress: Loading sld07257843/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966432146 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966435420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966435572 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966440509 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966440628 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966440747 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966440887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966440892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966440892 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669966441570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld07257843/alt_sld_fab.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966441853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966441853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966441966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966441966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966441993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966441993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966442080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966442080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966442183 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966442183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966442183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966442270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966442270 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1669966446168 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669966446168 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cm\|characterRAM:CharacterRAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cm\|characterRAM:CharacterRAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6613 " "Parameter NUMWORDS_A set to 6613" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif " "Parameter INIT_FILE set to db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cm\|mapRAM:mapRAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cm\|mapRAM:mapRAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76801 " "Parameter NUMWORDS_A set to 76801" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif " "Parameter INIT_FILE set to db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cm\|startmenuRAM:startmenuRAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cm\|startmenuRAM:startmenuRAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76801 " "Parameter NUMWORDS_A set to 76801" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PokemonFPGA.ram0_startmenuRAM_2dc1a547.hdl.mif " "Parameter INIT_FILE set to db/PokemonFPGA.ram0_startmenuRAM_2dc1a547.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669966448868 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669966448868 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669966448868 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cm\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cm\|Mult1\"" {  } { { "Color_Mapper.sv" "Mult1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966448869 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669966448869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966448915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966448915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966448915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966448915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6613 " "Parameter \"NUMWORDS_A\" = \"6613\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966448915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966448915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966448915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966448915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966448915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966448915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966448915 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669966448915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o971.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o971.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o971 " "Found entity 1: altsyncram_o971" {  } { { "db/altsyncram_o971.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_o971.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966449000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966449000 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669966449036 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669966449043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966449125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966449125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966449125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966449125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76801 " "Parameter \"NUMWORDS_A\" = \"76801\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966449125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966449125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966449125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966449125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966449125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966449125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966449125 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669966449125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4m61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4m61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4m61 " "Found entity 1: altsyncram_4m61" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966449224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966449224 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669966450003 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669966450011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kk9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kk9 " "Found entity 1: decode_kk9" {  } { { "db/decode_kk9.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/decode_kk9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966450134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966450134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b3b " "Found entity 1: mux_b3b" {  } { { "db/mux_b3b.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/mux_b3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966450214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966450214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966450268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966450269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966450269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966450269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76801 " "Parameter \"NUMWORDS_A\" = \"76801\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966450269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966450269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966450269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966450269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966450269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966450269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PokemonFPGA.ram0_startmenuRAM_2dc1a547.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PokemonFPGA.ram0_startmenuRAM_2dc1a547.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966450269 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669966450269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qc71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qc71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qc71 " "Found entity 1: altsyncram_qc71" {  } { { "db/altsyncram_qc71.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_qc71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966450363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966450363 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_startmenuRAM_2dc1a547.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_startmenuRAM_2dc1a547.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669966451147 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_startmenuRAM_2dc1a547.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_startmenuRAM_2dc1a547.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669966451152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966451383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|lpm_mult:Mult1 " "Instantiated megafunction \"color_mapper:cm\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966451383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966451383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966451383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966451383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966451383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966451383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966451383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966451383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669966451383 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669966451383 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966451603 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966451726 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966451889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/add_sub_brg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966451975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966451975 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966452097 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966452144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/add_sub_frg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669966452230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966452230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|altshift:external_latency_ffs color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966452315 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a7 " "Synthesized away node \"color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_qc71.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_qc71.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 61 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM|altsyncram:mem_rtl_0|altsyncram_qc71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a15 " "Synthesized away node \"color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_qc71.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_qc71.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 61 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM|altsyncram:mem_rtl_0|altsyncram_qc71:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a23 " "Synthesized away node \"color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_qc71.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_qc71.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 61 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM|altsyncram:mem_rtl_0|altsyncram_qc71:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a31 " "Synthesized away node \"color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_qc71.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_qc71.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 61 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM|altsyncram:mem_rtl_0|altsyncram_qc71:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a39 " "Synthesized away node \"color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_qc71.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_qc71.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 61 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM|altsyncram:mem_rtl_0|altsyncram_qc71:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a47 " "Synthesized away node \"color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_qc71.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_qc71.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 61 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM|altsyncram:mem_rtl_0|altsyncram_qc71:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a55 " "Synthesized away node \"color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_qc71.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_qc71.tdf" 1196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 61 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM|altsyncram:mem_rtl_0|altsyncram_qc71:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a63 " "Synthesized away node \"color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_qc71.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_qc71.tdf" 1364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 61 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM|altsyncram:mem_rtl_0|altsyncram_qc71:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a71 " "Synthesized away node \"color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_qc71.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_qc71.tdf" 1532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 61 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM|altsyncram:mem_rtl_0|altsyncram_qc71:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a79 " "Synthesized away node \"color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\|altsyncram_qc71:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_qc71.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_qc71.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 61 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM|altsyncram:mem_rtl_0|altsyncram_qc71:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a7 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 52 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a15 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 52 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a23 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 52 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a31 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 52 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a39 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 52 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a47 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 52 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a55 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 1196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 52 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a63 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 1364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 52 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a71 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 1532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 52 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a79 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 52 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a4 " "Synthesized away node \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_o971.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_o971.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 43 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|characterRAM:CharacterRAM|altsyncram:mem_rtl_0|altsyncram_o971:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a5 " "Synthesized away node \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_o971.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_o971.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 43 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|characterRAM:CharacterRAM|altsyncram:mem_rtl_0|altsyncram_o971:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a6 " "Synthesized away node \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_o971.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_o971.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 43 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|characterRAM:CharacterRAM|altsyncram:mem_rtl_0|altsyncram_o971:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a7 " "Synthesized away node \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_o971.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_o971.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 43 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966452394 "|PokemonFPGA|color_mapper:cm|characterRAM:CharacterRAM|altsyncram:mem_rtl_0|altsyncram_o971:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669966452394 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669966452394 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669966453119 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669966453309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669966453309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669966453309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669966453309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669966453309 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1669966453309 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669966453310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669966453310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669966453310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669966453310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669966453310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669966453310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669966453310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669966453310 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1669966453310 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1669966453310 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1669966453310 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 356 -1 0 } } { "Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 352 -1 0 } } { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 243 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 132 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 398 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 253 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" 181 -1 0 } } { "Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1669966453343 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1669966453343 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966455928 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966455928 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966455928 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966455928 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966455928 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966455928 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669966455928 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669966455929 "|PokemonFPGA|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669966455929 "|PokemonFPGA|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669966455929 "|PokemonFPGA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669966455929 "|PokemonFPGA|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669966455929 "|PokemonFPGA|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669966455929 "|PokemonFPGA|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669966455929 "|PokemonFPGA|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669966455929 "|PokemonFPGA|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669966455929 "|PokemonFPGA|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669966455929 "|PokemonFPGA|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669966455929 "|PokemonFPGA|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669966455929 "|PokemonFPGA|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669966455929 "|PokemonFPGA|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669966455929 "|PokemonFPGA|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669966455929 "|PokemonFPGA|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669966455929 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966456262 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "324 " "324 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669966465109 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669966465302 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1669966465302 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/output_files/PokemonFPGA.map.smsg " "Generated suppressed messages file C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/output_files/PokemonFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966466643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669966470644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669966470644 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966471238 "|PokemonFPGA|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966471238 "|PokemonFPGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966471238 "|PokemonFPGA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966471238 "|PokemonFPGA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966471238 "|PokemonFPGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966471238 "|PokemonFPGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966471238 "|PokemonFPGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966471238 "|PokemonFPGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966471238 "|PokemonFPGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669966471238 "|PokemonFPGA|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669966471238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6184 " "Implemented 6184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669966471239 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669966471239 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1669966471239 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5749 " "Implemented 5749 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669966471239 ""} { "Info" "ICUT_CUT_TM_RAMS" "288 " "Implemented 288 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669966471239 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1669966471239 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669966471239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 190 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5095 " "Peak virtual memory: 5095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669966471350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 01:34:31 2022 " "Processing ended: Fri Dec 02 01:34:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669966471350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:49 " "Elapsed time: 00:02:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669966471350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:13 " "Total CPU time (on all processors): 00:03:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669966471350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669966471350 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669955521146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669955521157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 22:32:01 2022 " "Processing started: Thu Dec 01 22:32:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669955521157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955521157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PokemonFPGA -c PokemonFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off PokemonFPGA -c PokemonFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955521157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669955522784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669955522784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palettes.sv 1 1 " "Found 1 design units, including 1 entities, in source file palettes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palettes " "Found entity 1: palettes" {  } { { "palettes.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/palettes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_sr " "Found entity 1: i2s_sr" {  } { { "i2s_sr.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/i2s_sr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_xmit " "Found entity 1: i2s_xmit" {  } { { "i2s.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/i2s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams.sv 2 2 " "Found 2 design units, including 2 entities, in source file rams.sv" { { "Info" "ISGN_ENTITY_NAME" "1 characterRAM " "Found entity 1: characterRAM" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532589 ""} { "Info" "ISGN_ENTITY_NAME" "2 mapRAM " "Found entity 2: mapRAM" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkm_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file pkm_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532595 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Character_Movement.sv(13) " "Verilog HDL information at Character_Movement.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "Character_Movement.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Character_Movement.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669955532601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character_movement.sv 1 1 " "Found 1 design units, including 1 entities, in source file character_movement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Character_Movement " "Found entity 1: Character_Movement" {  } { { "Character_Movement.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Character_Movement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/pokemon_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/pokemon_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc " "Found entity 1: Pokemon_soc" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_irq_mapper " "Found entity 1: Pokemon_soc_irq_mapper" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_irq_mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0 " "Found entity 1: Pokemon_soc_mm_interconnect_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_rsp_mux " "Found entity 1: Pokemon_soc_mm_interconnect_0_rsp_mux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532739 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_rsp_demux " "Found entity 1: Pokemon_soc_mm_interconnect_0_rsp_demux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_cmd_mux " "Found entity 1: Pokemon_soc_mm_interconnect_0_cmd_mux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_cmd_demux " "Found entity 1: Pokemon_soc_mm_interconnect_0_cmd_demux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532784 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532784 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532784 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532784 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669955532793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669955532807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532822 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pokemon_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669955532827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pokemon_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669955532827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: Pokemon_soc_mm_interconnect_0_router_007_default_decode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532831 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_mm_interconnect_0_router_007 " "Found entity 2: Pokemon_soc_mm_interconnect_0_router_007" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pokemon_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669955532835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pokemon_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669955532835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: Pokemon_soc_mm_interconnect_0_router_002_default_decode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532839 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_mm_interconnect_0_router_002 " "Found entity 2: Pokemon_soc_mm_interconnect_0_router_002" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pokemon_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669955532843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pokemon_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669955532844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_router_default_decode " "Found entity 1: Pokemon_soc_mm_interconnect_0_router_default_decode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532848 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_mm_interconnect_0_router " "Found entity 2: Pokemon_soc_mm_interconnect_0_router" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_usb_rst " "Found entity 1: Pokemon_soc_usb_rst" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_usb_rst.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_timer_0 " "Found entity 1: Pokemon_soc_timer_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_sysid_qsys_0 " "Found entity 1: Pokemon_soc_sysid_qsys_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sysid_qsys_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_spi_0 " "Found entity 1: Pokemon_soc_spi_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_sdram_pll_dffpipe_l2c " "Found entity 1: Pokemon_soc_sdram_pll_dffpipe_l2c" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532943 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_sdram_pll_stdsync_sv6 " "Found entity 2: Pokemon_soc_sdram_pll_stdsync_sv6" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532943 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pokemon_soc_sdram_pll_altpll_vg92 " "Found entity 3: Pokemon_soc_sdram_pll_altpll_vg92" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532943 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pokemon_soc_sdram_pll " "Found entity 4: Pokemon_soc_sdram_pll" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_sdram_input_efifo_module " "Found entity 1: Pokemon_soc_sdram_input_efifo_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532954 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_sdram " "Found entity 2: Pokemon_soc_sdram" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_onchip_memory2_0 " "Found entity 1: Pokemon_soc_onchip_memory2_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0 " "Found entity 1: Pokemon_soc_nios2_gen2_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955532970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955532970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "5 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "6 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "7 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "8 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "9 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "10 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "11 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "12 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "13 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "14 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "15 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "16 Pokemon_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Pokemon_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "17 Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "18 Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "19 Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "20 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""} { "Info" "ISGN_ENTITY_NAME" "21 Pokemon_soc_nios2_gen2_0_cpu " "Found entity 21: Pokemon_soc_nios2_gen2_0_cpu" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955533028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955533038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955533047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955533056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_test_bench" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955533066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_leds_pio " "Found entity 1: Pokemon_soc_leds_pio" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_leds_pio.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955533074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_keycode " "Found entity 1: Pokemon_soc_keycode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_keycode.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955533084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_key " "Found entity 1: Pokemon_soc_key" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_key.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955533093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: Pokemon_soc_jtag_uart_0_sim_scfifo_w" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533112 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_jtag_uart_0_scfifo_w " "Found entity 2: Pokemon_soc_jtag_uart_0_scfifo_w" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533112 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pokemon_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: Pokemon_soc_jtag_uart_0_sim_scfifo_r" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533112 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pokemon_soc_jtag_uart_0_scfifo_r " "Found entity 4: Pokemon_soc_jtag_uart_0_scfifo_r" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533112 ""} { "Info" "ISGN_ENTITY_NAME" "5 Pokemon_soc_jtag_uart_0 " "Found entity 5: Pokemon_soc_jtag_uart_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955533112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_hex_digits_pio " "Found entity 1: Pokemon_soc_hex_digits_pio" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_hex_digits_pio.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955533122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_accumulate.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_accumulate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_accumulate " "Found entity 1: Pokemon_soc_accumulate" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_accumulate.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_accumulate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955533132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemonfpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemonfpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PokemonFPGA " "Found entity 1: PokemonFPGA" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955533142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/VGA_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955533153 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669955533158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955533164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955533175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955533175 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(318) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669955533195 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(328) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669955533195 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(338) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669955533196 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(682) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669955533197 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at Pokemon_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669955533198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PokemonFPGA " "Elaborating entity \"PokemonFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669955533558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "PokemonFPGA.sv" "hex_driver4" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955533576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc Pokemon_soc:u0 " "Elaborating entity \"Pokemon_soc\" for hierarchy \"Pokemon_soc:u0\"" {  } { { "PokemonFPGA.sv" "u0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955533609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_accumulate Pokemon_soc:u0\|Pokemon_soc_accumulate:accumulate " "Elaborating entity \"Pokemon_soc_accumulate\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_accumulate:accumulate\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "accumulate" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955533657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_hex_digits_pio Pokemon_soc:u0\|Pokemon_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"Pokemon_soc_hex_digits_pio\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "hex_digits_pio" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955533677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_jtag_uart_0 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Pokemon_soc_jtag_uart_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "jtag_uart_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955533697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_jtag_uart_0_scfifo_w Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"Pokemon_soc_jtag_uart_0_scfifo_w\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "the_Pokemon_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955533718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955533975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955533984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955533985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955533985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955533985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955533985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955533985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955533985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955533985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955533985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955533985 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669955533985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955534060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955534060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955534066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955534105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955534105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955534114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955534151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955534151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955534162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955534230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955534230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955534243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955534318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955534318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955534330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955534401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955534401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955534413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_jtag_uart_0_scfifo_r Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_r:the_Pokemon_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"Pokemon_soc_jtag_uart_0_scfifo_r\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_r:the_Pokemon_soc_jtag_uart_0_scfifo_r\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "the_Pokemon_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955534466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "Pokemon_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955534872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955534898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955534898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955534898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955534898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955534898 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669955534898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955535558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955535741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_key Pokemon_soc:u0\|Pokemon_soc_key:key " "Elaborating entity \"Pokemon_soc_key\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_key:key\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "key" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955535806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_keycode Pokemon_soc:u0\|Pokemon_soc_keycode:keycode " "Elaborating entity \"Pokemon_soc_keycode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_keycode:keycode\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "keycode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955535824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_leds_pio Pokemon_soc:u0\|Pokemon_soc_leds_pio:leds_pio " "Elaborating entity \"Pokemon_soc_leds_pio\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_leds_pio:leds_pio\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "leds_pio" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955535843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0 Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Pokemon_soc_nios2_gen2_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "nios2_gen2_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955535861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955535882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_test_bench Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_test_bench:the_Pokemon_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_test_bench:the_Pokemon_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955535994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536196 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669955536196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955536284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955536284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536526 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669955536526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955536943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955536943 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669955536943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955537031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955537031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955537038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955537087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955537107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955537182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955537299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955537307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537307 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669955537307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955537318 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955537329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955537342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955537367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_onchip_memory2_0 Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Pokemon_soc_onchip_memory2_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "onchip_memory2_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955537400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955537427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955537444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Pokemon_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"Pokemon_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955537445 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669955537445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ig1 " "Found entity 1: altsyncram_4ig1" {  } { { "db/altsyncram_4ig1.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4ig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955537538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955537538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ig1 Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4ig1:auto_generated " "Elaborating entity \"altsyncram_4ig1\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4ig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955537546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram Pokemon_soc:u0\|Pokemon_soc_sdram:sdram " "Elaborating entity \"Pokemon_soc_sdram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram:sdram\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "sdram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955537989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_input_efifo_module Pokemon_soc:u0\|Pokemon_soc_sdram:sdram\|Pokemon_soc_sdram_input_efifo_module:the_Pokemon_soc_sdram_input_efifo_module " "Elaborating entity \"Pokemon_soc_sdram_input_efifo_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram:sdram\|Pokemon_soc_sdram_input_efifo_module:the_Pokemon_soc_sdram_input_efifo_module\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "the_Pokemon_soc_sdram_input_efifo_module" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955538072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll " "Elaborating entity \"Pokemon_soc_sdram_pll\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "sdram_pll" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955538096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll_stdsync_sv6 Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"Pokemon_soc_sdram_pll_stdsync_sv6\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955538113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll_dffpipe_l2c Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2\|Pokemon_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Pokemon_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2\|Pokemon_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955538128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll_altpll_vg92 Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"Pokemon_soc_sdram_pll_altpll_vg92\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "sd1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955538145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_spi_0 Pokemon_soc:u0\|Pokemon_soc_spi_0:spi_0 " "Elaborating entity \"Pokemon_soc_spi_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_spi_0:spi_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "spi_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955538162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sysid_qsys_0 Pokemon_soc:u0\|Pokemon_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"Pokemon_soc_sysid_qsys_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "sysid_qsys_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955538192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_timer_0 Pokemon_soc:u0\|Pokemon_soc_timer_0:timer_0 " "Elaborating entity \"Pokemon_soc_timer_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_timer_0:timer_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "timer_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955538210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_usb_rst Pokemon_soc:u0\|Pokemon_soc_usb_rst:usb_rst " "Elaborating entity \"Pokemon_soc_usb_rst\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_usb_rst:usb_rst\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "usb_rst" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955538267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "mm_interconnect_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955538283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955538882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955538908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955538931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955538956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955538980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulate_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulate_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "accumulate_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 3459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "router" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_default_decode Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router\|Pokemon_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router\|Pokemon_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_002 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_002\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 4964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_002_default_decode Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002\|Pokemon_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002\|Pokemon_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955539940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_007 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_007\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955540014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_007_default_decode Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007\|Pokemon_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007\|Pokemon_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955540033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955540206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955540225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_cmd_demux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955540244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_cmd_mux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955540290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955540315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955540330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_rsp_demux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955540661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_rsp_mux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955540790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955540878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955540895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955540933 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669955540942 "|PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669955540943 "|PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669955540943 "|PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955540992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955541030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955541050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955541126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955541220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955541235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955541296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955541310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_irq_mapper Pokemon_soc:u0\|Pokemon_soc_irq_mapper:irq_mapper " "Elaborating entity \"Pokemon_soc_irq_mapper\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_irq_mapper:irq_mapper\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "irq_mapper" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955541457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Pokemon_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "rst_controller" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955541471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955541487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955541501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Pokemon_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "rst_controller_001" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955541514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vc " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vc\"" {  } { { "PokemonFPGA.sv" "vc" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955541537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(52) " "Verilog HDL assignment warning at VGA_controller.sv(52): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/VGA_controller.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541538 "|PokemonFPGA|vga_controller:vc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(55) " "Verilog HDL assignment warning at VGA_controller.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/VGA_controller.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541538 "|PokemonFPGA|vga_controller:vc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:cm " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:cm\"" {  } { { "PokemonFPGA.sv" "cm" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955541557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(68) " "Verilog HDL assignment warning at Color_Mapper.sv(68): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541560 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(73) " "Verilog HDL assignment warning at Color_Mapper.sv(73): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541560 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(76) " "Verilog HDL assignment warning at Color_Mapper.sv(76): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541560 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(79) " "Verilog HDL assignment warning at Color_Mapper.sv(79): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541561 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(82) " "Verilog HDL assignment warning at Color_Mapper.sv(82): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541561 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(87) " "Verilog HDL assignment warning at Color_Mapper.sv(87): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541561 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(90) " "Verilog HDL assignment warning at Color_Mapper.sv(90): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541561 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(93) " "Verilog HDL assignment warning at Color_Mapper.sv(93): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541562 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(96) " "Verilog HDL assignment warning at Color_Mapper.sv(96): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541562 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(101) " "Verilog HDL assignment warning at Color_Mapper.sv(101): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541562 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(104) " "Verilog HDL assignment warning at Color_Mapper.sv(104): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541562 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(107) " "Verilog HDL assignment warning at Color_Mapper.sv(107): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541563 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(110) " "Verilog HDL assignment warning at Color_Mapper.sv(110): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541563 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(115) " "Verilog HDL assignment warning at Color_Mapper.sv(115): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541563 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(118) " "Verilog HDL assignment warning at Color_Mapper.sv(118): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541563 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(121) " "Verilog HDL assignment warning at Color_Mapper.sv(121): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541563 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(124) " "Verilog HDL assignment warning at Color_Mapper.sv(124): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541564 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(136) " "Verilog HDL assignment warning at Color_Mapper.sv(136): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541564 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(173) " "Verilog HDL assignment warning at Color_Mapper.sv(173): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541565 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(176) " "Verilog HDL assignment warning at Color_Mapper.sv(176): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541565 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(179) " "Verilog HDL assignment warning at Color_Mapper.sv(179): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541565 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(203) " "Verilog HDL assignment warning at Color_Mapper.sv(203): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541566 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(206) " "Verilog HDL assignment warning at Color_Mapper.sv(206): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541566 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(209) " "Verilog HDL assignment warning at Color_Mapper.sv(209): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541566 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(233) " "Verilog HDL assignment warning at Color_Mapper.sv(233): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541566 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(236) " "Verilog HDL assignment warning at Color_Mapper.sv(236): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541566 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(239) " "Verilog HDL assignment warning at Color_Mapper.sv(239): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541567 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(263) " "Verilog HDL assignment warning at Color_Mapper.sv(263): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541567 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(266) " "Verilog HDL assignment warning at Color_Mapper.sv(266): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541567 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(269) " "Verilog HDL assignment warning at Color_Mapper.sv(269): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541567 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(297) " "Verilog HDL assignment warning at Color_Mapper.sv(297): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541568 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(300) " "Verilog HDL assignment warning at Color_Mapper.sv(300): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541568 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(303) " "Verilog HDL assignment warning at Color_Mapper.sv(303): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541568 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(327) " "Verilog HDL assignment warning at Color_Mapper.sv(327): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541568 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(330) " "Verilog HDL assignment warning at Color_Mapper.sv(330): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541568 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(333) " "Verilog HDL assignment warning at Color_Mapper.sv(333): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541568 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(357) " "Verilog HDL assignment warning at Color_Mapper.sv(357): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541569 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(360) " "Verilog HDL assignment warning at Color_Mapper.sv(360): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541569 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(363) " "Verilog HDL assignment warning at Color_Mapper.sv(363): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541569 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(387) " "Verilog HDL assignment warning at Color_Mapper.sv(387): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541569 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(390) " "Verilog HDL assignment warning at Color_Mapper.sv(390): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541569 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(393) " "Verilog HDL assignment warning at Color_Mapper.sv(393): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541569 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(422) " "Verilog HDL assignment warning at Color_Mapper.sv(422): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541570 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(425) " "Verilog HDL assignment warning at Color_Mapper.sv(425): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541570 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(428) " "Verilog HDL assignment warning at Color_Mapper.sv(428): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541570 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(452) " "Verilog HDL assignment warning at Color_Mapper.sv(452): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541570 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(455) " "Verilog HDL assignment warning at Color_Mapper.sv(455): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541571 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(458) " "Verilog HDL assignment warning at Color_Mapper.sv(458): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541571 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(482) " "Verilog HDL assignment warning at Color_Mapper.sv(482): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541571 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(485) " "Verilog HDL assignment warning at Color_Mapper.sv(485): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541571 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(488) " "Verilog HDL assignment warning at Color_Mapper.sv(488): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541571 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(512) " "Verilog HDL assignment warning at Color_Mapper.sv(512): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541572 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(515) " "Verilog HDL assignment warning at Color_Mapper.sv(515): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541572 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(518) " "Verilog HDL assignment warning at Color_Mapper.sv(518): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541572 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(546) " "Verilog HDL assignment warning at Color_Mapper.sv(546): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541572 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(549) " "Verilog HDL assignment warning at Color_Mapper.sv(549): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541573 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(552) " "Verilog HDL assignment warning at Color_Mapper.sv(552): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541573 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(576) " "Verilog HDL assignment warning at Color_Mapper.sv(576): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541573 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(579) " "Verilog HDL assignment warning at Color_Mapper.sv(579): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541573 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(582) " "Verilog HDL assignment warning at Color_Mapper.sv(582): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541573 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(606) " "Verilog HDL assignment warning at Color_Mapper.sv(606): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541574 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(609) " "Verilog HDL assignment warning at Color_Mapper.sv(609): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541574 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(612) " "Verilog HDL assignment warning at Color_Mapper.sv(612): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541574 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(636) " "Verilog HDL assignment warning at Color_Mapper.sv(636): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541574 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(639) " "Verilog HDL assignment warning at Color_Mapper.sv(639): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541574 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(642) " "Verilog HDL assignment warning at Color_Mapper.sv(642): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955541575 "|PokemonFPGA|color_mapper:cm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "characterRAM color_mapper:cm\|characterRAM:CharacterRAM " "Elaborating entity \"characterRAM\" for hierarchy \"color_mapper:cm\|characterRAM:CharacterRAM\"" {  } { { "Color_Mapper.sv" "CharacterRAM" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955541674 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6612 0 6612 RAMs.sv(14) " "Verilog HDL warning at RAMs.sv(14): number of words (6612) in memory file does not match the number of elements in the address range \[0:6612\]" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1669955541691 "|PokemonFPGA|color_mapper:cm|characterRAM:CharacterRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapRAM color_mapper:cm\|mapRAM:mapRAM " "Elaborating entity \"mapRAM\" for hierarchy \"color_mapper:cm\|mapRAM:mapRAM\"" {  } { { "Color_Mapper.sv" "mapRAM" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955541815 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "76800 0 76800 RAMs.sv(39) " "Verilog HDL warning at RAMs.sv(39): number of words (76800) in memory file does not match the number of elements in the address range \[0:76800\]" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 39 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1669955541991 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palettes color_mapper:cm\|palettes:palettes " "Elaborating entity \"palettes\" for hierarchy \"color_mapper:cm\|palettes:palettes\"" {  } { { "Color_Mapper.sv" "palettes" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955594175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Character_Movement Character_Movement:Ethan " "Elaborating entity \"Character_Movement\" for hierarchy \"Character_Movement:Ethan\"" {  } { { "PokemonFPGA.sv" "Ethan" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955594214 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669955596634 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.01.22:33:20 Progress: Loading sld07257843/alt_sld_fab_wrapper_hw.tcl " "2022.12.01.22:33:20 Progress: Loading sld07257843/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955600721 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955604173 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955604328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955609471 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955609599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955609734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955609881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955609886 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955609887 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669955610582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld07257843/alt_sld_fab.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955610901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955610901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955611023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955611023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955611051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955611051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955611138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955611138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955611251 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955611251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955611251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955611354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955611354 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1669955615315 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669955615315 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cm\|characterRAM:CharacterRAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cm\|characterRAM:CharacterRAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6613 " "Parameter NUMWORDS_A set to 6613" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif " "Parameter INIT_FILE set to db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cm\|mapRAM:mapRAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cm\|mapRAM:mapRAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76801 " "Parameter NUMWORDS_A set to 76801" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif " "Parameter INIT_FILE set to db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669955618069 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669955618069 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669955618069 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cm\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cm\|Mult1\"" {  } { { "Color_Mapper.sv" "Mult1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 76 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955618071 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669955618071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955618118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6613 " "Parameter \"NUMWORDS_A\" = \"6613\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618118 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669955618118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o971.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o971.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o971 " "Found entity 1: altsyncram_o971" {  } { { "db/altsyncram_o971.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_o971.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955618204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955618204 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955618242 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955618249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955618333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76801 " "Parameter \"NUMWORDS_A\" = \"76801\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955618333 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669955618333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4m61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4m61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4m61 " "Found entity 1: altsyncram_4m61" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955618430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955618430 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955619227 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669955619233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kk9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kk9 " "Found entity 1: decode_kk9" {  } { { "db/decode_kk9.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/decode_kk9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955619360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955619360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b3b " "Found entity 1: mux_b3b" {  } { { "db/mux_b3b.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/mux_b3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955619442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955619442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955619605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|lpm_mult:Mult1 " "Instantiated megafunction \"color_mapper:cm\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955619605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955619605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955619605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955619605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955619605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955619605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955619605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955619605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669955619605 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669955619605 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 76 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955619838 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 76 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955619967 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 76 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955620136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/add_sub_brg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955620225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955620225 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 76 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955620353 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 76 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955620401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/add_sub_frg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955620488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955620488 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|altshift:external_latency_ffs color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 76 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955620579 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a7 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 49 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955620656 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a15 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 49 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955620656 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a23 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 49 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955620656 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a31 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 49 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955620656 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a39 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 49 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955620656 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a47 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 49 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955620656 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a55 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 1196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 49 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955620656 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a63 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 1364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 49 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955620656 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a71 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 1532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 49 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955620656 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a79 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 49 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955620656 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a4 " "Synthesized away node \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_o971.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_o971.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 40 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955620656 "|PokemonFPGA|color_mapper:cm|characterRAM:CharacterRAM|altsyncram:mem_rtl_0|altsyncram_o971:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a5 " "Synthesized away node \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_o971.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_o971.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 40 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955620656 "|PokemonFPGA|color_mapper:cm|characterRAM:CharacterRAM|altsyncram:mem_rtl_0|altsyncram_o971:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a6 " "Synthesized away node \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_o971.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_o971.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 40 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955620656 "|PokemonFPGA|color_mapper:cm|characterRAM:CharacterRAM|altsyncram:mem_rtl_0|altsyncram_o971:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a7 " "Synthesized away node \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_o971.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_o971.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 40 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955620656 "|PokemonFPGA|color_mapper:cm|characterRAM:CharacterRAM|altsyncram:mem_rtl_0|altsyncram_o971:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669955620656 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669955620656 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669955621588 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669955621773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669955621773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669955621773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669955621773 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669955621773 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1669955621773 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669955621774 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669955621774 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669955621774 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669955621774 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669955621774 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669955621774 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669955621774 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669955621774 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1669955621774 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1669955621774 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1669955621774 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 356 -1 0 } } { "Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 352 -1 0 } } { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 243 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 132 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 398 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 253 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" 181 -1 0 } } { "Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1669955621804 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1669955621804 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955624173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955624173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955624173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955624173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955624173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955624173 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669955624173 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955624173 "|PokemonFPGA|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955624173 "|PokemonFPGA|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955624173 "|PokemonFPGA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955624173 "|PokemonFPGA|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955624173 "|PokemonFPGA|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955624173 "|PokemonFPGA|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955624173 "|PokemonFPGA|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955624173 "|PokemonFPGA|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955624173 "|PokemonFPGA|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955624173 "|PokemonFPGA|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955624173 "|PokemonFPGA|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955624173 "|PokemonFPGA|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955624173 "|PokemonFPGA|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955624173 "|PokemonFPGA|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669955624173 "|PokemonFPGA|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669955624173 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955624496 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "322 " "322 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669955630505 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1669955630681 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1669955630681 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955630845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669955631335 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1669955631335 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/output_files/PokemonFPGA.map.smsg " "Generated suppressed messages file C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/output_files/PokemonFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955632726 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669955636912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955636912 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955637503 "|PokemonFPGA|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955637503 "|PokemonFPGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955637503 "|PokemonFPGA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955637503 "|PokemonFPGA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955637503 "|PokemonFPGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955637503 "|PokemonFPGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955637503 "|PokemonFPGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955637503 "|PokemonFPGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955637503 "|PokemonFPGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669955637503 "|PokemonFPGA|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669955637503 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5857 " "Implemented 5857 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669955637504 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669955637504 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1669955637504 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5492 " "Implemented 5492 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669955637504 ""} { "Info" "ICUT_CUT_TM_RAMS" "218 " "Implemented 218 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669955637504 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1669955637504 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669955637504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 176 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5068 " "Peak virtual memory: 5068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669955637628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 22:33:57 2022 " "Processing ended: Thu Dec 01 22:33:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669955637628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669955637628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669955637628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955637628 ""}
>>>>>>> Stashed changes
