Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: ee201_numlock_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ee201_numlock_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ee201_numlock_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ee201_numlock_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_lumlock_sm.v\" into library work
Parsing module <ee201_lumlock_sm>.
Analyzing Verilog file \"C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_numlock_top.v\" into library work
Parsing module <ee201_numlock_top>.
WARNING:HDLCompiler:327 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_numlock_top.v" Line 248: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_numlock_top.v" Line 285: Concatenation with unsized literal; will interpret as 32 bits

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:327 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_numlock_top.v" Line 248: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_numlock_top.v" Line 285: Concatenation with unsized literal; will interpret as 32 bits

Elaborating module <ee201_numlock_top>.

Elaborating module <BUFGP>.
WARNING:HDLCompiler:1127 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_numlock_top.v" Line 87: Assignment to board_clk ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_numlock_top.v" Line 109: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:1511 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_numlock_top.v" Line 58: Mix of blocking and non-blocking assignments to variable <DIV_CLK> is not a recommended coding practice.
WARNING:HDLCompiler:604 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_numlock_top.v" Line 140: Module instantiation should have an instance name

Elaborating module <ee201_lumlock_sm>.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_lumlock_sm.v" Line 57: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_lumlock_sm.v" Line 113: Result of 10-bit expression is truncated to fit in 1-bit target.
ERROR:HDLCompiler:1401 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_lumlock_sm.v" Line 48: Signal Timerout_count[25] in unit ee201_lumlock_sm is connected to following multiple drivers:
ERROR:HDLCompiler:1379 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_lumlock_sm.v" Line 54: Driver 0: output signal Timerout_count[25] of instance Flip-flop
ERROR:HDLCompiler:1379 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_lumlock_sm.v" Line 48: Driver 1: output signal Timerout_count[25] of instance Flip-flop
Module ee201_lumlock_sm remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_lumlock_sm.v" Line 21: Empty module <ee201_lumlock_sm> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_numlock_top.v" Line 140: Assignment to Unlock ignored, since the identifier is never used
WARNING:HDLCompiler:1309 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_numlock_top.v" Line 224: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\Desktop\Everything2\EE201 LAB\L6\ee201_lab6\ee201_numlock_top.v" Line 285: Result of 39-bit expression is truncated to fit in 8-bit target.
--> 

Total memory usage is 101428 kilobytes

Number of errors   :    3 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    0 (   0 filtered)

