
`timescale 1ns / 1ps

module bram (
    input wire clk,          // Clock input
    input wire reset_n,      // Active low reset input
    input wire [3:0] addr,   // Address input (10-bit address for 1024 locations)
    input wire we,           // Write enable input
    input wire [3:0] din,   // Data input for write
    output reg [3:0] dout   // Data output for read
);

// Instantiate Block RAM
reg [3:0] mem [0:15];    // Memory array of 1024 words, each 16 bits wide
integer i;
always @(posedge clk or negedge reset_n) begin
    if (!reset_n) begin
        // Reset state: Clear memory
        for ( i = 0; i < 16; i = i + 1) begin
            mem[i] <= 4'h0000;
        end
    end else begin
        // Read or write operation based on we signal
        if (we) begin
            // Write operation
                mem[addr] <= din;
   
        end
        else begin
            // Read operation
                dout <= mem[addr];

        end
    end
end

endmodule