|top_mod
sclk => sclk.IN8
nrst => nrst.IN8
key_pp => key_pp.IN1
key_1 => key_1.IN1
key_2 => key_2.IN1
sel[0] <= caseg_disp:caseg_disp_inst.sel
sel[1] <= caseg_disp:caseg_disp_inst.sel
sel[2] <= caseg_disp:caseg_disp_inst.sel
sel[3] <= caseg_disp:caseg_disp_inst.sel
sel[4] <= caseg_disp:caseg_disp_inst.sel
sel[5] <= caseg_disp:caseg_disp_inst.sel
sel[6] <= caseg_disp:caseg_disp_inst.sel
sel[7] <= caseg_disp:caseg_disp_inst.sel
seg[0] <= caseg_disp:caseg_disp_inst.seg
seg[1] <= caseg_disp:caseg_disp_inst.seg
seg[2] <= caseg_disp:caseg_disp_inst.seg
seg[3] <= caseg_disp:caseg_disp_inst.seg
seg[4] <= caseg_disp:caseg_disp_inst.seg
seg[5] <= caseg_disp:caseg_disp_inst.seg
seg[6] <= caseg_disp:caseg_disp_inst.seg
seg[7] <= caseg_disp:caseg_disp_inst.seg
led <= led:led_inst.led


|top_mod|key_debounce:key_debounce_inst_pp
sclk => key_signal~reg0.CLK
sclk => cnt_20ms[0].CLK
sclk => cnt_20ms[1].CLK
sclk => cnt_20ms[2].CLK
sclk => cnt_20ms[3].CLK
sclk => cnt_20ms[4].CLK
sclk => cnt_20ms[5].CLK
sclk => cnt_20ms[6].CLK
sclk => cnt_20ms[7].CLK
sclk => cnt_20ms[8].CLK
sclk => cnt_20ms[9].CLK
sclk => cnt_20ms[10].CLK
sclk => cnt_20ms[11].CLK
sclk => cnt_20ms[12].CLK
sclk => cnt_20ms[13].CLK
sclk => cnt_20ms[14].CLK
sclk => cnt_20ms[15].CLK
sclk => cnt_20ms[16].CLK
sclk => cnt_20ms[17].CLK
sclk => cnt_20ms[18].CLK
sclk => cnt_20ms[19].CLK
nrst => cnt_20ms[0].ACLR
nrst => cnt_20ms[1].ACLR
nrst => cnt_20ms[2].ACLR
nrst => cnt_20ms[3].ACLR
nrst => cnt_20ms[4].ACLR
nrst => cnt_20ms[5].ACLR
nrst => cnt_20ms[6].ACLR
nrst => cnt_20ms[7].ACLR
nrst => cnt_20ms[8].ACLR
nrst => cnt_20ms[9].ACLR
nrst => cnt_20ms[10].ACLR
nrst => cnt_20ms[11].ACLR
nrst => cnt_20ms[12].ACLR
nrst => cnt_20ms[13].ACLR
nrst => cnt_20ms[14].ACLR
nrst => cnt_20ms[15].ACLR
nrst => cnt_20ms[16].ACLR
nrst => cnt_20ms[17].ACLR
nrst => cnt_20ms[18].ACLR
nrst => cnt_20ms[19].ACLR
nrst => key_signal~reg0.ACLR
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_signal <= key_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mod|down_counter:down_counter_inst
sclk => cnt[0]~reg0.CLK
sclk => cnt[1]~reg0.CLK
sclk => cnt[2]~reg0.CLK
sclk => cnt[3]~reg0.CLK
sclk => cnt[4]~reg0.CLK
sclk => cnt[5]~reg0.CLK
sclk => cnt[6]~reg0.CLK
sclk => cnt_1s[0].CLK
sclk => cnt_1s[1].CLK
sclk => cnt_1s[2].CLK
sclk => cnt_1s[3].CLK
sclk => cnt_1s[4].CLK
sclk => cnt_1s[5].CLK
sclk => cnt_1s[6].CLK
sclk => cnt_1s[7].CLK
sclk => cnt_1s[8].CLK
sclk => cnt_1s[9].CLK
sclk => cnt_1s[10].CLK
sclk => cnt_1s[11].CLK
sclk => cnt_1s[12].CLK
sclk => cnt_1s[13].CLK
sclk => cnt_1s[14].CLK
sclk => cnt_1s[15].CLK
sclk => cnt_1s[16].CLK
sclk => cnt_1s[17].CLK
sclk => cnt_1s[18].CLK
sclk => cnt_1s[19].CLK
sclk => cnt_1s[20].CLK
sclk => cnt_1s[21].CLK
sclk => cnt_1s[22].CLK
sclk => cnt_1s[23].CLK
sclk => cnt_1s[24].CLK
sclk => cnt_1s[25].CLK
sclk => cnt_state[0]~reg0.CLK
sclk => cnt_state[1]~reg0.CLK
sclk => cnt_state[2]~reg0.CLK
nrst => cnt_1s[0].ACLR
nrst => cnt_1s[1].ACLR
nrst => cnt_1s[2].ACLR
nrst => cnt_1s[3].ACLR
nrst => cnt_1s[4].ACLR
nrst => cnt_1s[5].ACLR
nrst => cnt_1s[6].ACLR
nrst => cnt_1s[7].ACLR
nrst => cnt_1s[8].ACLR
nrst => cnt_1s[9].ACLR
nrst => cnt_1s[10].ACLR
nrst => cnt_1s[11].ACLR
nrst => cnt_1s[12].ACLR
nrst => cnt_1s[13].ACLR
nrst => cnt_1s[14].ACLR
nrst => cnt_1s[15].ACLR
nrst => cnt_1s[16].ACLR
nrst => cnt_1s[17].ACLR
nrst => cnt_1s[18].ACLR
nrst => cnt_1s[19].ACLR
nrst => cnt_1s[20].ACLR
nrst => cnt_1s[21].ACLR
nrst => cnt_1s[22].ACLR
nrst => cnt_1s[23].ACLR
nrst => cnt_1s[24].ACLR
nrst => cnt_1s[25].ACLR
nrst => cnt[0]~reg0.ACLR
nrst => cnt[1]~reg0.ACLR
nrst => cnt[2]~reg0.PRESET
nrst => cnt[3]~reg0.ACLR
nrst => cnt[4]~reg0.PRESET
nrst => cnt[5]~reg0.ACLR
nrst => cnt[6]~reg0.ACLR
nrst => cnt_state[0]~reg0.PRESET
nrst => cnt_state[1]~reg0.ACLR
nrst => cnt_state[2]~reg0.ACLR
key_pp => always0.IN1
key_pp => always0.IN1
key_pp => always2.IN1
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[5] <= cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[6] <= cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_state[0] <= cnt_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_state[1] <= cnt_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_state[2] <= cnt_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
is_counting <= is_counting.DB_MAX_OUTPUT_PORT_TYPE


|top_mod|led:led_inst
sclk => led~reg0.CLK
sclk => cnt_100ms[0].CLK
sclk => cnt_100ms[1].CLK
sclk => cnt_100ms[2].CLK
sclk => cnt_100ms[3].CLK
sclk => cnt_100ms[4].CLK
sclk => cnt_100ms[5].CLK
sclk => cnt_100ms[6].CLK
sclk => cnt_100ms[7].CLK
sclk => cnt_100ms[8].CLK
sclk => cnt_100ms[9].CLK
sclk => cnt_100ms[10].CLK
sclk => cnt_100ms[11].CLK
sclk => cnt_100ms[12].CLK
sclk => cnt_100ms[13].CLK
sclk => cnt_100ms[14].CLK
sclk => cnt_100ms[15].CLK
sclk => cnt_100ms[16].CLK
sclk => cnt_100ms[17].CLK
sclk => cnt_100ms[18].CLK
sclk => cnt_100ms[19].CLK
sclk => cnt_100ms[20].CLK
sclk => cnt_100ms[21].CLK
sclk => cnt_100ms[22].CLK
nrst => cnt_100ms[0].ACLR
nrst => cnt_100ms[1].ACLR
nrst => cnt_100ms[2].ACLR
nrst => cnt_100ms[3].ACLR
nrst => cnt_100ms[4].ACLR
nrst => cnt_100ms[5].ACLR
nrst => cnt_100ms[6].ACLR
nrst => cnt_100ms[7].ACLR
nrst => cnt_100ms[8].ACLR
nrst => cnt_100ms[9].ACLR
nrst => cnt_100ms[10].ACLR
nrst => cnt_100ms[11].ACLR
nrst => cnt_100ms[12].ACLR
nrst => cnt_100ms[13].ACLR
nrst => cnt_100ms[14].ACLR
nrst => cnt_100ms[15].ACLR
nrst => cnt_100ms[16].ACLR
nrst => cnt_100ms[17].ACLR
nrst => cnt_100ms[18].ACLR
nrst => cnt_100ms[19].ACLR
nrst => cnt_100ms[20].ACLR
nrst => cnt_100ms[21].ACLR
nrst => cnt_100ms[22].ACLR
nrst => led~reg0.ACLR
state[0] => Equal0.IN0
state[0] => Equal1.IN2
state[1] => Equal0.IN2
state[1] => Equal1.IN1
state[2] => Equal0.IN1
state[2] => Equal1.IN0
led <= led~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mod|key_debounce:key_debounce_inst_1
sclk => key_signal~reg0.CLK
sclk => cnt_20ms[0].CLK
sclk => cnt_20ms[1].CLK
sclk => cnt_20ms[2].CLK
sclk => cnt_20ms[3].CLK
sclk => cnt_20ms[4].CLK
sclk => cnt_20ms[5].CLK
sclk => cnt_20ms[6].CLK
sclk => cnt_20ms[7].CLK
sclk => cnt_20ms[8].CLK
sclk => cnt_20ms[9].CLK
sclk => cnt_20ms[10].CLK
sclk => cnt_20ms[11].CLK
sclk => cnt_20ms[12].CLK
sclk => cnt_20ms[13].CLK
sclk => cnt_20ms[14].CLK
sclk => cnt_20ms[15].CLK
sclk => cnt_20ms[16].CLK
sclk => cnt_20ms[17].CLK
sclk => cnt_20ms[18].CLK
sclk => cnt_20ms[19].CLK
nrst => cnt_20ms[0].ACLR
nrst => cnt_20ms[1].ACLR
nrst => cnt_20ms[2].ACLR
nrst => cnt_20ms[3].ACLR
nrst => cnt_20ms[4].ACLR
nrst => cnt_20ms[5].ACLR
nrst => cnt_20ms[6].ACLR
nrst => cnt_20ms[7].ACLR
nrst => cnt_20ms[8].ACLR
nrst => cnt_20ms[9].ACLR
nrst => cnt_20ms[10].ACLR
nrst => cnt_20ms[11].ACLR
nrst => cnt_20ms[12].ACLR
nrst => cnt_20ms[13].ACLR
nrst => cnt_20ms[14].ACLR
nrst => cnt_20ms[15].ACLR
nrst => cnt_20ms[16].ACLR
nrst => cnt_20ms[17].ACLR
nrst => cnt_20ms[18].ACLR
nrst => cnt_20ms[19].ACLR
nrst => key_signal~reg0.ACLR
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_signal <= key_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mod|key_debounce:key_debounce_inst_2
sclk => key_signal~reg0.CLK
sclk => cnt_20ms[0].CLK
sclk => cnt_20ms[1].CLK
sclk => cnt_20ms[2].CLK
sclk => cnt_20ms[3].CLK
sclk => cnt_20ms[4].CLK
sclk => cnt_20ms[5].CLK
sclk => cnt_20ms[6].CLK
sclk => cnt_20ms[7].CLK
sclk => cnt_20ms[8].CLK
sclk => cnt_20ms[9].CLK
sclk => cnt_20ms[10].CLK
sclk => cnt_20ms[11].CLK
sclk => cnt_20ms[12].CLK
sclk => cnt_20ms[13].CLK
sclk => cnt_20ms[14].CLK
sclk => cnt_20ms[15].CLK
sclk => cnt_20ms[16].CLK
sclk => cnt_20ms[17].CLK
sclk => cnt_20ms[18].CLK
sclk => cnt_20ms[19].CLK
nrst => cnt_20ms[0].ACLR
nrst => cnt_20ms[1].ACLR
nrst => cnt_20ms[2].ACLR
nrst => cnt_20ms[3].ACLR
nrst => cnt_20ms[4].ACLR
nrst => cnt_20ms[5].ACLR
nrst => cnt_20ms[6].ACLR
nrst => cnt_20ms[7].ACLR
nrst => cnt_20ms[8].ACLR
nrst => cnt_20ms[9].ACLR
nrst => cnt_20ms[10].ACLR
nrst => cnt_20ms[11].ACLR
nrst => cnt_20ms[12].ACLR
nrst => cnt_20ms[13].ACLR
nrst => cnt_20ms[14].ACLR
nrst => cnt_20ms[15].ACLR
nrst => cnt_20ms[16].ACLR
nrst => cnt_20ms[17].ACLR
nrst => cnt_20ms[18].ACLR
nrst => cnt_20ms[19].ACLR
nrst => key_signal~reg0.ACLR
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_state => cnt_20ms.OUTPUTSELECT
key_signal <= key_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mod|up_counter:up_counter_inst_1
sclk => cnt[0]~reg0.CLK
sclk => cnt[1]~reg0.CLK
sclk => cnt[2]~reg0.CLK
sclk => cnt[3]~reg0.CLK
sclk => cnt[4]~reg0.CLK
sclk => cnt[5]~reg0.CLK
sclk => cnt[6]~reg0.CLK
nrst => cnt[0]~reg0.ACLR
nrst => cnt[1]~reg0.ACLR
nrst => cnt[2]~reg0.ACLR
nrst => cnt[3]~reg0.ACLR
nrst => cnt[4]~reg0.ACLR
nrst => cnt[5]~reg0.ACLR
nrst => cnt[6]~reg0.ACLR
key_add => always0.IN1
key_add => cnt.OUTPUTSELECT
key_add => cnt.OUTPUTSELECT
key_add => cnt.OUTPUTSELECT
key_add => cnt.OUTPUTSELECT
key_add => cnt.OUTPUTSELECT
key_add => cnt.OUTPUTSELECT
key_add => cnt.OUTPUTSELECT
cnt_enable => cnt[0]~reg0.ENA
cnt_enable => cnt[6]~reg0.ENA
cnt_enable => cnt[5]~reg0.ENA
cnt_enable => cnt[4]~reg0.ENA
cnt_enable => cnt[3]~reg0.ENA
cnt_enable => cnt[2]~reg0.ENA
cnt_enable => cnt[1]~reg0.ENA
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[5] <= cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[6] <= cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mod|up_counter:up_counter_inst_2
sclk => cnt[0]~reg0.CLK
sclk => cnt[1]~reg0.CLK
sclk => cnt[2]~reg0.CLK
sclk => cnt[3]~reg0.CLK
sclk => cnt[4]~reg0.CLK
sclk => cnt[5]~reg0.CLK
sclk => cnt[6]~reg0.CLK
nrst => cnt[0]~reg0.ACLR
nrst => cnt[1]~reg0.ACLR
nrst => cnt[2]~reg0.ACLR
nrst => cnt[3]~reg0.ACLR
nrst => cnt[4]~reg0.ACLR
nrst => cnt[5]~reg0.ACLR
nrst => cnt[6]~reg0.ACLR
key_add => always0.IN1
key_add => cnt.OUTPUTSELECT
key_add => cnt.OUTPUTSELECT
key_add => cnt.OUTPUTSELECT
key_add => cnt.OUTPUTSELECT
key_add => cnt.OUTPUTSELECT
key_add => cnt.OUTPUTSELECT
key_add => cnt.OUTPUTSELECT
cnt_enable => cnt[0]~reg0.ENA
cnt_enable => cnt[6]~reg0.ENA
cnt_enable => cnt[5]~reg0.ENA
cnt_enable => cnt[4]~reg0.ENA
cnt_enable => cnt[3]~reg0.ENA
cnt_enable => cnt[2]~reg0.ENA
cnt_enable => cnt[1]~reg0.ENA
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[5] <= cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[6] <= cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_mod|caseg_bit:caseg_bit_inst
down_cnt[0] => Div0.IN10
down_cnt[0] => Mod0.IN10
down_cnt[1] => Div0.IN9
down_cnt[1] => Mod0.IN9
down_cnt[2] => Div0.IN8
down_cnt[2] => Mod0.IN8
down_cnt[3] => Div0.IN7
down_cnt[3] => Mod0.IN7
down_cnt[4] => Div0.IN6
down_cnt[4] => Mod0.IN6
down_cnt[5] => Div0.IN5
down_cnt[5] => Mod0.IN5
down_cnt[6] => Div0.IN4
down_cnt[6] => Mod0.IN4
up_cnt_1[0] => Div1.IN10
up_cnt_1[0] => Mod1.IN10
up_cnt_1[1] => Div1.IN9
up_cnt_1[1] => Mod1.IN9
up_cnt_1[2] => Div1.IN8
up_cnt_1[2] => Mod1.IN8
up_cnt_1[3] => Div1.IN7
up_cnt_1[3] => Mod1.IN7
up_cnt_1[4] => Div1.IN6
up_cnt_1[4] => Mod1.IN6
up_cnt_1[5] => Div1.IN5
up_cnt_1[5] => Mod1.IN5
up_cnt_1[6] => Div1.IN4
up_cnt_1[6] => Mod1.IN4
up_cnt_2[0] => Div2.IN10
up_cnt_2[0] => Mod2.IN10
up_cnt_2[1] => Div2.IN9
up_cnt_2[1] => Mod2.IN9
up_cnt_2[2] => Div2.IN8
up_cnt_2[2] => Mod2.IN8
up_cnt_2[3] => Div2.IN7
up_cnt_2[3] => Mod2.IN7
up_cnt_2[4] => Div2.IN6
up_cnt_2[4] => Mod2.IN6
up_cnt_2[5] => Div2.IN5
up_cnt_2[5] => Mod2.IN5
up_cnt_2[6] => Div2.IN4
up_cnt_2[6] => Mod2.IN4
bit_7[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bit_7[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bit_7[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bit_7[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
bit_6[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bit_6[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bit_6[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bit_6[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bit_5[0] <= <GND>
bit_5[1] <= <VCC>
bit_5[2] <= <GND>
bit_5[3] <= <VCC>
bit_4[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bit_4[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bit_4[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bit_4[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
bit_3[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bit_3[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bit_3[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bit_3[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bit_2[0] <= <VCC>
bit_2[1] <= <VCC>
bit_2[2] <= <GND>
bit_2[3] <= <VCC>
bit_1[0] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bit_1[1] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bit_1[2] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bit_1[3] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
bit_0[0] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bit_0[1] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bit_0[2] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
bit_0[3] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE


|top_mod|caseg_disp:caseg_disp_inst
sclk => seg[0]~reg0.CLK
sclk => seg[1]~reg0.CLK
sclk => seg[2]~reg0.CLK
sclk => seg[3]~reg0.CLK
sclk => seg[4]~reg0.CLK
sclk => seg[5]~reg0.CLK
sclk => seg[6]~reg0.CLK
sclk => seg[7]~reg0.CLK
sclk => sel[0]~reg0.CLK
sclk => sel[1]~reg0.CLK
sclk => sel[2]~reg0.CLK
sclk => sel[3]~reg0.CLK
sclk => sel[4]~reg0.CLK
sclk => sel[5]~reg0.CLK
sclk => sel[6]~reg0.CLK
sclk => sel[7]~reg0.CLK
sclk => seg_disp[0].CLK
sclk => seg_disp[1].CLK
sclk => seg_disp[2].CLK
sclk => seg_disp[3].CLK
sclk => sel_disp[0].CLK
sclk => sel_disp[1].CLK
sclk => sel_disp[2].CLK
sclk => sel_disp[3].CLK
sclk => sel_disp[4].CLK
sclk => sel_disp[5].CLK
sclk => sel_disp[6].CLK
sclk => sel_disp[7].CLK
sclk => cnt_bit[0].CLK
sclk => cnt_bit[1].CLK
sclk => cnt_bit[2].CLK
sclk => signal_1ms.CLK
sclk => cnt_1ms[0].CLK
sclk => cnt_1ms[1].CLK
sclk => cnt_1ms[2].CLK
sclk => cnt_1ms[3].CLK
sclk => cnt_1ms[4].CLK
sclk => cnt_1ms[5].CLK
sclk => cnt_1ms[6].CLK
sclk => cnt_1ms[7].CLK
sclk => cnt_1ms[8].CLK
sclk => cnt_1ms[9].CLK
sclk => cnt_1ms[10].CLK
sclk => cnt_1ms[11].CLK
sclk => cnt_1ms[12].CLK
sclk => cnt_1ms[13].CLK
sclk => cnt_1ms[14].CLK
sclk => cnt_1ms[15].CLK
nrst => sel[0]~reg0.ACLR
nrst => sel[1]~reg0.ACLR
nrst => sel[2]~reg0.ACLR
nrst => sel[3]~reg0.ACLR
nrst => sel[4]~reg0.ACLR
nrst => sel[5]~reg0.ACLR
nrst => sel[6]~reg0.ACLR
nrst => sel[7]~reg0.ACLR
nrst => seg[0]~reg0.ACLR
nrst => seg[1]~reg0.ACLR
nrst => seg[2]~reg0.ACLR
nrst => seg[3]~reg0.ACLR
nrst => seg[4]~reg0.ACLR
nrst => seg[5]~reg0.ACLR
nrst => seg[6]~reg0.ACLR
nrst => seg[7]~reg0.ACLR
nrst => cnt_1ms[0].ACLR
nrst => cnt_1ms[1].ACLR
nrst => cnt_1ms[2].ACLR
nrst => cnt_1ms[3].ACLR
nrst => cnt_1ms[4].ACLR
nrst => cnt_1ms[5].ACLR
nrst => cnt_1ms[6].ACLR
nrst => cnt_1ms[7].ACLR
nrst => cnt_1ms[8].ACLR
nrst => cnt_1ms[9].ACLR
nrst => cnt_1ms[10].ACLR
nrst => cnt_1ms[11].ACLR
nrst => cnt_1ms[12].ACLR
nrst => cnt_1ms[13].ACLR
nrst => cnt_1ms[14].ACLR
nrst => cnt_1ms[15].ACLR
nrst => signal_1ms.ACLR
nrst => cnt_bit[0].ACLR
nrst => cnt_bit[1].ACLR
nrst => cnt_bit[2].ACLR
nrst => sel_disp[0].ACLR
nrst => sel_disp[1].ACLR
nrst => sel_disp[2].ACLR
nrst => sel_disp[3].ACLR
nrst => sel_disp[4].ACLR
nrst => sel_disp[5].ACLR
nrst => sel_disp[6].ACLR
nrst => sel_disp[7].ACLR
nrst => seg_disp[0].ACLR
nrst => seg_disp[1].ACLR
nrst => seg_disp[2].ACLR
nrst => seg_disp[3].ACLR
bit_7[0] => Mux3.IN0
bit_7[1] => Mux2.IN0
bit_7[2] => Mux1.IN0
bit_7[3] => Mux0.IN0
bit_6[0] => Mux3.IN1
bit_6[1] => Mux2.IN1
bit_6[2] => Mux1.IN1
bit_6[3] => Mux0.IN1
bit_5[0] => Mux3.IN2
bit_5[1] => Mux2.IN2
bit_5[2] => Mux1.IN2
bit_5[3] => Mux0.IN2
bit_4[0] => Mux3.IN3
bit_4[1] => Mux2.IN3
bit_4[2] => Mux1.IN3
bit_4[3] => Mux0.IN3
bit_3[0] => Mux3.IN4
bit_3[1] => Mux2.IN4
bit_3[2] => Mux1.IN4
bit_3[3] => Mux0.IN4
bit_2[0] => Mux3.IN5
bit_2[1] => Mux2.IN5
bit_2[2] => Mux1.IN5
bit_2[3] => Mux0.IN5
bit_1[0] => Mux3.IN6
bit_1[1] => Mux2.IN6
bit_1[2] => Mux1.IN6
bit_1[3] => Mux0.IN6
bit_0[0] => Mux3.IN7
bit_0[1] => Mux2.IN7
bit_0[2] => Mux1.IN7
bit_0[3] => Mux0.IN7
sel[0] <= sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[2] <= sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[3] <= sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[4] <= sel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[5] <= sel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[6] <= sel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[7] <= sel[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[0] <= seg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= seg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


