read -sv run_verilog_mid/adder_32b_16_77_001896c588f2f681d52c442ee2132508.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_77_001896c588f2f681d52c442ee2132508_yosys.v
