EESchema-LIBRARY Version 2.3  Date: Sat 19 Jul 2014 10:24:19 AM PDT
#encoding utf-8
#
# ALLWINNER_A13
#
DEF ALLWINNER_A13 U 0 40 Y Y 1 F N
F0 "U" -800 2950 60 H V C CNN
F1 "ALLWINNER_A13" -500 -7900 60 H V C CNN
F2 "~" -50 0 60 H V C CNN
F3 "~" -50 0 60 H V C CNN
DRAW
S -900 2900 2300 -7800 0 1 0 N
X PC5/NRE 1 -1200 -6600 300 R 50 50 1 1 B
X PC4/NCE0 2 -1200 -6500 300 R 50 50 1 1 B
X PC3/NCE1/SPI0_CS0 3 -1200 -6400 300 R 50 50 1 1 B
X VDD1_CPU 4 -1200 2300 300 R 50 50 1 1 W
X VCC1 5 -1200 2800 300 R 50 50 1 1 W
X PC2/NCLE/SPI0_CLK 6 -1200 -6300 300 R 50 50 1 1 B
X PC1/NALE/SPI0_MISO 7 -1200 -6200 300 R 50 50 1 1 B
X PC0/NWE/SPI0_MOSI 8 -1200 -6100 300 R 50 50 1 1 B
X NC 9 -1200 -4450 300 R 50 50 1 1 N
X VDD2_CPU 9 -1200 2200 300 R 50 50 1 1 W
X PB10/SPI2_CS1/EINT24 10 -1200 -5400 300 R 50 50 1 1 B
X DDR3_D6 20 2600 2200 300 L 50 50 1 1 B
X VCC2_DRAM 30 -1200 700 300 R 50 50 1 1 W
X DDR3_D1 40 2600 2700 300 L 50 50 1 1 B
X DDR3_A12 50 2600 -100 300 L 50 50 1 1 B
X DDR3_WE 60 2600 -1400 300 L 50 50 1 1 B
X DDR3_RST 70 2600 -1100 300 L 50 50 1 1 B
X VRA1 80 -1200 -1400 300 R 50 50 1 1 B
X VRP 80 -1200 -1100 300 R 50 50 1 1 B
X TPY1 90 -1200 -3650 300 R 50 50 1 1 B
X VDD3_CPU 11 -1200 2100 300 R 50 50 1 1 W
X DDR3_D2 21 2600 2600 300 L 50 50 1 1 B
X DDR3_DQS0 31 2600 -1700 300 L 50 50 1 1 B
X DDR3_D3 41 2600 2500 300 L 50 50 1 1 B
X DDR3_A4 51 2600 700 300 L 50 50 1 1 B
X DDR3_BA2 61 2600 -700 300 L 50 50 1 1 B
X DDR3_A7 71 2600 400 300 L 50 50 1 1 B
X AVCC 81 -1200 150 300 R 50 50 1 1 W
X X24MOUT 91 -1200 -350 300 R 50 50 1 1 W
X PG9/SPI1_CS0/UART3_TX/EINT9 12 2600 -7400 300 L 50 50 1 1 B
X DDR3_D0 22 2600 2800 300 L 50 50 1 1 B
X DDR3_DQS0_N 32 2600 -1800 300 L 50 50 1 1 B
X DDR3_D7 42 2600 2100 300 L 50 50 1 1 B
X DDR3_A1 52 2600 1000 300 L 50 50 1 1 B
X VCC5_DRAM 62 -1200 400 300 R 50 50 1 1 W
X DDR3_ODT 72 2600 -2100 300 L 50 50 1 1 B
X VRA2 82 -1200 -1500 300 R 50 50 1 1 B
X X24MIN 92 -1200 -250 300 R 50 50 1 1 W
X PG10/SPI1_CLK/UART3_RX/EINT10 13 2600 -7500 300 L 50 50 1 1 B
X VCC1_DRAM 23 -1200 800 300 R 50 50 1 1 W
X DDR3_DQS1 33 2600 -1900 300 L 50 50 1 1 B
X VCC3_DRAM 43 -1200 600 300 R 50 50 1 1 W
X VCC4_DRAM 53 -1200 500 300 R 50 50 1 1 W
X DDR3_BA0 63 2600 -500 300 L 50 50 1 1 B
X VDD2_INT 73 -1200 1300 300 R 50 50 1 1 W
X UDM0 93 -1200 -2300 300 R 50 50 1 1 B
X PG11/SPI1_MOSI/UART3_CTS/EINT11 14 2600 -7600 300 L 50 50 1 1 B
X DDR3_D11 24 2600 1700 300 L 50 50 1 1 B
X DDR3_DQS1_N 34 2600 -2000 300 L 50 50 1 1 B
X DDR3_D5 44 2600 2300 300 L 50 50 1 1 B
X DDR3_A6 54 2600 500 300 L 50 50 1 1 B
X DDR3_A0 64 2600 1100 300 L 50 50 1 1 B
X HPOUTL 74 -1200 -2700 300 R 50 50 1 1 B
X UDP0 94 -1200 -2200 300 R 50 50 1 1 B
X PG12/SPI1_MISO/UART3_RTS/EINT12 15 2600 -7700 300 L 50 50 1 1 B
X DDR3_D9 25 2600 1900 300 L 50 50 1 1 B
X VDD1_INT 35 -1200 1400 300 R 50 50 1 1 W
X DDR3_CK 45 2600 -800 300 L 50 50 1 1 B
X DDR3_A8 55 2600 300 300 L 50 50 1 1 B
X DDR3_A3 65 2600 800 300 L 50 50 1 1 B
X HPBP 75 -1200 -3000 300 R 50 50 1 1 B
X UDM1 95 -1200 -2100 300 R 50 50 1 1 B
X VDD4_CPU 16 -1200 2000 300 R 50 50 1 1 W
X DDR3_D13 26 2600 1500 300 L 50 50 1 1 B
X DDR3_D12 36 2600 1600 300 L 50 50 1 1 B
X DDR3_CK_N 46 2600 -900 300 L 50 50 1 1 B
X DDR3_A11 56 2600 0 300 L 50 50 1 1 B
X DDR3_A2 66 2600 900 300 L 50 50 1 1 B
X V33_HP 76 -1200 -2600 300 R 50 50 1 1 B
X LRADC 86 -1200 -3250 300 R 50 50 1 1 B
X UDP1 96 -1200 -2000 300 R 50 50 1 1 B
X DZQ 17 2600 -2400 300 L 50 50 1 1 B
X DDR3_D15 27 2600 1300 300 L 50 50 1 1 B
X DDR3_D8 37 2600 2000 300 L 50 50 1 1 B
X DDR3_CKE 47 2600 -1000 300 L 50 50 1 1 B
X DDR3_A14 57 2600 -300 300 L 50 50 1 1 B
X DDR3_A5 67 2600 600 300 L 50 50 1 1 B
X HPCOM 77 -1200 -2800 300 R 50 50 1 1 B
X TPX2 87 -1200 -3750 300 R 50 50 1 1 B
X V33_USB 97 -1200 -1750 300 R 50 50 1 1 B
X SVREF 18 2600 -2300 300 L 50 50 1 1 B
X DDR3_DM1 28 2600 -1600 300 L 50 50 1 1 B
X DDR3_D14 38 2600 1400 300 L 50 50 1 1 B
X DDR3_A10 48 2600 100 300 L 50 50 1 1 B
X DDR3_RAS 58 2600 -1300 300 L 50 50 1 1 B
X DDR3_A13 68 2600 -200 300 L 50 50 1 1 B
X HPOUTR 78 -1200 -2900 300 R 50 50 1 1 B
X TPY2 88 -1200 -3850 300 R 50 50 1 1 B
X VDD3_INT 98 -1200 1200 300 R 50 50 1 1 W
X DDR3_D4 19 2600 2400 300 L 50 50 1 1 B
X DDR3_DM0 29 2600 -1500 300 L 50 50 1 1 B
X DDR3_D10 39 2600 1800 300 L 50 50 1 1 B
X DDR3_BA1 49 2600 -600 300 L 50 50 1 1 B
X DDR3_CAS 59 2600 -1200 300 L 50 50 1 1 B
X DDR3_A9 69 2600 200 300 L 50 50 1 1 B
X AGND 79 -1200 50 300 R 50 50 1 1 W
X TPX1 89 -1200 -3550 300 R 50 50 1 1 B
X VCC2 100 -1200 2700 300 R 50 50 1 1 W
X PF2/SDC0_CLK/UART0_TX 110 2600 -6400 300 L 50 50 1 1 B
X PE6/CSI_D2/SDC2_D2 120 2600 -5500 300 L 50 50 1 1 B
X PD23/LCD_D23 130 2600 -4300 300 L 50 50 1 1 B
X PD11/LCD_D11 140 2600 -3300 300 L 50 50 1 1 B
X PB3/IR_TX/SPI2_MISO/EINT17 150 -1200 -5300 300 R 50 50 1 1 B
X PB18/TWI2_SDA 160 -1200 -5800 300 R 50 50 1 1 B
X PC11/NDQ3/SDC2_D3 170 -1200 -7200 300 R 50 50 1 1 B
X PB0/TWI0-SCK 101 -1200 -5000 300 R 50 50 1 1 B
X PF3/SDC0_CMD/JTAG_TDO 111 2600 -6500 300 L 50 50 1 1 B
X PE7/CSI_D3/SDC2_D3 121 2600 -5600 300 L 50 50 1 1 B
X PD22/LCD_D22 131 2600 -4200 300 L 50 50 1 1 B
X PD10/LCD_D10 141 2600 -3200 300 L 50 50 1 1 B
X PG4/UART1_RX/EINT4 151 2600 -7300 300 L 50 50 1 1 B
X PB17/TWI1_SCK 161 -1200 -5700 300 R 50 50 1 1 B
X PC10/NDQ2/SDC2_D2 171 -1200 -7100 300 R 50 50 1 1 B
X PB1/TWI0-SDA 102 -1200 -5100 300 R 50 50 1 1 B
X PF4/SDC0_D3/UART0_RX 112 2600 -6600 300 L 50 50 1 1 B
X PE8/CSI_D4/SDC2_CMD 122 2600 -5700 300 L 50 50 1 1 B
X PD21/LCD_D21 132 2600 -4100 300 L 50 50 1 1 B
X VCC3 142 -1200 2600 300 R 50 50 1 1 W
X PG3/UART1_TX/EINT3 152 2600 -7200 300 L 50 50 1 1 B
X PC19/NDQS 162 -1200 -7700 300 R 50 50 1 1 B
X PC9/NDQ0/SDC2_D1 172 -1200 -7000 300 R 50 50 1 1 B
X PB2/PWM/SPI2_MOSI/EINT16 103 -1200 -5200 300 R 50 50 1 1 B
X PF5/SDC0_D2/JTAG_TCK 113 2600 -6700 300 L 50 50 1 1 B
X PE9/CSI_D5/SDC2_CLK 123 2600 -5800 300 L 50 50 1 1 B
X PD20/LCD_D20 133 2600 -4000 300 L 50 50 1 1 B
X PD7/LCD_D7 143 2600 -3100 300 L 50 50 1 1 B
X PG1/EINT1 153 2600 -7000 300 L 50 50 1 1 B
X PG2/EINT2 153 2600 -7100 300 L 50 50 1 1 B
X VCC4 163 -1200 2500 300 R 50 50 1 1 W
X VDD8_CPU 173 -1200 1600 300 R 50 50 1 1 W
X PE0/CSI_PCLK/SPI2_CS0/EINT14 114 2600 -4900 300 L 50 50 1 1 B
X PE10/CSI_D6/UART1_TX 124 2600 -5900 300 L 50 50 1 1 B
X PD19/LCD_D19 134 2600 -3900 300 L 50 50 1 1 B
X PD6/LCD_D6 144 2600 -3000 300 L 50 50 1 1 B
X VDD6_CPU 164 -1200 1800 300 R 50 50 1 1 W
X PC8/NDQ0/SDC2_D0 174 -1200 -6900 300 R 50 50 1 1 B
X PB15/TW1_SCK 105 -1200 -5500 300 R 50 50 1 1 B
X PE1/CSI_MCLK/SPI2_CLK/EINT15 115 2600 -5000 300 L 50 50 1 1 B
X PE11/CSI_D7/UART1_RX 125 2600 -6000 300 L 50 50 1 1 B
X PD18/LCD_D18 135 2600 -3800 300 L 50 50 1 1 B
X PD5/LCD_D5 145 2600 -2900 300 L 50 50 1 1 B
X PG0/EINT0 155 2600 -6900 300 L 50 50 1 1 B
X PC15/NDQ7/SDC2_D7 165 -1200 -7600 300 R 50 50 1 1 B
X PC7/NRB1/SDC2_CLK 175 -1200 -6800 300 R 50 50 1 1 B
X PB16/TWI_SDA 106 -1200 -5600 300 R 50 50 1 1 B
X PE2/CSI_HSYNC/SPI2_MOSI 116 2600 -5100 300 L 50 50 1 1 B
X PD27/LCD_VSYNC 126 2600 -4700 300 L 50 50 1 1 B
X PD15/LCD_D15 136 2600 -3700 300 L 50 50 1 1 B
X PD4/LCD_D4 146 2600 -2800 300 L 50 50 1 1 B
X VDD5_CPU 156 -1200 1900 300 R 50 50 1 1 W
X PC14/NDQ6/SDC2_D6_ 166 -1200 -7500 300 R 50 50 1 1 B
X PC6/NRB0/SDC2_CMD 176 -1200 -6700 300 R 50 50 1 1 B
X PF0/SDC0_D1/JTAG_TMS 107 2600 -6200 300 L 50 50 1 1 B
X PE3/CSI_VSYNC/SPI2_MISO 117 2600 -5200 300 L 50 50 1 1 B
X PD26/LCD_HSYNC 127 2600 -4600 300 L 50 50 1 1 B
X PD14/LCD_D14 137 2600 -3600 300 L 50 50 1 1 B
X PD3/LCD_D3 147 2600 -2700 300 L 50 50 1 1 B
X UBOOT 157 -1200 -800 300 R 50 50 1 1 B
X PC13/NDQ5/SDC2_D5 167 -1200 -7400 300 R 50 50 1 1 B
X PF1/SDC0_D0/JTAG_TDI 108 2600 -6300 300 L 50 50 1 1 B
X PE4/CSI_D0/SDC2_D0 118 2600 -5300 300 L 50 50 1 1 B
X PD25/LCD_DE 128 2600 -4500 300 L 50 50 1 1 B
X PD13/LCD_D13 138 2600 -3500 300 L 50 50 1 1 B
X PD2/LCD_D2 148 2600 -2600 300 L 50 50 1 1 B
X NMI_N 158 -1200 -700 300 R 50 50 1 1 W
X PC12/NDQ4/SDC2_D4 168 -1200 -7300 300 R 50 50 1 1 B
X VDD4_INT 109 -1200 1100 300 R 50 50 1 1 W
X PE5/CSI_D1/SDC2_D1 119 2600 -5400 300 L 50 50 1 1 B
X PD24/LCD_CLK 129 2600 -4400 300 L 50 50 1 1 B
X PD12/LCD_D12 139 2600 -3400 300 L 50 50 1 1 B
X VDD5_INT 149 -1200 1000 300 R 50 50 1 1 W
X RESET_N 159 -1200 -600 300 R 50 50 1 1 B
X VDD7_CPU 169 -1200 1700 300 R 50 50 1 1 W
X GND PAD -1200 -50 300 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library
