{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484498269864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484498269864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 17:37:49 2017 " "Processing started: Sun Jan 15 17:37:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484498269864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484498269864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projekttah -c projekttah " "Command: quartus_map --read_settings_files=on --write_settings_files=off projekttah -c projekttah" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484498269864 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484498270359 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "processor_system.qsys " "Elaborating Qsys system entity \"processor_system.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484498270393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:51 Progress: Loading Project/processor_system.qsys " "2017.01.15.17:37:51 Progress: Loading Project/processor_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498271171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:51 Progress: Reading input file " "2017.01.15.17:37:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498271359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:51 Progress: Adding clk_50MHz \[clock_source 13.0\] " "2017.01.15.17:37:51 Progress: Adding clk_50MHz \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498271390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:51 Progress: Parameterizing module clk_50MHz " "2017.01.15.17:37:51 Progress: Parameterizing module clk_50MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498271531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:51 Progress: Adding sdram \[altera_avalon_new_sdram_controller 13.0.1\] " "2017.01.15.17:37:51 Progress: Adding sdram \[altera_avalon_new_sdram_controller 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498271531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:51 Progress: Parameterizing module sdram " "2017.01.15.17:37:51 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498271670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:51 Progress: Adding nios2_cpu \[altera_nios2_qsys 13.0\] " "2017.01.15.17:37:51 Progress: Adding nios2_cpu \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498271670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:52 Progress: Parameterizing module nios2_cpu " "2017.01.15.17:37:52 Progress: Parameterizing module nios2_cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498272233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:52 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1\] " "2017.01.15.17:37:52 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498272233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:52 Progress: Parameterizing module jtag_uart " "2017.01.15.17:37:52 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498272295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:52 Progress: Adding pll \[altpll 13.0\] " "2017.01.15.17:37:52 Progress: Adding pll \[altpll 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498272295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:52 Progress: Parameterizing module pll " "2017.01.15.17:37:52 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498272452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:52 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 13.0.1\] " "2017.01.15.17:37:52 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498272467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:52 Progress: Parameterizing module performance_counter_0 " "2017.01.15.17:37:52 Progress: Parameterizing module performance_counter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498272483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:52 Progress: Building connections " "2017.01.15.17:37:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498272483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:52 Progress: Parameterizing connections " "2017.01.15.17:37:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498272764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:52 Progress: Validating " "2017.01.15.17:37:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498272764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.01.15.17:37:53 Progress: Done reading input file " "2017.01.15.17:37:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498273177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor_system: Generating processor_system \"processor_system\" for QUARTUS_SYNTH " "Processor_system: Generating processor_system \"processor_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498274388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 6 modules, 23 connections " "Pipeline_bridge_swap_transform: After transform: 6 modules, 23 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498274547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498274553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 13 modules, 51 connections " "Merlin_translator_transform: After transform: 13 modules, 51 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498274936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 28 modules, 145 connections " "Merlin_domain_transform: After transform: 28 modules, 145 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498275346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 35 modules, 173 connections " "Merlin_router_transform: After transform: 35 modules, 173 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498275610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_burst_transform: After transform: 36 modules, 177 connections " "Merlin_burst_transform: After transform: 36 modules, 177 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498275692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 38 modules, 142 connections " "Reset_adaptation_transform: After transform: 38 modules, 142 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498275741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 51 modules, 170 connections " "Merlin_network_to_switch_transform: After transform: 51 modules, 170 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498275917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_width_transform: After transform: 53 modules, 176 connections " "Merlin_width_transform: After transform: 53 modules, 176 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498276011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink0 " "Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498276035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux_001.sink3 " "Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498276082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 55 modules, 186 connections " "Com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 55 modules, 186 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498276095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 55 modules, 186 connections " "Merlin_mm_transform: After transform: 55 modules, 186 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498276097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 56 modules, 189 connections " "Merlin_interrupt_mapper_transform: After transform: 56 modules, 189 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498276157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'processor_system_sdram' " "Sdram: Starting RTL generation for module 'processor_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498276662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=processor_system_sdram --dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_7992976914250762514.dir/0001_sdram_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_7992976914250762514.dir/0001_sdram_gen//processor_system_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=processor_system_sdram --dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_7992976914250762514.dir/0001_sdram_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_7992976914250762514.dir/0001_sdram_gen//processor_system_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498276662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'processor_system_sdram' " "Sdram: Done RTL generation for module 'processor_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498277797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"processor_system\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"processor_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498277813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: Starting RTL generation for module 'processor_system_nios2_cpu' " "Nios2_cpu: Starting RTL generation for module 'processor_system_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498277875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu:   Generation command is \[exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processor_system_nios2_cpu --dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_7992976914250762514.dir/0002_nios2_cpu_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_7992976914250762514.dir/0002_nios2_cpu_gen//processor_system_nios2_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_cpu:   Generation command is \[exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processor_system_nios2_cpu --dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_7992976914250762514.dir/0002_nios2_cpu_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_7992976914250762514.dir/0002_nios2_cpu_gen//processor_system_nios2_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498277875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: # 2017.01.15 17:37:58 (*) Starting Nios II generation " "Nios2_cpu: # 2017.01.15 17:37:58 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498281890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: # 2017.01.15 17:37:58 (*)   Checking for plaintext license. " "Nios2_cpu: # 2017.01.15 17:37:58 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498281890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: # 2017.01.15 17:37:58 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus " "Nios2_cpu: # 2017.01.15 17:37:58 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498281890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: # 2017.01.15 17:37:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_cpu: # 2017.01.15 17:37:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498281890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: # 2017.01.15 17:37:58 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_cpu: # 2017.01.15 17:37:58 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498281890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: # 2017.01.15 17:37:58 (*)   Plaintext license not found. " "Nios2_cpu: # 2017.01.15 17:37:58 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498281890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: # 2017.01.15 17:37:58 (*)   No license required to generate encrypted Nios II/e. " "Nios2_cpu: # 2017.01.15 17:37:58 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498281890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: # 2017.01.15 17:37:58 (*)   Elaborating CPU configuration settings " "Nios2_cpu: # 2017.01.15 17:37:58 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498281890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: # 2017.01.15 17:37:58 (*)   Creating all objects for CPU " "Nios2_cpu: # 2017.01.15 17:37:58 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498281890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: # 2017.01.15 17:37:59 (*)   Generating RTL from CPU objects " "Nios2_cpu: # 2017.01.15 17:37:59 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498281890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: # 2017.01.15 17:37:59 (*)   Creating plain-text RTL " "Nios2_cpu: # 2017.01.15 17:37:59 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498281890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: # 2017.01.15 17:38:01 (*) Done Nios II generation " "Nios2_cpu: # 2017.01.15 17:38:01 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498281890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: Done RTL generation for module 'processor_system_nios2_cpu' " "Nios2_cpu: Done RTL generation for module 'processor_system_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498281890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: \"processor_system\" instantiated altera_nios2_qsys \"nios2_cpu\" " "Nios2_cpu: \"processor_system\" instantiated altera_nios2_qsys \"nios2_cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498281890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'processor_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'processor_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498281983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processor_system_jtag_uart --dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_7992976914250762514.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_7992976914250762514.dir/0003_jtag_uart_gen//processor_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processor_system_jtag_uart --dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_7992976914250762514.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_7992976914250762514.dir/0003_jtag_uart_gen//processor_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498281983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'processor_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'processor_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498282265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"processor_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"processor_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498282265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"processor_system\" instantiated altpll \"pll\" " "Pll: \"processor_system\" instantiated altpll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Starting RTL generation for module 'processor_system_performance_counter_0' " "Performance_counter_0: Starting RTL generation for module 'processor_system_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=processor_system_performance_counter_0 --dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_7992976914250762514.dir/0006_performance_counter_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_7992976914250762514.dir/0006_performance_counter_0_gen//processor_system_performance_counter_0_component_configuration.pl  --do_build_sim=0  \] " "Performance_counter_0:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=processor_system_performance_counter_0 --dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_7992976914250762514.dir/0006_performance_counter_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_7992976914250762514.dir/0006_performance_counter_0_gen//processor_system_performance_counter_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Done RTL generation for module 'processor_system_performance_counter_0' " "Performance_counter_0: Done RTL generation for module 'processor_system_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: \"processor_system\" instantiated altera_avalon_performance_counter \"performance_counter_0\" " "Performance_counter_0: \"processor_system\" instantiated altera_avalon_performance_counter \"performance_counter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_instruction_master_translator: \"processor_system\" instantiated altera_merlin_master_translator \"nios2_cpu_instruction_master_translator\" " "Nios2_cpu_instruction_master_translator: \"processor_system\" instantiated altera_merlin_master_translator \"nios2_cpu_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_jtag_debug_module_translator: \"processor_system\" instantiated altera_merlin_slave_translator \"nios2_cpu_jtag_debug_module_translator\" " "Nios2_cpu_jtag_debug_module_translator: \"processor_system\" instantiated altera_merlin_slave_translator \"nios2_cpu_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent: \"processor_system\" instantiated altera_merlin_master_agent \"nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent: \"processor_system\" instantiated altera_merlin_master_agent \"nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"processor_system\" instantiated altera_merlin_slave_agent \"nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"processor_system\" instantiated altera_merlin_slave_agent \"nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"processor_system\" instantiated altera_avalon_sc_fifo \"nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"processor_system\" instantiated altera_avalon_sc_fifo \"nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"processor_system\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"processor_system\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"processor_system\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"processor_system\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"processor_system\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"processor_system\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_001: \"processor_system\" instantiated altera_merlin_router \"id_router_001\" " "Id_router_001: \"processor_system\" instantiated altera_merlin_router \"id_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_002: \"processor_system\" instantiated altera_merlin_router \"id_router_002\" " "Id_router_002: \"processor_system\" instantiated altera_merlin_router \"id_router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Burst_adapter: \"processor_system\" instantiated altera_merlin_burst_adapter \"burst_adapter\" " "Burst_adapter: \"processor_system\" instantiated altera_merlin_burst_adapter \"burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"processor_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"processor_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498284965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"processor_system\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"processor_system\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498285062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"processor_system\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"processor_system\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498285144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"processor_system\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"processor_system\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498285300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_002: \"processor_system\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_002\" " "Rsp_xbar_demux_002: \"processor_system\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498285394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"processor_system\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"processor_system\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498285525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498285525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"processor_system\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"processor_system\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498285712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498285712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Width_adapter: \"processor_system\" instantiated altera_merlin_width_adapter \"width_adapter\" " "Width_adapter: \"processor_system\" instantiated altera_merlin_width_adapter \"width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498285744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498285759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498285759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"processor_system\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"processor_system\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498285759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"processor_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"processor_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498285806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor_system: Done processor_system\" with 27 modules, 80 files, 1598632 bytes " "Processor_system: Done processor_system\" with 27 modules, 80 files, 1598632 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1484498285806 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "processor_system.qsys " "Finished elaborating Qsys system entity \"processor_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484498286710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projekttah.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projekttah.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projekttah " "Found entity 1: projekttah" {  } { { "projekttah.bdf" "" { Schematic "C:/Masters/MS1DVS/Project/projekttah.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/processor_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/processor_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system " "Found entity 1: processor_system" {  } { { "db/ip/processor_system/processor_system.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/processor_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/processor_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/processor_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/processor_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/processor_system/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/processor_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286835 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/processor_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286851 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286851 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286851 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286851 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286851 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286851 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/processor_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/processor_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/processor_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/processor_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/processor_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/processor_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/processor_system/submodules/altera_reset_controller.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/processor_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_system_addr_router.sv(48) " "Verilog HDL Declaration information at processor_system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor_system/submodules/processor_system_addr_router.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1484498286882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_system_addr_router.sv(49) " "Verilog HDL Declaration information at processor_system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor_system/submodules/processor_system_addr_router.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1484498286882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor_system/submodules/processor_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_addr_router_default_decode " "Found entity 1: processor_system_addr_router_default_decode" {  } { { "db/ip/processor_system/submodules/processor_system_addr_router.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286882 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_system_addr_router " "Found entity 2: processor_system_addr_router" {  } { { "db/ip/processor_system/submodules/processor_system_addr_router.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_system_addr_router_001.sv(48) " "Verilog HDL Declaration information at processor_system_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor_system/submodules/processor_system_addr_router_001.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1484498286882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_system_addr_router_001.sv(49) " "Verilog HDL Declaration information at processor_system_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor_system/submodules/processor_system_addr_router_001.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1484498286882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor_system/submodules/processor_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_addr_router_001_default_decode " "Found entity 1: processor_system_addr_router_001_default_decode" {  } { { "db/ip/processor_system/submodules/processor_system_addr_router_001.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286882 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_system_addr_router_001 " "Found entity 2: processor_system_addr_router_001" {  } { { "db/ip/processor_system/submodules/processor_system_addr_router_001.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/processor_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_cmd_xbar_demux " "Found entity 1: processor_system_cmd_xbar_demux" {  } { { "db/ip/processor_system/submodules/processor_system_cmd_xbar_demux.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/processor_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_cmd_xbar_demux_001 " "Found entity 1: processor_system_cmd_xbar_demux_001" {  } { { "db/ip/processor_system/submodules/processor_system_cmd_xbar_demux_001.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/processor_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_cmd_xbar_mux " "Found entity 1: processor_system_cmd_xbar_mux" {  } { { "db/ip/processor_system/submodules/processor_system_cmd_xbar_mux.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_system_id_router.sv(48) " "Verilog HDL Declaration information at processor_system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor_system/submodules/processor_system_id_router.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1484498286897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_system_id_router.sv(49) " "Verilog HDL Declaration information at processor_system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor_system/submodules/processor_system_id_router.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1484498286897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor_system/submodules/processor_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_id_router_default_decode " "Found entity 1: processor_system_id_router_default_decode" {  } { { "db/ip/processor_system/submodules/processor_system_id_router.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286897 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_system_id_router " "Found entity 2: processor_system_id_router" {  } { { "db/ip/processor_system/submodules/processor_system_id_router.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_system_id_router_001.sv(48) " "Verilog HDL Declaration information at processor_system_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor_system/submodules/processor_system_id_router_001.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1484498286897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_system_id_router_001.sv(49) " "Verilog HDL Declaration information at processor_system_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor_system/submodules/processor_system_id_router_001.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1484498286897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor_system/submodules/processor_system_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_id_router_001_default_decode " "Found entity 1: processor_system_id_router_001_default_decode" {  } { { "db/ip/processor_system/submodules/processor_system_id_router_001.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286897 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_system_id_router_001 " "Found entity 2: processor_system_id_router_001" {  } { { "db/ip/processor_system/submodules/processor_system_id_router_001.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_system_id_router_002.sv(48) " "Verilog HDL Declaration information at processor_system_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor_system/submodules/processor_system_id_router_002.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1484498286897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_system_id_router_002.sv(49) " "Verilog HDL Declaration information at processor_system_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor_system/submodules/processor_system_id_router_002.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1484498286897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor_system/submodules/processor_system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_id_router_002_default_decode " "Found entity 1: processor_system_id_router_002_default_decode" {  } { { "db/ip/processor_system/submodules/processor_system_id_router_002.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286897 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_system_id_router_002 " "Found entity 2: processor_system_id_router_002" {  } { { "db/ip/processor_system/submodules/processor_system_id_router_002.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/processor_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_irq_mapper " "Found entity 1: processor_system_irq_mapper" {  } { { "db/ip/processor_system/submodules/processor_system_irq_mapper.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/processor_system/submodules/processor_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_jtag_uart_sim_scfifo_w " "Found entity 1: processor_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/processor_system/submodules/processor_system_jtag_uart.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286913 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_system_jtag_uart_scfifo_w " "Found entity 2: processor_system_jtag_uart_scfifo_w" {  } { { "db/ip/processor_system/submodules/processor_system_jtag_uart.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286913 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_system_jtag_uart_sim_scfifo_r " "Found entity 3: processor_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/processor_system/submodules/processor_system_jtag_uart.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286913 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_system_jtag_uart_scfifo_r " "Found entity 4: processor_system_jtag_uart_scfifo_r" {  } { { "db/ip/processor_system/submodules/processor_system_jtag_uart.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286913 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_system_jtag_uart " "Found entity 5: processor_system_jtag_uart" {  } { { "db/ip/processor_system/submodules/processor_system_jtag_uart.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/processor_system/submodules/processor_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_nios2_cpu_register_bank_a_module " "Found entity 1: processor_system_nios2_cpu_register_bank_a_module" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_system_nios2_cpu_register_bank_b_module " "Found entity 2: processor_system_nios2_cpu_register_bank_b_module" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_system_nios2_cpu_nios2_oci_debug " "Found entity 3: processor_system_nios2_cpu_nios2_oci_debug" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_system_nios2_cpu_ociram_sp_ram_module " "Found entity 4: processor_system_nios2_cpu_ociram_sp_ram_module" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_system_nios2_cpu_nios2_ocimem " "Found entity 5: processor_system_nios2_cpu_nios2_ocimem" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "6 processor_system_nios2_cpu_nios2_avalon_reg " "Found entity 6: processor_system_nios2_cpu_nios2_avalon_reg" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "7 processor_system_nios2_cpu_nios2_oci_break " "Found entity 7: processor_system_nios2_cpu_nios2_oci_break" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "8 processor_system_nios2_cpu_nios2_oci_xbrk " "Found entity 8: processor_system_nios2_cpu_nios2_oci_xbrk" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "9 processor_system_nios2_cpu_nios2_oci_dbrk " "Found entity 9: processor_system_nios2_cpu_nios2_oci_dbrk" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "10 processor_system_nios2_cpu_nios2_oci_itrace " "Found entity 10: processor_system_nios2_cpu_nios2_oci_itrace" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "11 processor_system_nios2_cpu_nios2_oci_td_mode " "Found entity 11: processor_system_nios2_cpu_nios2_oci_td_mode" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "12 processor_system_nios2_cpu_nios2_oci_dtrace " "Found entity 12: processor_system_nios2_cpu_nios2_oci_dtrace" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "13 processor_system_nios2_cpu_nios2_oci_compute_tm_count " "Found entity 13: processor_system_nios2_cpu_nios2_oci_compute_tm_count" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "14 processor_system_nios2_cpu_nios2_oci_fifowp_inc " "Found entity 14: processor_system_nios2_cpu_nios2_oci_fifowp_inc" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "15 processor_system_nios2_cpu_nios2_oci_fifocount_inc " "Found entity 15: processor_system_nios2_cpu_nios2_oci_fifocount_inc" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "16 processor_system_nios2_cpu_nios2_oci_fifo " "Found entity 16: processor_system_nios2_cpu_nios2_oci_fifo" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "17 processor_system_nios2_cpu_nios2_oci_pib " "Found entity 17: processor_system_nios2_cpu_nios2_oci_pib" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "18 processor_system_nios2_cpu_nios2_oci_im " "Found entity 18: processor_system_nios2_cpu_nios2_oci_im" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "19 processor_system_nios2_cpu_nios2_performance_monitors " "Found entity 19: processor_system_nios2_cpu_nios2_performance_monitors" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "20 processor_system_nios2_cpu_nios2_oci " "Found entity 20: processor_system_nios2_cpu_nios2_oci" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""} { "Info" "ISGN_ENTITY_NAME" "21 processor_system_nios2_cpu " "Found entity 21: processor_system_nios2_cpu" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_nios2_cpu_jtag_debug_module_sysclk " "Found entity 1: processor_system_nios2_cpu_jtag_debug_module_sysclk" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_nios2_cpu_jtag_debug_module_tck " "Found entity 1: processor_system_nios2_cpu_jtag_debug_module_tck" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_tck.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_nios2_cpu_jtag_debug_module_wrapper " "Found entity 1: processor_system_nios2_cpu_jtag_debug_module_wrapper" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_nios2_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/processor_system_nios2_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_nios2_cpu_oci_test_bench " "Found entity 1: processor_system_nios2_cpu_oci_test_bench" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu_oci_test_bench.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/processor_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_nios2_cpu_test_bench " "Found entity 1: processor_system_nios2_cpu_test_bench" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu_test_bench.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/processor_system_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_performance_counter_0 " "Found entity 1: processor_system_performance_counter_0" {  } { { "db/ip/processor_system/submodules/processor_system_performance_counter_0.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/processor_system/submodules/processor_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_pll_dffpipe_l2c " "Found entity 1: processor_system_pll_dffpipe_l2c" {  } { { "db/ip/processor_system/submodules/processor_system_pll.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286944 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_system_pll_stdsync_sv6 " "Found entity 2: processor_system_pll_stdsync_sv6" {  } { { "db/ip/processor_system/submodules/processor_system_pll.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286944 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_system_pll_altpll_uqa2 " "Found entity 3: processor_system_pll_altpll_uqa2" {  } { { "db/ip/processor_system/submodules/processor_system_pll.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286944 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_system_pll " "Found entity 4: processor_system_pll" {  } { { "db/ip/processor_system/submodules/processor_system_pll.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/processor_system_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_rsp_xbar_demux_002 " "Found entity 1: processor_system_rsp_xbar_demux_002" {  } { { "db/ip/processor_system/submodules/processor_system_rsp_xbar_demux_002.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/processor_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_rsp_xbar_mux " "Found entity 1: processor_system_rsp_xbar_mux" {  } { { "db/ip/processor_system/submodules/processor_system_rsp_xbar_mux.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor_system/submodules/processor_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_rsp_xbar_mux_001 " "Found entity 1: processor_system_rsp_xbar_mux_001" {  } { { "db/ip/processor_system/submodules/processor_system_rsp_xbar_mux_001.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor_system/submodules/processor_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor_system/submodules/processor_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_system_sdram_input_efifo_module " "Found entity 1: processor_system_sdram_input_efifo_module" {  } { { "db/ip/processor_system/submodules/processor_system_sdram.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286960 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_system_sdram " "Found entity 2: processor_system_sdram" {  } { { "db/ip/processor_system/submodules/processor_system_sdram.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498286960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498286960 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_system_sdram.v(316) " "Verilog HDL or VHDL warning at processor_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "db/ip/processor_system/submodules/processor_system_sdram.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1484498286960 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_system_sdram.v(326) " "Verilog HDL or VHDL warning at processor_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "db/ip/processor_system/submodules/processor_system_sdram.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1484498286960 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_system_sdram.v(336) " "Verilog HDL or VHDL warning at processor_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "db/ip/processor_system/submodules/processor_system_sdram.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1484498286960 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_system_sdram.v(680) " "Verilog HDL or VHDL warning at processor_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "db/ip/processor_system/submodules/processor_system_sdram.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1484498286960 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_system_nios2_cpu.v(1567) " "Verilog HDL or VHDL warning at processor_system_nios2_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1484498286976 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_system_nios2_cpu.v(1569) " "Verilog HDL or VHDL warning at processor_system_nios2_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1484498286976 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_system_nios2_cpu.v(1725) " "Verilog HDL or VHDL warning at processor_system_nios2_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1484498286976 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_system_nios2_cpu.v(2553) " "Verilog HDL or VHDL warning at processor_system_nios2_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1484498286976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projekttah " "Elaborating entity \"projekttah\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484498287069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system processor_system:inst " "Elaborating entity \"processor_system\" for hierarchy \"processor_system:inst\"" {  } { { "projekttah.bdf" "inst" { Schematic "C:/Masters/MS1DVS/Project/projekttah.bdf" { { 96 600 984 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498287257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_sdram processor_system:inst\|processor_system_sdram:sdram " "Elaborating entity \"processor_system_sdram\" for hierarchy \"processor_system:inst\|processor_system_sdram:sdram\"" {  } { { "db/ip/processor_system/processor_system.v" "sdram" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498287685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_sdram_input_efifo_module processor_system:inst\|processor_system_sdram:sdram\|processor_system_sdram_input_efifo_module:the_processor_system_sdram_input_efifo_module " "Elaborating entity \"processor_system_sdram_input_efifo_module\" for hierarchy \"processor_system:inst\|processor_system_sdram:sdram\|processor_system_sdram_input_efifo_module:the_processor_system_sdram_input_efifo_module\"" {  } { { "db/ip/processor_system/submodules/processor_system_sdram.v" "the_processor_system_sdram_input_efifo_module" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498287794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu processor_system:inst\|processor_system_nios2_cpu:nios2_cpu " "Elaborating entity \"processor_system_nios2_cpu\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\"" {  } { { "db/ip/processor_system/processor_system.v" "nios2_cpu" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498287825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_test_bench processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_test_bench:the_processor_system_nios2_cpu_test_bench " "Elaborating entity \"processor_system_nios2_cpu_test_bench\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_test_bench:the_processor_system_nios2_cpu_test_bench\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_processor_system_nios2_cpu_test_bench" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498287935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_register_bank_a_module processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_a_module:processor_system_nios2_cpu_register_bank_a " "Elaborating entity \"processor_system_nios2_cpu_register_bank_a_module\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_a_module:processor_system_nios2_cpu_register_bank_a\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "processor_system_nios2_cpu_register_bank_a" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498287970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_a_module:processor_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_a_module:processor_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_a_module:processor_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_a_module:processor_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484498288383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_a_module:processor_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_a_module:processor_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_system_nios2_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"processor_system_nios2_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288383 ""}  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484498288383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fnh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fnh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fnh1 " "Found entity 1: altsyncram_fnh1" {  } { { "db/altsyncram_fnh1.tdf" "" { Text "C:/Masters/MS1DVS/Project/db/altsyncram_fnh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498288589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498288589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fnh1 processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_a_module:processor_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fnh1:auto_generated " "Elaborating entity \"altsyncram_fnh1\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_a_module:processor_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fnh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_register_bank_b_module processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_b_module:processor_system_nios2_cpu_register_bank_b " "Elaborating entity \"processor_system_nios2_cpu_register_bank_b_module\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_b_module:processor_system_nios2_cpu_register_bank_b\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "processor_system_nios2_cpu_register_bank_b" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_b_module:processor_system_nios2_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_b_module:processor_system_nios2_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_b_module:processor_system_nios2_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_b_module:processor_system_nios2_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484498288918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_b_module:processor_system_nios2_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_b_module:processor_system_nios2_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_system_nios2_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"processor_system_nios2_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288918 ""}  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484498288918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gnh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gnh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gnh1 " "Found entity 1: altsyncram_gnh1" {  } { { "db/altsyncram_gnh1.tdf" "" { Text "C:/Masters/MS1DVS/Project/db/altsyncram_gnh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498288980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498288980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gnh1 processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_b_module:processor_system_nios2_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gnh1:auto_generated " "Elaborating entity \"altsyncram_gnh1\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_register_bank_b_module:processor_system_nios2_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gnh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498288980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_nios2_oci processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci " "Elaborating entity \"processor_system_nios2_cpu_nios2_oci\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_processor_system_nios2_cpu_nios2_oci" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_nios2_oci_debug processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_debug:the_processor_system_nios2_cpu_nios2_oci_debug " "Elaborating entity \"processor_system_nios2_cpu_nios2_oci_debug\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_debug:the_processor_system_nios2_cpu_nios2_oci_debug\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_processor_system_nios2_cpu_nios2_oci_debug" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_debug:the_processor_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_debug:the_processor_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_debug:the_processor_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_debug:the_processor_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484498289267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_debug:the_processor_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_debug:the_processor_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289267 ""}  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484498289267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_nios2_ocimem processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_ocimem:the_processor_system_nios2_cpu_nios2_ocimem " "Elaborating entity \"processor_system_nios2_cpu_nios2_ocimem\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_ocimem:the_processor_system_nios2_cpu_nios2_ocimem\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_processor_system_nios2_cpu_nios2_ocimem" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_ociram_sp_ram_module processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_ocimem:the_processor_system_nios2_cpu_nios2_ocimem\|processor_system_nios2_cpu_ociram_sp_ram_module:processor_system_nios2_cpu_ociram_sp_ram " "Elaborating entity \"processor_system_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_ocimem:the_processor_system_nios2_cpu_nios2_ocimem\|processor_system_nios2_cpu_ociram_sp_ram_module:processor_system_nios2_cpu_ociram_sp_ram\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "processor_system_nios2_cpu_ociram_sp_ram" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_ocimem:the_processor_system_nios2_cpu_nios2_ocimem\|processor_system_nios2_cpu_ociram_sp_ram_module:processor_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_ocimem:the_processor_system_nios2_cpu_nios2_ocimem\|processor_system_nios2_cpu_ociram_sp_ram_module:processor_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_ocimem:the_processor_system_nios2_cpu_nios2_ocimem\|processor_system_nios2_cpu_ociram_sp_ram_module:processor_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_ocimem:the_processor_system_nios2_cpu_nios2_ocimem\|processor_system_nios2_cpu_ociram_sp_ram_module:processor_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484498289361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_ocimem:the_processor_system_nios2_cpu_nios2_ocimem\|processor_system_nios2_cpu_ociram_sp_ram_module:processor_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_ocimem:the_processor_system_nios2_cpu_nios2_ocimem\|processor_system_nios2_cpu_ociram_sp_ram_module:processor_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_system_nios2_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"processor_system_nios2_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289361 ""}  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484498289361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j491 " "Found entity 1: altsyncram_j491" {  } { { "db/altsyncram_j491.tdf" "" { Text "C:/Masters/MS1DVS/Project/db/altsyncram_j491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498289424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498289424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j491 processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_ocimem:the_processor_system_nios2_cpu_nios2_ocimem\|processor_system_nios2_cpu_ociram_sp_ram_module:processor_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j491:auto_generated " "Elaborating entity \"altsyncram_j491\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_ocimem:the_processor_system_nios2_cpu_nios2_ocimem\|processor_system_nios2_cpu_ociram_sp_ram_module:processor_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_nios2_avalon_reg processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_avalon_reg:the_processor_system_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"processor_system_nios2_cpu_nios2_avalon_reg\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_avalon_reg:the_processor_system_nios2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_processor_system_nios2_cpu_nios2_avalon_reg" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_nios2_oci_break processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_break:the_processor_system_nios2_cpu_nios2_oci_break " "Elaborating entity \"processor_system_nios2_cpu_nios2_oci_break\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_break:the_processor_system_nios2_cpu_nios2_oci_break\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_processor_system_nios2_cpu_nios2_oci_break" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_nios2_oci_xbrk processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_xbrk:the_processor_system_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"processor_system_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_xbrk:the_processor_system_nios2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_processor_system_nios2_cpu_nios2_oci_xbrk" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_nios2_oci_dbrk processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_dbrk:the_processor_system_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"processor_system_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_dbrk:the_processor_system_nios2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_processor_system_nios2_cpu_nios2_oci_dbrk" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_nios2_oci_itrace processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_itrace:the_processor_system_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"processor_system_nios2_cpu_nios2_oci_itrace\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_itrace:the_processor_system_nios2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_processor_system_nios2_cpu_nios2_oci_itrace" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_nios2_oci_dtrace processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_dtrace:the_processor_system_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"processor_system_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_dtrace:the_processor_system_nios2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_processor_system_nios2_cpu_nios2_oci_dtrace" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_nios2_oci_td_mode processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_dtrace:the_processor_system_nios2_cpu_nios2_oci_dtrace\|processor_system_nios2_cpu_nios2_oci_td_mode:processor_system_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"processor_system_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_dtrace:the_processor_system_nios2_cpu_nios2_oci_dtrace\|processor_system_nios2_cpu_nios2_oci_td_mode:processor_system_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "processor_system_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_nios2_oci_fifo processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_fifo:the_processor_system_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"processor_system_nios2_cpu_nios2_oci_fifo\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_fifo:the_processor_system_nios2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_processor_system_nios2_cpu_nios2_oci_fifo" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_nios2_oci_compute_tm_count processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_fifo:the_processor_system_nios2_cpu_nios2_oci_fifo\|processor_system_nios2_cpu_nios2_oci_compute_tm_count:processor_system_nios2_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"processor_system_nios2_cpu_nios2_oci_compute_tm_count\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_fifo:the_processor_system_nios2_cpu_nios2_oci_fifo\|processor_system_nios2_cpu_nios2_oci_compute_tm_count:processor_system_nios2_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "processor_system_nios2_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_nios2_oci_fifowp_inc processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_fifo:the_processor_system_nios2_cpu_nios2_oci_fifo\|processor_system_nios2_cpu_nios2_oci_fifowp_inc:processor_system_nios2_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"processor_system_nios2_cpu_nios2_oci_fifowp_inc\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_fifo:the_processor_system_nios2_cpu_nios2_oci_fifo\|processor_system_nios2_cpu_nios2_oci_fifowp_inc:processor_system_nios2_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "processor_system_nios2_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_nios2_oci_fifocount_inc processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_fifo:the_processor_system_nios2_cpu_nios2_oci_fifo\|processor_system_nios2_cpu_nios2_oci_fifocount_inc:processor_system_nios2_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"processor_system_nios2_cpu_nios2_oci_fifocount_inc\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_fifo:the_processor_system_nios2_cpu_nios2_oci_fifo\|processor_system_nios2_cpu_nios2_oci_fifocount_inc:processor_system_nios2_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "processor_system_nios2_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_oci_test_bench processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_fifo:the_processor_system_nios2_cpu_nios2_oci_fifo\|processor_system_nios2_cpu_oci_test_bench:the_processor_system_nios2_cpu_oci_test_bench " "Elaborating entity \"processor_system_nios2_cpu_oci_test_bench\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_fifo:the_processor_system_nios2_cpu_nios2_oci_fifo\|processor_system_nios2_cpu_oci_test_bench:the_processor_system_nios2_cpu_oci_test_bench\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_processor_system_nios2_cpu_oci_test_bench" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289868 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "processor_system_nios2_cpu_oci_test_bench " "Entity \"processor_system_nios2_cpu_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_processor_system_nios2_cpu_oci_test_bench" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1484498289868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_nios2_oci_pib processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_pib:the_processor_system_nios2_cpu_nios2_oci_pib " "Elaborating entity \"processor_system_nios2_cpu_nios2_oci_pib\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_pib:the_processor_system_nios2_cpu_nios2_oci_pib\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_processor_system_nios2_cpu_nios2_oci_pib" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_nios2_oci_im processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_im:the_processor_system_nios2_cpu_nios2_oci_im " "Elaborating entity \"processor_system_nios2_cpu_nios2_oci_im\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_nios2_oci_im:the_processor_system_nios2_cpu_nios2_oci_im\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_processor_system_nios2_cpu_nios2_oci_im" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_jtag_debug_module_wrapper processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper " "Elaborating entity \"processor_system_nios2_cpu_jtag_debug_module_wrapper\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "the_processor_system_nios2_cpu_jtag_debug_module_wrapper" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_jtag_debug_module_tck processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\|processor_system_nios2_cpu_jtag_debug_module_tck:the_processor_system_nios2_cpu_jtag_debug_module_tck " "Elaborating entity \"processor_system_nios2_cpu_jtag_debug_module_tck\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\|processor_system_nios2_cpu_jtag_debug_module_tck:the_processor_system_nios2_cpu_jtag_debug_module_tck\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.v" "the_processor_system_nios2_cpu_jtag_debug_module_tck" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_nios2_cpu_jtag_debug_module_sysclk processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\|processor_system_nios2_cpu_jtag_debug_module_sysclk:the_processor_system_nios2_cpu_jtag_debug_module_sysclk " "Elaborating entity \"processor_system_nios2_cpu_jtag_debug_module_sysclk\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\|processor_system_nios2_cpu_jtag_debug_module_sysclk:the_processor_system_nios2_cpu_jtag_debug_module_sysclk\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.v" "the_processor_system_nios2_cpu_jtag_debug_module_sysclk" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498289962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_system_nios2_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_system_nios2_cpu_jtag_debug_module_phy\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.v" "processor_system_nios2_cpu_jtag_debug_module_phy" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_system_nios2_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_system_nios2_cpu_jtag_debug_module_phy\"" {  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484498290040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_system_nios2_cpu_jtag_debug_module_phy " "Instantiated megafunction \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_system_nios2_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290040 ""}  } { { "db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484498290040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_system_nios2_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_system_nios2_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290040 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_system_nios2_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_system_nios2_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_system_nios2_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"processor_system:inst\|processor_system_nios2_cpu:nios2_cpu\|processor_system_nios2_cpu_nios2_oci:the_processor_system_nios2_cpu_nios2_oci\|processor_system_nios2_cpu_jtag_debug_module_wrapper:the_processor_system_nios2_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_system_nios2_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_jtag_uart processor_system:inst\|processor_system_jtag_uart:jtag_uart " "Elaborating entity \"processor_system_jtag_uart\" for hierarchy \"processor_system:inst\|processor_system_jtag_uart:jtag_uart\"" {  } { { "db/ip/processor_system/processor_system.v" "jtag_uart" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_jtag_uart_scfifo_w processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w " "Elaborating entity \"processor_system_jtag_uart_scfifo_w\" for hierarchy \"processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\"" {  } { { "db/ip/processor_system/submodules/processor_system_jtag_uart.v" "the_processor_system_jtag_uart_scfifo_w" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/processor_system/submodules/processor_system_jtag_uart.v" "wfifo" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/processor_system/submodules/processor_system_jtag_uart.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484498290499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290499 ""}  } { { "db/ip/processor_system/submodules/processor_system_jtag_uart.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484498290499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Masters/MS1DVS/Project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498290624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498290624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Masters/MS1DVS/Project/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498290640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498290640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Masters/MS1DVS/Project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Masters/MS1DVS/Project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498290671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498290671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Masters/MS1DVS/Project/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Masters/MS1DVS/Project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498290765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498290765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Masters/MS1DVS/Project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Masters/MS1DVS/Project/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498290921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498290921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Masters/MS1DVS/Project/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498290921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Masters/MS1DVS/Project/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498290999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498290999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Masters/MS1DVS/Project/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Masters/MS1DVS/Project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484498291093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484498291093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_w:the_processor_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Masters/MS1DVS/Project/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_jtag_uart_scfifo_r processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_r:the_processor_system_jtag_uart_scfifo_r " "Elaborating entity \"processor_system_jtag_uart_scfifo_r\" for hierarchy \"processor_system:inst\|processor_system_jtag_uart:jtag_uart\|processor_system_jtag_uart_scfifo_r:the_processor_system_jtag_uart_scfifo_r\"" {  } { { "db/ip/processor_system/submodules/processor_system_jtag_uart.v" "the_processor_system_jtag_uart_scfifo_r" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic processor_system:inst\|processor_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"processor_system:inst\|processor_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/processor_system/submodules/processor_system_jtag_uart.v" "processor_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_system:inst\|processor_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"processor_system:inst\|processor_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/processor_system/submodules/processor_system_jtag_uart.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484498291312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_system:inst\|processor_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"processor_system:inst\|processor_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291312 ""}  } { { "db/ip/processor_system/submodules/processor_system_jtag_uart.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484498291312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_pll processor_system:inst\|processor_system_pll:pll " "Elaborating entity \"processor_system_pll\" for hierarchy \"processor_system:inst\|processor_system_pll:pll\"" {  } { { "db/ip/processor_system/processor_system.v" "pll" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_pll_stdsync_sv6 processor_system:inst\|processor_system_pll:pll\|processor_system_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"processor_system_pll_stdsync_sv6\" for hierarchy \"processor_system:inst\|processor_system_pll:pll\|processor_system_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/processor_system/submodules/processor_system_pll.v" "stdsync2" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_pll.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_pll_dffpipe_l2c processor_system:inst\|processor_system_pll:pll\|processor_system_pll_stdsync_sv6:stdsync2\|processor_system_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"processor_system_pll_dffpipe_l2c\" for hierarchy \"processor_system:inst\|processor_system_pll:pll\|processor_system_pll_stdsync_sv6:stdsync2\|processor_system_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/processor_system/submodules/processor_system_pll.v" "dffpipe3" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_pll_altpll_uqa2 processor_system:inst\|processor_system_pll:pll\|processor_system_pll_altpll_uqa2:sd1 " "Elaborating entity \"processor_system_pll_altpll_uqa2\" for hierarchy \"processor_system:inst\|processor_system_pll:pll\|processor_system_pll_altpll_uqa2:sd1\"" {  } { { "db/ip/processor_system/submodules/processor_system_pll.v" "sd1" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_pll.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_performance_counter_0 processor_system:inst\|processor_system_performance_counter_0:performance_counter_0 " "Elaborating entity \"processor_system_performance_counter_0\" for hierarchy \"processor_system:inst\|processor_system_performance_counter_0:performance_counter_0\"" {  } { { "db/ip/processor_system/processor_system.v" "performance_counter_0" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processor_system:inst\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processor_system:inst\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator\"" {  } { { "db/ip/processor_system/processor_system.v" "nios2_cpu_instruction_master_translator" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processor_system:inst\|altera_merlin_master_translator:nios2_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processor_system:inst\|altera_merlin_master_translator:nios2_cpu_data_master_translator\"" {  } { { "db/ip/processor_system/processor_system.v" "nios2_cpu_data_master_translator" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_system:inst\|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_system:inst\|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator\"" {  } { { "db/ip/processor_system/processor_system.v" "nios2_cpu_jtag_debug_module_translator" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_system:inst\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_system:inst\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/processor_system/processor_system.v" "sdram_s1_translator" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_system:inst\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_system:inst\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/processor_system/processor_system.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_system:inst\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_system:inst\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "db/ip/processor_system/processor_system.v" "pll_pll_slave_translator" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_system:inst\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_system:inst\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "db/ip/processor_system/processor_system.v" "performance_counter_0_control_slave_translator" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processor_system:inst\|altera_merlin_master_agent:nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processor_system:inst\|altera_merlin_master_agent:nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/processor_system/processor_system.v" "nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processor_system:inst\|altera_merlin_master_agent:nios2_cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processor_system:inst\|altera_merlin_master_agent:nios2_cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/processor_system/processor_system.v" "nios2_cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent processor_system:inst\|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"processor_system:inst\|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "db/ip/processor_system/processor_system.v" "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 1222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor processor_system:inst\|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"processor_system:inst\|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/processor_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo processor_system:inst\|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"processor_system:inst\|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/processor_system/processor_system.v" "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent processor_system:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"processor_system:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "db/ip/processor_system/processor_system.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor processor_system:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"processor_system:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/processor_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo processor_system:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"processor_system:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/processor_system/processor_system.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498291968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo processor_system:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"processor_system:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "db/ip/processor_system/processor_system.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 1426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo processor_system:inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"processor_system:inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "db/ip/processor_system/processor_system.v" "pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 1711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_addr_router processor_system:inst\|processor_system_addr_router:addr_router " "Elaborating entity \"processor_system_addr_router\" for hierarchy \"processor_system:inst\|processor_system_addr_router:addr_router\"" {  } { { "db/ip/processor_system/processor_system.v" "addr_router" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_addr_router_default_decode processor_system:inst\|processor_system_addr_router:addr_router\|processor_system_addr_router_default_decode:the_default_decode " "Elaborating entity \"processor_system_addr_router_default_decode\" for hierarchy \"processor_system:inst\|processor_system_addr_router:addr_router\|processor_system_addr_router_default_decode:the_default_decode\"" {  } { { "db/ip/processor_system/submodules/processor_system_addr_router.sv" "the_default_decode" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_addr_router_001 processor_system:inst\|processor_system_addr_router_001:addr_router_001 " "Elaborating entity \"processor_system_addr_router_001\" for hierarchy \"processor_system:inst\|processor_system_addr_router_001:addr_router_001\"" {  } { { "db/ip/processor_system/processor_system.v" "addr_router_001" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_addr_router_001_default_decode processor_system:inst\|processor_system_addr_router_001:addr_router_001\|processor_system_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"processor_system_addr_router_001_default_decode\" for hierarchy \"processor_system:inst\|processor_system_addr_router_001:addr_router_001\|processor_system_addr_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/processor_system/submodules/processor_system_addr_router_001.sv" "the_default_decode" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_addr_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_id_router processor_system:inst\|processor_system_id_router:id_router " "Elaborating entity \"processor_system_id_router\" for hierarchy \"processor_system:inst\|processor_system_id_router:id_router\"" {  } { { "db/ip/processor_system/processor_system.v" "id_router" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_id_router_default_decode processor_system:inst\|processor_system_id_router:id_router\|processor_system_id_router_default_decode:the_default_decode " "Elaborating entity \"processor_system_id_router_default_decode\" for hierarchy \"processor_system:inst\|processor_system_id_router:id_router\|processor_system_id_router_default_decode:the_default_decode\"" {  } { { "db/ip/processor_system/submodules/processor_system_id_router.sv" "the_default_decode" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_id_router_001 processor_system:inst\|processor_system_id_router_001:id_router_001 " "Elaborating entity \"processor_system_id_router_001\" for hierarchy \"processor_system:inst\|processor_system_id_router_001:id_router_001\"" {  } { { "db/ip/processor_system/processor_system.v" "id_router_001" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_id_router_001_default_decode processor_system:inst\|processor_system_id_router_001:id_router_001\|processor_system_id_router_001_default_decode:the_default_decode " "Elaborating entity \"processor_system_id_router_001_default_decode\" for hierarchy \"processor_system:inst\|processor_system_id_router_001:id_router_001\|processor_system_id_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/processor_system/submodules/processor_system_id_router_001.sv" "the_default_decode" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_id_router_002 processor_system:inst\|processor_system_id_router_002:id_router_002 " "Elaborating entity \"processor_system_id_router_002\" for hierarchy \"processor_system:inst\|processor_system_id_router_002:id_router_002\"" {  } { { "db/ip/processor_system/processor_system.v" "id_router_002" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 1913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_id_router_002_default_decode processor_system:inst\|processor_system_id_router_002:id_router_002\|processor_system_id_router_002_default_decode:the_default_decode " "Elaborating entity \"processor_system_id_router_002_default_decode\" for hierarchy \"processor_system:inst\|processor_system_id_router_002:id_router_002\|processor_system_id_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/processor_system/submodules/processor_system_id_router_002.sv" "the_default_decode" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter processor_system:inst\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"processor_system:inst\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "db/ip/processor_system/processor_system.v" "burst_adapter" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only processor_system:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"processor_system:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller processor_system:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"processor_system:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/processor_system/processor_system.v" "rst_controller" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer processor_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"processor_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/processor_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_cmd_xbar_demux processor_system:inst\|processor_system_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"processor_system_cmd_xbar_demux\" for hierarchy \"processor_system:inst\|processor_system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "db/ip/processor_system/processor_system.v" "cmd_xbar_demux" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_cmd_xbar_demux_001 processor_system:inst\|processor_system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"processor_system_cmd_xbar_demux_001\" for hierarchy \"processor_system:inst\|processor_system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "db/ip/processor_system/processor_system.v" "cmd_xbar_demux_001" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_cmd_xbar_mux processor_system:inst\|processor_system_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"processor_system_cmd_xbar_mux\" for hierarchy \"processor_system:inst\|processor_system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "db/ip/processor_system/processor_system.v" "cmd_xbar_mux" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 2130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor_system:inst\|processor_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor_system:inst\|processor_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/processor_system/submodules/processor_system_cmd_xbar_mux.sv" "arb" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor_system:inst\|processor_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor_system:inst\|processor_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/processor_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_rsp_xbar_demux_002 processor_system:inst\|processor_system_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"processor_system_rsp_xbar_demux_002\" for hierarchy \"processor_system:inst\|processor_system_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "db/ip/processor_system/processor_system.v" "rsp_xbar_demux_002" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 2216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_rsp_xbar_mux processor_system:inst\|processor_system_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"processor_system_rsp_xbar_mux\" for hierarchy \"processor_system:inst\|processor_system_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "db/ip/processor_system/processor_system.v" "rsp_xbar_mux" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 2273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor_system:inst\|processor_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor_system:inst\|processor_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/processor_system/submodules/processor_system_rsp_xbar_mux.sv" "arb" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_rsp_xbar_mux_001 processor_system:inst\|processor_system_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"processor_system_rsp_xbar_mux_001\" for hierarchy \"processor_system:inst\|processor_system_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "db/ip/processor_system/processor_system.v" "rsp_xbar_mux_001" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor_system:inst\|processor_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor_system:inst\|processor_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/processor_system/submodules/processor_system_rsp_xbar_mux_001.sv" "arb" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor_system:inst\|processor_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor_system:inst\|processor_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/processor_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter processor_system:inst\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"processor_system:inst\|altera_merlin_width_adapter:width_adapter\"" {  } { { "db/ip/processor_system/processor_system.v" "width_adapter" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 2372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter processor_system:inst\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"processor_system:inst\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "db/ip/processor_system/processor_system.v" "width_adapter_001" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 2430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498292944 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "db/ip/processor_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1484498292944 "|projekttah|processor_system:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(715) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(715): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/processor_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_width_adapter.sv" 715 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484498292960 "|projekttah|processor_system:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(716) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(716): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/processor_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_width_adapter.sv" 716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484498292960 "|projekttah|processor_system:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/processor_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1484498292969 "|projekttah|processor_system:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser processor_system:inst\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"processor_system:inst\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/processor_system/processor_system.v" "crosser" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 2464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498293016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser processor_system:inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"processor_system:inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/processor_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498293031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_system_irq_mapper processor_system:inst\|processor_system_irq_mapper:irq_mapper " "Elaborating entity \"processor_system_irq_mapper\" for hierarchy \"processor_system:inst\|processor_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/processor_system/processor_system.v" "irq_mapper" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/processor_system.v" 2505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484498293094 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "processor_system:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"processor_system:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/processor_system/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1484498298375 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1484498298375 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1484498301892 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/processor_system/submodules/processor_system_sdram.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_sdram.v" 440 -1 0 } } { "db/ip/processor_system/submodules/processor_system_sdram.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_sdram.v" 354 -1 0 } } { "db/ip/processor_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 3167 -1 0 } } { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 4133 -1 0 } } { "db/ip/processor_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/processor_system/submodules/processor_system_sdram.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "db/ip/processor_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "db/ip/processor_system/submodules/processor_system_jtag_uart.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_jtag_uart.v" 348 -1 0 } } { "db/ip/processor_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 3740 -1 0 } } { "db/ip/processor_system/submodules/processor_system_jtag_uart.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/ip/processor_system/submodules/processor_system_nios2_cpu.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_nios2_cpu.v" 599 -1 0 } } { "db/ip/processor_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/processor_system/submodules/processor_system_pll.v" "" { Text "C:/Masters/MS1DVS/Project/db/ip/processor_system/submodules/processor_system_pll.v" 248 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1484498302346 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1484498302346 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "projekttah.bdf" "" { Schematic "C:/Masters/MS1DVS/Project/projekttah.bdf" { { 288 424 600 304 "sdram_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484498304649 "|projekttah|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1484498304649 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484498305133 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "420 " "420 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1484498307121 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1484498307367 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1484498307367 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484498307449 "|projekttah|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1484498307449 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484498307609 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Masters/MS1DVS/Project/output_files/projekttah.map.smsg " "Generated suppressed messages file C:/Masters/MS1DVS/Project/output_files/projekttah.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1484498309099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484498310301 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484498310301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3473 " "Implemented 3473 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484498311935 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484498311935 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1484498311935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3314 " "Implemented 3314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484498311935 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1484498311935 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1484498311935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484498311935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "606 " "Peak virtual memory: 606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484498312032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 17:38:32 2017 " "Processing ended: Sun Jan 15 17:38:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484498312032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484498312032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484498312032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484498312032 ""}
