<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>S32 SDK: Register address map</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top" style="height:auto; width:100%"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
  <img id="projectlogo" style="height:auto; width:100%" alt="Logo" src="s32sdk_logo_small.jpg"/>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__regmap.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Register address map<div class="ingroups"><a class="el" href="group__sbc__uja113x.html">System Basis Chip library (SBC) - UJA113x Family</a> &raquo; <a class="el" href="group__internals.html">00. Library internals</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The SPI protocol requires the first byte transmitted on MOSI line to be set to register address the user wants to access (write/read). The byte consists of ADDRESS[7:1] and READ_BIT[0]. This section lists all the register addresses available on UJA113x devices which can be used throughout the source code instead of fixed values. The defined addresses are already shifted.<br />
The address is useful in <a class="el" href="group__internals.html#gafe11e5f51c35197f40f17b1dfa413151" title="Initiates a write/read operation to/from SBC. ">UJA113X_SbcTransfer()</a> function, which allows generic read/write access. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Primary control registers (0x00 - 0x0F)</h2></td></tr>
<tr class="memitem:ga2fcb073da8055ac8b0e1522c7401b1bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga2fcb073da8055ac8b0e1522c7401b1bd">WTDC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x00U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga2fcb073da8055ac8b0e1522c7401b1bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog control register address.  <a href="#ga2fcb073da8055ac8b0e1522c7401b1bd">More...</a><br /></td></tr>
<tr class="separator:ga2fcb073da8055ac8b0e1522c7401b1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd75d7a1fd68d728cb47c03d199c59e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gafd75d7a1fd68d728cb47c03d199c59e6">MC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x01U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gafd75d7a1fd68d728cb47c03d199c59e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode control register address.  <a href="#gafd75d7a1fd68d728cb47c03d199c59e6">More...</a><br /></td></tr>
<tr class="separator:gafd75d7a1fd68d728cb47c03d199c59e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga132ee9d0bdefb48a694de828a4591fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga132ee9d0bdefb48a694de828a4591fea">FSC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x02U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga132ee9d0bdefb48a694de828a4591fea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fail-safe control register address.  <a href="#ga132ee9d0bdefb48a694de828a4591fea">More...</a><br /></td></tr>
<tr class="separator:ga132ee9d0bdefb48a694de828a4591fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad90a5133722d329c20d7d2eee08da21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaad90a5133722d329c20d7d2eee08da21">MSBCS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x03U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaad90a5133722d329c20d7d2eee08da21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main SBC status register address.  <a href="#gaad90a5133722d329c20d7d2eee08da21">More...</a><br /></td></tr>
<tr class="separator:gaad90a5133722d329c20d7d2eee08da21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290c9c8b3bf2bbd6da97c421701d4a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga290c9c8b3bf2bbd6da97c421701d4a05">SYSIE_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x04U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga290c9c8b3bf2bbd6da97c421701d4a05"><td class="mdescLeft">&#160;</td><td class="mdescRight">System interrupt enable register address.  <a href="#ga290c9c8b3bf2bbd6da97c421701d4a05">More...</a><br /></td></tr>
<tr class="separator:ga290c9c8b3bf2bbd6da97c421701d4a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902801edc88b0fff26a8c1e39c9dd20d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga902801edc88b0fff26a8c1e39c9dd20d">WTDS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x05U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga902801edc88b0fff26a8c1e39c9dd20d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog status register address.  <a href="#ga902801edc88b0fff26a8c1e39c9dd20d">More...</a><br /></td></tr>
<tr class="separator:ga902801edc88b0fff26a8c1e39c9dd20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa6fbc503438f79c67190bdc2e6ec6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga5aa6fbc503438f79c67190bdc2e6ec6b">MEM0_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x06U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga5aa6fbc503438f79c67190bdc2e6ec6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">General purpose memory 0 address.  <a href="#ga5aa6fbc503438f79c67190bdc2e6ec6b">More...</a><br /></td></tr>
<tr class="separator:ga5aa6fbc503438f79c67190bdc2e6ec6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9455349f6f3ab6deae117e53dbae7772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga9455349f6f3ab6deae117e53dbae7772">MEM1_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x07U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga9455349f6f3ab6deae117e53dbae7772"><td class="mdescLeft">&#160;</td><td class="mdescRight">General purpose memory 1 address.  <a href="#ga9455349f6f3ab6deae117e53dbae7772">More...</a><br /></td></tr>
<tr class="separator:ga9455349f6f3ab6deae117e53dbae7772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165a9aef447c38a4a36ad57e4653ab5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga165a9aef447c38a4a36ad57e4653ab5b">MEM2_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x08U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga165a9aef447c38a4a36ad57e4653ab5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">General purpose memory 2 address.  <a href="#ga165a9aef447c38a4a36ad57e4653ab5b">More...</a><br /></td></tr>
<tr class="separator:ga165a9aef447c38a4a36ad57e4653ab5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae313da3cc9047cb4ab87ed9871eebda6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gae313da3cc9047cb4ab87ed9871eebda6">MEM3_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x09U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gae313da3cc9047cb4ab87ed9871eebda6"><td class="mdescLeft">&#160;</td><td class="mdescRight">General purpose memory 3 address.  <a href="#gae313da3cc9047cb4ab87ed9871eebda6">More...</a><br /></td></tr>
<tr class="separator:gae313da3cc9047cb4ab87ed9871eebda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396cce9cde5bf86140f74cccbfbbfc87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga396cce9cde5bf86140f74cccbfbbfc87">LCKC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x0AU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga396cce9cde5bf86140f74cccbfbbfc87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock control register address.  <a href="#ga396cce9cde5bf86140f74cccbfbbfc87">More...</a><br /></td></tr>
<tr class="separator:ga396cce9cde5bf86140f74cccbfbbfc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Supply control registers (0x10 - 0x1F)</h2></td></tr>
<tr class="memitem:ga33768510fbf55fdac2017a1862601812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga33768510fbf55fdac2017a1862601812">RC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x10U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga33768510fbf55fdac2017a1862601812"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator control register address.  <a href="#ga33768510fbf55fdac2017a1862601812">More...</a><br /></td></tr>
<tr class="separator:ga33768510fbf55fdac2017a1862601812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga780f8ca43e330193e4c34e7fec3745d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga780f8ca43e330193e4c34e7fec3745d1">BMETSC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x11U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga780f8ca43e330193e4c34e7fec3745d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor event trigger source control register address.  <a href="#ga780f8ca43e330193e4c34e7fec3745d1">More...</a><br /></td></tr>
<tr class="separator:ga780f8ca43e330193e4c34e7fec3745d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3d3e09eddd5ad474244b759a2442f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaff3d3e09eddd5ad474244b759a2442f1">BMUTC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x12U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaff3d3e09eddd5ad474244b759a2442f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor undervoltage threshold control register address.  <a href="#gaff3d3e09eddd5ad474244b759a2442f1">More...</a><br /></td></tr>
<tr class="separator:gaff3d3e09eddd5ad474244b759a2442f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d8f93b070ff29b7d78553fb722058e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gab6d8f93b070ff29b7d78553fb722058e">BMOTC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x13U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gab6d8f93b070ff29b7d78553fb722058e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor overvoltage threshold control register address.  <a href="#gab6d8f93b070ff29b7d78553fb722058e">More...</a><br /></td></tr>
<tr class="separator:gab6d8f93b070ff29b7d78553fb722058e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6f052541ea61be40843ff279584d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gafa6f052541ea61be40843ff279584d88">BMHC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x14U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gafa6f052541ea61be40843ff279584d88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor hysteresis control register address.  <a href="#gafa6f052541ea61be40843ff279584d88">More...</a><br /></td></tr>
<tr class="separator:gafa6f052541ea61be40843ff279584d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9071be42af700b3356857f22e7c44814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga9071be42af700b3356857f22e7c44814">VBADC1_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x15U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga9071be42af700b3356857f22e7c44814"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for Vbat register 1 address.  <a href="#ga9071be42af700b3356857f22e7c44814">More...</a><br /></td></tr>
<tr class="separator:ga9071be42af700b3356857f22e7c44814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c2a1ed145db3a63e8d0667dd27d345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gac2c2a1ed145db3a63e8d0667dd27d345">VBADC2_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x16U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gac2c2a1ed145db3a63e8d0667dd27d345"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for Vbat register 2 address.  <a href="#gac2c2a1ed145db3a63e8d0667dd27d345">More...</a><br /></td></tr>
<tr class="separator:gac2c2a1ed145db3a63e8d0667dd27d345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98bf3f94d02e9de64dc5ba9c67786470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga98bf3f94d02e9de64dc5ba9c67786470">BSADC1_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x17U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga98bf3f94d02e9de64dc5ba9c67786470"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for Vbatsense register 1 address.  <a href="#ga98bf3f94d02e9de64dc5ba9c67786470">More...</a><br /></td></tr>
<tr class="separator:ga98bf3f94d02e9de64dc5ba9c67786470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b09f7390f51654764b6df4046b332d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gad2b09f7390f51654764b6df4046b332d">BSADC2_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x18U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gad2b09f7390f51654764b6df4046b332d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for Vbatsense register 2 address.  <a href="#gad2b09f7390f51654764b6df4046b332d">More...</a><br /></td></tr>
<tr class="separator:gad2b09f7390f51654764b6df4046b332d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c56ef1b5560aad9daa0cce9fc145727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga4c56ef1b5560aad9daa0cce9fc145727">SMPSC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x19U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga4c56ef1b5560aad9daa0cce9fc145727"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPS control register address.  <a href="#ga4c56ef1b5560aad9daa0cce9fc145727">More...</a><br /></td></tr>
<tr class="separator:ga4c56ef1b5560aad9daa0cce9fc145727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8c690f0e5651db1209fd3eb966dfca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga3a8c690f0e5651db1209fd3eb966dfca">SMPSOVC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x1AU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga3a8c690f0e5651db1209fd3eb966dfca"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPS out voltage control register address.  <a href="#ga3a8c690f0e5651db1209fd3eb966dfca">More...</a><br /></td></tr>
<tr class="separator:ga3a8c690f0e5651db1209fd3eb966dfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga572f28b0b1577de682af019640bbee24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga572f28b0b1577de682af019640bbee24">SUPVS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x1BU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga572f28b0b1577de682af019640bbee24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply voltage status register address.  <a href="#ga572f28b0b1577de682af019640bbee24">More...</a><br /></td></tr>
<tr class="separator:ga572f28b0b1577de682af019640bbee24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361cda49d4e80bf77409f72c52baff64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga361cda49d4e80bf77409f72c52baff64">SUPIE_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x1CU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga361cda49d4e80bf77409f72c52baff64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt enable register address.  <a href="#ga361cda49d4e80bf77409f72c52baff64">More...</a><br /></td></tr>
<tr class="separator:ga361cda49d4e80bf77409f72c52baff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Transceiver control registers (0x20 - 0x2F)</h2></td></tr>
<tr class="memitem:ga4077c5b0c574aeb51e2ebd81f2aaf18a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga4077c5b0c574aeb51e2ebd81f2aaf18a">CANC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x20U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga4077c5b0c574aeb51e2ebd81f2aaf18a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN control register address.  <a href="#ga4077c5b0c574aeb51e2ebd81f2aaf18a">More...</a><br /></td></tr>
<tr class="separator:ga4077c5b0c574aeb51e2ebd81f2aaf18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a224c025c2c25fcc345261bce92feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga56a224c025c2c25fcc345261bce92feb">LINC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x21U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga56a224c025c2c25fcc345261bce92feb"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN control register address.  <a href="#ga56a224c025c2c25fcc345261bce92feb">More...</a><br /></td></tr>
<tr class="separator:ga56a224c025c2c25fcc345261bce92feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf436c18bede09041a66ea686da130103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaf436c18bede09041a66ea686da130103">TS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x22U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaf436c18bede09041a66ea686da130103"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register address.  <a href="#gaf436c18bede09041a66ea686da130103">More...</a><br /></td></tr>
<tr class="separator:gaf436c18bede09041a66ea686da130103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3ffc363de828b2ebd8519370ac77479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaa3ffc363de828b2ebd8519370ac77479">TIE_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x23U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaa3ffc363de828b2ebd8519370ac77479"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt enable register address.  <a href="#gaa3ffc363de828b2ebd8519370ac77479">More...</a><br /></td></tr>
<tr class="separator:gaa3ffc363de828b2ebd8519370ac77479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35ecb1c96cfae175f5f00490e5e91e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga35ecb1c96cfae175f5f00490e5e91e88">DR_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x26U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga35ecb1c96cfae175f5f00490e5e91e88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data rate register address.  <a href="#ga35ecb1c96cfae175f5f00490e5e91e88">More...</a><br /></td></tr>
<tr class="separator:ga35ecb1c96cfae175f5f00490e5e91e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55925bd6b662d89e9afeea9daf8ad4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga55925bd6b662d89e9afeea9daf8ad4b4">ID0_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x27U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga55925bd6b662d89e9afeea9daf8ad4b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID register 0 address.  <a href="#ga55925bd6b662d89e9afeea9daf8ad4b4">More...</a><br /></td></tr>
<tr class="separator:ga55925bd6b662d89e9afeea9daf8ad4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f29bcc022a20e2112ef3151c9be13c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga00f29bcc022a20e2112ef3151c9be13c">ID1_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x28U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga00f29bcc022a20e2112ef3151c9be13c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID register 1 address.  <a href="#ga00f29bcc022a20e2112ef3151c9be13c">More...</a><br /></td></tr>
<tr class="separator:ga00f29bcc022a20e2112ef3151c9be13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2772c8013751544562b1eae228482b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga2772c8013751544562b1eae228482b63">ID2_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x29U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga2772c8013751544562b1eae228482b63"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID register 2 address.  <a href="#ga2772c8013751544562b1eae228482b63">More...</a><br /></td></tr>
<tr class="separator:ga2772c8013751544562b1eae228482b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f3ccaed6d9d23609b78d82c60680a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga57f3ccaed6d9d23609b78d82c60680a7">ID3_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x2AU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga57f3ccaed6d9d23609b78d82c60680a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID register 3 address.  <a href="#ga57f3ccaed6d9d23609b78d82c60680a7">More...</a><br /></td></tr>
<tr class="separator:ga57f3ccaed6d9d23609b78d82c60680a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc942faa29f5020b1f0894d87c8d867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga3cc942faa29f5020b1f0894d87c8d867">IDM0_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x2BU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga3cc942faa29f5020b1f0894d87c8d867"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID mask register 0 address.  <a href="#ga3cc942faa29f5020b1f0894d87c8d867">More...</a><br /></td></tr>
<tr class="separator:ga3cc942faa29f5020b1f0894d87c8d867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d91e18213aa6fa1080308f09403988e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga9d91e18213aa6fa1080308f09403988e">IDM1_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x2CU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga9d91e18213aa6fa1080308f09403988e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID mask register 1 address.  <a href="#ga9d91e18213aa6fa1080308f09403988e">More...</a><br /></td></tr>
<tr class="separator:ga9d91e18213aa6fa1080308f09403988e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab4297fff63635c9f929411b51dc28d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaab4297fff63635c9f929411b51dc28d2">IDM2_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x2DU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaab4297fff63635c9f929411b51dc28d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID mask register 2 address.  <a href="#gaab4297fff63635c9f929411b51dc28d2">More...</a><br /></td></tr>
<tr class="separator:gaab4297fff63635c9f929411b51dc28d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3fa1e5433d652b1ac26f9e9bbc16087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gad3fa1e5433d652b1ac26f9e9bbc16087">IDM3_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x2EU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gad3fa1e5433d652b1ac26f9e9bbc16087"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID mask register 3 address.  <a href="#gad3fa1e5433d652b1ac26f9e9bbc16087">More...</a><br /></td></tr>
<tr class="separator:gad3fa1e5433d652b1ac26f9e9bbc16087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74603797289e818390592940a6ceccfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga74603797289e818390592940a6ceccfb">FC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x2FU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga74603797289e818390592940a6ceccfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame control register address.  <a href="#ga74603797289e818390592940a6ceccfb">More...</a><br /></td></tr>
<tr class="separator:ga74603797289e818390592940a6ceccfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
HVIO control registers (0x30 - 0x4F)</h2></td></tr>
<tr class="memitem:gab86eeec3055dccd1f4e8b61538a16d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gab86eeec3055dccd1f4e8b61538a16d72">HVIO1C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x30U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gab86eeec3055dccd1f4e8b61538a16d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO 1 control register address.  <a href="#gab86eeec3055dccd1f4e8b61538a16d72">More...</a><br /></td></tr>
<tr class="separator:gab86eeec3055dccd1f4e8b61538a16d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafc67d1706235338d52d899b26dc6ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gacafc67d1706235338d52d899b26dc6ab">HVIO2C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x31U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gacafc67d1706235338d52d899b26dc6ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO 2 control register address.  <a href="#gacafc67d1706235338d52d899b26dc6ab">More...</a><br /></td></tr>
<tr class="separator:gacafc67d1706235338d52d899b26dc6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb3e885c247dea2fb4e984c65734af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga7cb3e885c247dea2fb4e984c65734af6">HVIO3C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x32U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga7cb3e885c247dea2fb4e984c65734af6"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO 3 control register address.  <a href="#ga7cb3e885c247dea2fb4e984c65734af6">More...</a><br /></td></tr>
<tr class="separator:ga7cb3e885c247dea2fb4e984c65734af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dbbace080ddf89d617ae3a78534a48b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga0dbbace080ddf89d617ae3a78534a48b">HVIO4C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x33U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga0dbbace080ddf89d617ae3a78534a48b"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO 4 control register address.  <a href="#ga0dbbace080ddf89d617ae3a78534a48b">More...</a><br /></td></tr>
<tr class="separator:ga0dbbace080ddf89d617ae3a78534a48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831862c3d59dd01cf549a41b6eefd041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga831862c3d59dd01cf549a41b6eefd041">B0WUPTHRC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x34U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga831862c3d59dd01cf549a41b6eefd041"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 (HVIO 1 - 4) wake-up threshold control register address.  <a href="#ga831862c3d59dd01cf549a41b6eefd041">More...</a><br /></td></tr>
<tr class="separator:ga831862c3d59dd01cf549a41b6eefd041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68529249d29402cb8fca5c4a644a591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gae68529249d29402cb8fca5c4a644a591">B0WUPS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x35U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gae68529249d29402cb8fca5c4a644a591"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 wake-up status register address.  <a href="#gae68529249d29402cb8fca5c4a644a591">More...</a><br /></td></tr>
<tr class="separator:gae68529249d29402cb8fca5c4a644a591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22715c0554c7b6ff74452b663698912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gae22715c0554c7b6ff74452b663698912">B0DRVS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x36U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gae22715c0554c7b6ff74452b663698912"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 driver status register address.  <a href="#gae22715c0554c7b6ff74452b663698912">More...</a><br /></td></tr>
<tr class="separator:gae22715c0554c7b6ff74452b663698912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81eb730fe4e783523a747577007afcbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga81eb730fe4e783523a747577007afcbf">B0WUPIE_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x37U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga81eb730fe4e783523a747577007afcbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 wake-up interrupt enable register address.  <a href="#ga81eb730fe4e783523a747577007afcbf">More...</a><br /></td></tr>
<tr class="separator:ga81eb730fe4e783523a747577007afcbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86fe239b9ae092f4ce388f7a86d11f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga86fe239b9ae092f4ce388f7a86d11f31">B0FIE_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x38U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga86fe239b9ae092f4ce388f7a86d11f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 fail interrupt enable register address.  <a href="#ga86fe239b9ae092f4ce388f7a86d11f31">More...</a><br /></td></tr>
<tr class="separator:ga86fe239b9ae092f4ce388f7a86d11f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11af1dc0a78214483ba073e986b52ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga11af1dc0a78214483ba073e986b52ed2">B0SCDTC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x39U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga11af1dc0a78214483ba073e986b52ed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 short-circuit detection threshold control register address.  <a href="#ga11af1dc0a78214483ba073e986b52ed2">More...</a><br /></td></tr>
<tr class="separator:ga11af1dc0a78214483ba073e986b52ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3731660e337a3fb4d7caee0b1f4ebd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga3731660e337a3fb4d7caee0b1f4ebd92">B0OLDTC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x3AU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga3731660e337a3fb4d7caee0b1f4ebd92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 open-laod detection threshold control register address.  <a href="#ga3731660e337a3fb4d7caee0b1f4ebd92">More...</a><br /></td></tr>
<tr class="separator:ga3731660e337a3fb4d7caee0b1f4ebd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8efb2b2c08796dcccca8fa509a9b63b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga8efb2b2c08796dcccca8fa509a9b63b7">HVIO5C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x40U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga8efb2b2c08796dcccca8fa509a9b63b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO 5 control register address.  <a href="#ga8efb2b2c08796dcccca8fa509a9b63b7">More...</a><br /></td></tr>
<tr class="separator:ga8efb2b2c08796dcccca8fa509a9b63b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7341df43fd831789b57f6384cbefc66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaa7341df43fd831789b57f6384cbefc66">HVIO6C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x41U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaa7341df43fd831789b57f6384cbefc66"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO 6 control register address.  <a href="#gaa7341df43fd831789b57f6384cbefc66">More...</a><br /></td></tr>
<tr class="separator:gaa7341df43fd831789b57f6384cbefc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec44744eeef309c85f19c794fdab9ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaec44744eeef309c85f19c794fdab9ad5">HVIO7C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x42U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaec44744eeef309c85f19c794fdab9ad5"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO 7 control register address.  <a href="#gaec44744eeef309c85f19c794fdab9ad5">More...</a><br /></td></tr>
<tr class="separator:gaec44744eeef309c85f19c794fdab9ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad035c15d9b16759681be9a30346ff9e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gad035c15d9b16759681be9a30346ff9e1">HVIO8C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x43U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gad035c15d9b16759681be9a30346ff9e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO 8 control register address.  <a href="#gad035c15d9b16759681be9a30346ff9e1">More...</a><br /></td></tr>
<tr class="separator:gad035c15d9b16759681be9a30346ff9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e3f8e26c03a6a0365288d919c0894e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga7e3f8e26c03a6a0365288d919c0894e5">B1WUPTHRC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x44U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga7e3f8e26c03a6a0365288d919c0894e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 (HVIO 5 - 8) wake-up threshold control register address.  <a href="#ga7e3f8e26c03a6a0365288d919c0894e5">More...</a><br /></td></tr>
<tr class="separator:ga7e3f8e26c03a6a0365288d919c0894e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37280725fb7de1e8debc65605353a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gae37280725fb7de1e8debc65605353a8f">B1WUPS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x45U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gae37280725fb7de1e8debc65605353a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 wake-up status register address.  <a href="#gae37280725fb7de1e8debc65605353a8f">More...</a><br /></td></tr>
<tr class="separator:gae37280725fb7de1e8debc65605353a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb7482822e3a16062b579e8931bc6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga6bb7482822e3a16062b579e8931bc6ec">B1DRVS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x46U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga6bb7482822e3a16062b579e8931bc6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 driver status register address.  <a href="#ga6bb7482822e3a16062b579e8931bc6ec">More...</a><br /></td></tr>
<tr class="separator:ga6bb7482822e3a16062b579e8931bc6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae659696c9bd4136b9394c2bf80f30ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gae659696c9bd4136b9394c2bf80f30ede">B1WUPIE_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x47U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gae659696c9bd4136b9394c2bf80f30ede"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 wake-up interrupt enable register address.  <a href="#gae659696c9bd4136b9394c2bf80f30ede">More...</a><br /></td></tr>
<tr class="separator:gae659696c9bd4136b9394c2bf80f30ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c3e221f04cba1a036ee6b86a36a851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gab6c3e221f04cba1a036ee6b86a36a851">B1FIE_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x48U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gab6c3e221f04cba1a036ee6b86a36a851"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 fail interrupt enable register address.  <a href="#gab6c3e221f04cba1a036ee6b86a36a851">More...</a><br /></td></tr>
<tr class="separator:gab6c3e221f04cba1a036ee6b86a36a851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45776a38b034e72dd44440a9d18ffbdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga45776a38b034e72dd44440a9d18ffbdb">B1SCDTC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x49U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga45776a38b034e72dd44440a9d18ffbdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 short-circuit detection threshold control register address.  <a href="#ga45776a38b034e72dd44440a9d18ffbdb">More...</a><br /></td></tr>
<tr class="separator:ga45776a38b034e72dd44440a9d18ffbdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34edf6e1c4b2c916914d3ea7729be537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga34edf6e1c4b2c916914d3ea7729be537">B1OLDTC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x4AU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga34edf6e1c4b2c916914d3ea7729be537"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 open-laod detection threshold control register address.  <a href="#ga34edf6e1c4b2c916914d3ea7729be537">More...</a><br /></td></tr>
<tr class="separator:ga34edf6e1c4b2c916914d3ea7729be537"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Timer control registers (0x50 - 0x5F)</h2></td></tr>
<tr class="memitem:ga04b13effaffb5c5e5c8aa647916adf22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga04b13effaffb5c5e5c8aa647916adf22">TIM1C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x50U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga04b13effaffb5c5e5c8aa647916adf22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 control register address.  <a href="#ga04b13effaffb5c5e5c8aa647916adf22">More...</a><br /></td></tr>
<tr class="separator:ga04b13effaffb5c5e5c8aa647916adf22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65449e5da4f6ccee91fb5829c416d701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga65449e5da4f6ccee91fb5829c416d701">TIM1DCC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x51U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga65449e5da4f6ccee91fb5829c416d701"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 duty cycle control register address.  <a href="#ga65449e5da4f6ccee91fb5829c416d701">More...</a><br /></td></tr>
<tr class="separator:ga65449e5da4f6ccee91fb5829c416d701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf69e3fb86515e10cf2749070c41d7e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaf69e3fb86515e10cf2749070c41d7e95">TIM2C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x52U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaf69e3fb86515e10cf2749070c41d7e95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 control register address.  <a href="#gaf69e3fb86515e10cf2749070c41d7e95">More...</a><br /></td></tr>
<tr class="separator:gaf69e3fb86515e10cf2749070c41d7e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade17b5a3236d82c47d487d76a02ca43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gade17b5a3236d82c47d487d76a02ca43d">TIM2DCC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x53U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gade17b5a3236d82c47d487d76a02ca43d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 duty cycle control register address.  <a href="#gade17b5a3236d82c47d487d76a02ca43d">More...</a><br /></td></tr>
<tr class="separator:gade17b5a3236d82c47d487d76a02ca43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f99effbc060193d927d4aa0387721d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga36f99effbc060193d927d4aa0387721d">TIM3C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x54U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga36f99effbc060193d927d4aa0387721d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 3 control register address.  <a href="#ga36f99effbc060193d927d4aa0387721d">More...</a><br /></td></tr>
<tr class="separator:ga36f99effbc060193d927d4aa0387721d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga877e2e73c9ab9ecbec0e9d0553ab9298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga877e2e73c9ab9ecbec0e9d0553ab9298">TIM3DCC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x55U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga877e2e73c9ab9ecbec0e9d0553ab9298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 3 duty cycle control register address.  <a href="#ga877e2e73c9ab9ecbec0e9d0553ab9298">More...</a><br /></td></tr>
<tr class="separator:ga877e2e73c9ab9ecbec0e9d0553ab9298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6377601ad6a228f9b6c681967e1af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga3c6377601ad6a228f9b6c681967e1af9">TIM4C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x56U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga3c6377601ad6a228f9b6c681967e1af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 4 control register address.  <a href="#ga3c6377601ad6a228f9b6c681967e1af9">More...</a><br /></td></tr>
<tr class="separator:ga3c6377601ad6a228f9b6c681967e1af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb1c8e999b8d433fd4faa7ccafab4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaceb1c8e999b8d433fd4faa7ccafab4a2">TIM4DCC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x57U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaceb1c8e999b8d433fd4faa7ccafab4a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 4 duty cycle control register address.  <a href="#gaceb1c8e999b8d433fd4faa7ccafab4a2">More...</a><br /></td></tr>
<tr class="separator:gaceb1c8e999b8d433fd4faa7ccafab4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interrupt status registers (0x60 - 0x6F)</h2></td></tr>
<tr class="memitem:gaad90cdc4a6111e7c01798e68fc512172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaad90cdc4a6111e7c01798e68fc512172">GIS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x60U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaad90cdc4a6111e7c01798e68fc512172"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global interrupt status register address.  <a href="#gaad90cdc4a6111e7c01798e68fc512172">More...</a><br /></td></tr>
<tr class="separator:gaad90cdc4a6111e7c01798e68fc512172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d209e384e03e9c20ea16fd84c5de66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga01d209e384e03e9c20ea16fd84c5de66">SYSIS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x61U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga01d209e384e03e9c20ea16fd84c5de66"><td class="mdescLeft">&#160;</td><td class="mdescRight">System interrupt status register address.  <a href="#ga01d209e384e03e9c20ea16fd84c5de66">More...</a><br /></td></tr>
<tr class="separator:ga01d209e384e03e9c20ea16fd84c5de66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1d3f4fa44b4d05d728435eee8437700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gae1d3f4fa44b4d05d728435eee8437700">SUPIS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x62U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gae1d3f4fa44b4d05d728435eee8437700"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt status register address.  <a href="#gae1d3f4fa44b4d05d728435eee8437700">More...</a><br /></td></tr>
<tr class="separator:gae1d3f4fa44b4d05d728435eee8437700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c905d343aa680ab076274623a227e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga7c905d343aa680ab076274623a227e85">TIS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x63U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga7c905d343aa680ab076274623a227e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt status register address.  <a href="#ga7c905d343aa680ab076274623a227e85">More...</a><br /></td></tr>
<tr class="separator:ga7c905d343aa680ab076274623a227e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da5fa0460117fa53e0e651dc7d18416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga3da5fa0460117fa53e0e651dc7d18416">B0WUPIS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x64U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga3da5fa0460117fa53e0e651dc7d18416"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 wake-up interrupt status register address.  <a href="#ga3da5fa0460117fa53e0e651dc7d18416">More...</a><br /></td></tr>
<tr class="separator:ga3da5fa0460117fa53e0e651dc7d18416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3cae9482f33a65af99a46b40ebef5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gabd3cae9482f33a65af99a46b40ebef5f">B0FIS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x65U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gabd3cae9482f33a65af99a46b40ebef5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 fail interrupt status register address.  <a href="#gabd3cae9482f33a65af99a46b40ebef5f">More...</a><br /></td></tr>
<tr class="separator:gabd3cae9482f33a65af99a46b40ebef5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b55f462e201671dc642c4f49b695ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga0b55f462e201671dc642c4f49b695ac4">B1WUPIS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x66U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga0b55f462e201671dc642c4f49b695ac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 wake-up interrupt status register address.  <a href="#ga0b55f462e201671dc642c4f49b695ac4">More...</a><br /></td></tr>
<tr class="separator:ga0b55f462e201671dc642c4f49b695ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f92d9ff5dcc2ddf10a3c8b1ca5cbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gac0f92d9ff5dcc2ddf10a3c8b1ca5cbf1">B1FIS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x67U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gac0f92d9ff5dcc2ddf10a3c8b1ca5cbf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 fail interrupt status register address.  <a href="#gac0f92d9ff5dcc2ddf10a3c8b1ca5cbf1">More...</a><br /></td></tr>
<tr class="separator:gac0f92d9ff5dcc2ddf10a3c8b1ca5cbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa645ac7e6bc188f50623bf10202d875f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaa645ac7e6bc188f50623bf10202d875f">DM0_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x68U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaa645ac7e6bc188f50623bf10202d875f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask register 0 address.  <a href="#gaa645ac7e6bc188f50623bf10202d875f">More...</a><br /></td></tr>
<tr class="separator:gaa645ac7e6bc188f50623bf10202d875f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef4729fb4c95d80813c3ce87e57c74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga8ef4729fb4c95d80813c3ce87e57c74d">DM1_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x69U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga8ef4729fb4c95d80813c3ce87e57c74d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask register 1 address.  <a href="#ga8ef4729fb4c95d80813c3ce87e57c74d">More...</a><br /></td></tr>
<tr class="separator:ga8ef4729fb4c95d80813c3ce87e57c74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fc0260654cdc0e8b54d00d160d2b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gae9fc0260654cdc0e8b54d00d160d2b50">DM2_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x6AU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gae9fc0260654cdc0e8b54d00d160d2b50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask register 2 address.  <a href="#gae9fc0260654cdc0e8b54d00d160d2b50">More...</a><br /></td></tr>
<tr class="separator:gae9fc0260654cdc0e8b54d00d160d2b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad491ba251d17b015533ed392ccff2a4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gad491ba251d17b015533ed392ccff2a4d">DM3_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x6BU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gad491ba251d17b015533ed392ccff2a4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask register 3 address.  <a href="#gad491ba251d17b015533ed392ccff2a4d">More...</a><br /></td></tr>
<tr class="separator:gad491ba251d17b015533ed392ccff2a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b6984c5fa7c20fcb78c108771e8916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga74b6984c5fa7c20fcb78c108771e8916">DM4_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x6CU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga74b6984c5fa7c20fcb78c108771e8916"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask register 4 address.  <a href="#ga74b6984c5fa7c20fcb78c108771e8916">More...</a><br /></td></tr>
<tr class="separator:ga74b6984c5fa7c20fcb78c108771e8916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398a2f5085b41f0883d22d756195ad19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga398a2f5085b41f0883d22d756195ad19">DM5_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x6DU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga398a2f5085b41f0883d22d756195ad19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask register 5 address.  <a href="#ga398a2f5085b41f0883d22d756195ad19">More...</a><br /></td></tr>
<tr class="separator:ga398a2f5085b41f0883d22d756195ad19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732800b8da3cae7682d2eaa4d205d213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga732800b8da3cae7682d2eaa4d205d213">DM6_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x6EU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga732800b8da3cae7682d2eaa4d205d213"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask register 6 address.  <a href="#ga732800b8da3cae7682d2eaa4d205d213">More...</a><br /></td></tr>
<tr class="separator:ga732800b8da3cae7682d2eaa4d205d213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a7ee75e500120dcd955888d98a58e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga82a7ee75e500120dcd955888d98a58e2">DM7_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x6FU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga82a7ee75e500120dcd955888d98a58e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask register 7 address.  <a href="#ga82a7ee75e500120dcd955888d98a58e2">More...</a><br /></td></tr>
<tr class="separator:ga82a7ee75e500120dcd955888d98a58e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
MTPNV and ID registers (0x70 - 0x7F)</h2></td></tr>
<tr class="memitem:ga08d14c27a2cfb90daff534d27779348f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga08d14c27a2cfb90daff534d27779348f">MTPNVS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x70U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga08d14c27a2cfb90daff534d27779348f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTPNV status register address.  <a href="#ga08d14c27a2cfb90daff534d27779348f">More...</a><br /></td></tr>
<tr class="separator:ga08d14c27a2cfb90daff534d27779348f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4161366e4a5cd9013be8a7bec129ef55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga4161366e4a5cd9013be8a7bec129ef55">HVIOHSDRVC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x71U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga4161366e4a5cd9013be8a7bec129ef55"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO high-side driver control register address.  <a href="#ga4161366e4a5cd9013be8a7bec129ef55">More...</a><br /></td></tr>
<tr class="separator:ga4161366e4a5cd9013be8a7bec129ef55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3afa9934298e6a20b110dfb3b198786f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga3afa9934298e6a20b110dfb3b198786f">HVIOLSDRVC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x72U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga3afa9934298e6a20b110dfb3b198786f"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO low-side driver control register address.  <a href="#ga3afa9934298e6a20b110dfb3b198786f">More...</a><br /></td></tr>
<tr class="separator:ga3afa9934298e6a20b110dfb3b198786f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e8ee4dc05e988158792cc661c39fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga57e8ee4dc05e988158792cc661c39fc6">SUPC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x73U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga57e8ee4dc05e988158792cc661c39fc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start-up control register address.  <a href="#ga57e8ee4dc05e988158792cc661c39fc6">More...</a><br /></td></tr>
<tr class="separator:ga57e8ee4dc05e988158792cc661c39fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a062badcf1accff7028004ba7f5950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga79a062badcf1accff7028004ba7f5950">SBCCC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x74U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga79a062badcf1accff7028004ba7f5950"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC configuration control register address.  <a href="#ga79a062badcf1accff7028004ba7f5950">More...</a><br /></td></tr>
<tr class="separator:ga79a062badcf1accff7028004ba7f5950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d6f6c0be48a1e2db9ddf451e830c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga35d6f6c0be48a1e2db9ddf451e830c6e">MTPNVCRCC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x75U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga35d6f6c0be48a1e2db9ddf451e830c6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTPVN CRC control register address.  <a href="#ga35d6f6c0be48a1e2db9ddf451e830c6e">More...</a><br /></td></tr>
<tr class="separator:ga35d6f6c0be48a1e2db9ddf451e830c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d6f75f26cad393b4ec21455ed03010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaa4d6f75f26cad393b4ec21455ed03010">DID1_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x7EU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaa4d6f75f26cad393b4ec21455ed03010"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device identification register 1 address.  <a href="#gaa4d6f75f26cad393b4ec21455ed03010">More...</a><br /></td></tr>
<tr class="separator:gaa4d6f75f26cad393b4ec21455ed03010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757e57c3826080fbc455fad551a06654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga757e57c3826080fbc455fad551a06654">DID2_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x7FU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga757e57c3826080fbc455fad551a06654"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device identification register 2 address.  <a href="#ga757e57c3826080fbc455fad551a06654">More...</a><br /></td></tr>
<tr class="separator:ga757e57c3826080fbc455fad551a06654"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gae22715c0554c7b6ff74452b663698912"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B0DRVS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x36U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 driver status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00145">145</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga86fe239b9ae092f4ce388f7a86d11f31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B0FIE_ADDRESS&#160;&#160;&#160;((uint8_t) 0x38U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 fail interrupt enable register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00147">147</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd3cae9482f33a65af99a46b40ebef5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B0FIS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x65U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 fail interrupt status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00186">186</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3731660e337a3fb4d7caee0b1f4ebd92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B0OLDTC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x3AU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 open-laod detection threshold control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00149">149</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11af1dc0a78214483ba073e986b52ed2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B0SCDTC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x39U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 short-circuit detection threshold control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00148">148</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81eb730fe4e783523a747577007afcbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B0WUPIE_ADDRESS&#160;&#160;&#160;((uint8_t) 0x37U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 wake-up interrupt enable register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00146">146</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3da5fa0460117fa53e0e651dc7d18416"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B0WUPIS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x64U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 wake-up interrupt status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00185">185</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae68529249d29402cb8fca5c4a644a591"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B0WUPS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x35U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 wake-up status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00144">144</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga831862c3d59dd01cf549a41b6eefd041"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B0WUPTHRC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x34U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 (HVIO 1 - 4) wake-up threshold control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00143">143</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bb7482822e3a16062b579e8931bc6ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B1DRVS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x46U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 1 driver status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00156">156</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6c3e221f04cba1a036ee6b86a36a851"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B1FIE_ADDRESS&#160;&#160;&#160;((uint8_t) 0x48U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 1 fail interrupt enable register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00158">158</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac0f92d9ff5dcc2ddf10a3c8b1ca5cbf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B1FIS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x67U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 1 fail interrupt status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00188">188</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34edf6e1c4b2c916914d3ea7729be537"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B1OLDTC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x4AU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 1 open-laod detection threshold control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00160">160</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45776a38b034e72dd44440a9d18ffbdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B1SCDTC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x49U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 1 short-circuit detection threshold control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00159">159</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae659696c9bd4136b9394c2bf80f30ede"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B1WUPIE_ADDRESS&#160;&#160;&#160;((uint8_t) 0x47U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 1 wake-up interrupt enable register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00157">157</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b55f462e201671dc642c4f49b695ac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B1WUPIS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x66U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 1 wake-up interrupt status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00187">187</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae37280725fb7de1e8debc65605353a8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B1WUPS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x45U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 1 wake-up status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00155">155</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e3f8e26c03a6a0365288d919c0894e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define B1WUPTHRC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x44U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 1 (HVIO 5 - 8) wake-up threshold control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00154">154</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga780f8ca43e330193e4c34e7fec3745d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BMETSC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x11U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Battery monitor event trigger source control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00101">101</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa6f052541ea61be40843ff279584d88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BMHC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x14U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Battery monitor hysteresis control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00104">104</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6d8f93b070ff29b7d78553fb722058e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BMOTC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x13U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Battery monitor overvoltage threshold control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00103">103</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff3d3e09eddd5ad474244b759a2442f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BMUTC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x12U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Battery monitor undervoltage threshold control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00102">102</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga98bf3f94d02e9de64dc5ba9c67786470"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSADC1_ADDRESS&#160;&#160;&#160;((uint8_t) 0x17U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC conversion results for Vbatsense register 1 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00107">107</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2b09f7390f51654764b6df4046b332d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSADC2_ADDRESS&#160;&#160;&#160;((uint8_t) 0x18U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC conversion results for Vbatsense register 2 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00108">108</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4077c5b0c574aeb51e2ebd81f2aaf18a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CANC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x20U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00119">119</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4d6f75f26cad393b4ec21455ed03010"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DID1_ADDRESS&#160;&#160;&#160;((uint8_t) 0x7EU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device identification register 1 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00209">209</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga757e57c3826080fbc455fad551a06654"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DID2_ADDRESS&#160;&#160;&#160;((uint8_t) 0x7FU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device identification register 2 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00210">210</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa645ac7e6bc188f50623bf10202d875f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM0_ADDRESS&#160;&#160;&#160;((uint8_t) 0x68U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data mask register 0 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00189">189</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ef4729fb4c95d80813c3ce87e57c74d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM1_ADDRESS&#160;&#160;&#160;((uint8_t) 0x69U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data mask register 1 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00190">190</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae9fc0260654cdc0e8b54d00d160d2b50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM2_ADDRESS&#160;&#160;&#160;((uint8_t) 0x6AU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data mask register 2 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00191">191</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad491ba251d17b015533ed392ccff2a4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM3_ADDRESS&#160;&#160;&#160;((uint8_t) 0x6BU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data mask register 3 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00192">192</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74b6984c5fa7c20fcb78c108771e8916"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM4_ADDRESS&#160;&#160;&#160;((uint8_t) 0x6CU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data mask register 4 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00193">193</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga398a2f5085b41f0883d22d756195ad19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM5_ADDRESS&#160;&#160;&#160;((uint8_t) 0x6DU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data mask register 5 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00194">194</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga732800b8da3cae7682d2eaa4d205d213"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM6_ADDRESS&#160;&#160;&#160;((uint8_t) 0x6EU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data mask register 6 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00195">195</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga82a7ee75e500120dcd955888d98a58e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM7_ADDRESS&#160;&#160;&#160;((uint8_t) 0x6FU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data mask register 7 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00196">196</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35ecb1c96cfae175f5f00490e5e91e88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DR_ADDRESS&#160;&#160;&#160;((uint8_t) 0x26U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data rate register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00123">123</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74603797289e818390592940a6ceccfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x2FU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00132">132</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga132ee9d0bdefb48a694de828a4591fea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x02U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fail-safe control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00085">85</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad90cdc4a6111e7c01798e68fc512172"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x60U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global interrupt status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00181">181</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab86eeec3055dccd1f4e8b61538a16d72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HVIO1C_ADDRESS&#160;&#160;&#160;((uint8_t) 0x30U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO 1 control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00139">139</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacafc67d1706235338d52d899b26dc6ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HVIO2C_ADDRESS&#160;&#160;&#160;((uint8_t) 0x31U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO 2 control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00140">140</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7cb3e885c247dea2fb4e984c65734af6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HVIO3C_ADDRESS&#160;&#160;&#160;((uint8_t) 0x32U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO 3 control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00141">141</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0dbbace080ddf89d617ae3a78534a48b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HVIO4C_ADDRESS&#160;&#160;&#160;((uint8_t) 0x33U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO 4 control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00142">142</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8efb2b2c08796dcccca8fa509a9b63b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HVIO5C_ADDRESS&#160;&#160;&#160;((uint8_t) 0x40U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO 5 control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00150">150</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7341df43fd831789b57f6384cbefc66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HVIO6C_ADDRESS&#160;&#160;&#160;((uint8_t) 0x41U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO 6 control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00151">151</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec44744eeef309c85f19c794fdab9ad5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HVIO7C_ADDRESS&#160;&#160;&#160;((uint8_t) 0x42U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO 7 control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00152">152</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad035c15d9b16759681be9a30346ff9e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HVIO8C_ADDRESS&#160;&#160;&#160;((uint8_t) 0x43U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO 8 control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00153">153</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4161366e4a5cd9013be8a7bec129ef55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HVIOHSDRVC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x71U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO high-side driver control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00204">204</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3afa9934298e6a20b110dfb3b198786f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HVIOLSDRVC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x72U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO low-side driver control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00205">205</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55925bd6b662d89e9afeea9daf8ad4b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID0_ADDRESS&#160;&#160;&#160;((uint8_t) 0x27U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID register 0 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00124">124</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00f29bcc022a20e2112ef3151c9be13c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID1_ADDRESS&#160;&#160;&#160;((uint8_t) 0x28U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID register 1 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00125">125</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2772c8013751544562b1eae228482b63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID2_ADDRESS&#160;&#160;&#160;((uint8_t) 0x29U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID register 2 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00126">126</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57f3ccaed6d9d23609b78d82c60680a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID3_ADDRESS&#160;&#160;&#160;((uint8_t) 0x2AU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID register 3 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00127">127</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cc942faa29f5020b1f0894d87c8d867"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDM0_ADDRESS&#160;&#160;&#160;((uint8_t) 0x2BU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID mask register 0 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00128">128</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d91e18213aa6fa1080308f09403988e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDM1_ADDRESS&#160;&#160;&#160;((uint8_t) 0x2CU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID mask register 1 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00129">129</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab4297fff63635c9f929411b51dc28d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDM2_ADDRESS&#160;&#160;&#160;((uint8_t) 0x2DU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID mask register 2 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00130">130</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad3fa1e5433d652b1ac26f9e9bbc16087"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDM3_ADDRESS&#160;&#160;&#160;((uint8_t) 0x2EU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID mask register 3 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00131">131</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga396cce9cde5bf86140f74cccbfbbfc87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCKC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x0AU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00093">93</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga56a224c025c2c25fcc345261bce92feb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LINC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x21U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00120">120</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd75d7a1fd68d728cb47c03d199c59e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x01U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00084">84</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5aa6fbc503438f79c67190bdc2e6ec6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEM0_ADDRESS&#160;&#160;&#160;((uint8_t) 0x06U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General purpose memory 0 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00089">89</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9455349f6f3ab6deae117e53dbae7772"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEM1_ADDRESS&#160;&#160;&#160;((uint8_t) 0x07U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General purpose memory 1 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00090">90</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga165a9aef447c38a4a36ad57e4653ab5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEM2_ADDRESS&#160;&#160;&#160;((uint8_t) 0x08U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General purpose memory 2 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00091">91</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae313da3cc9047cb4ab87ed9871eebda6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEM3_ADDRESS&#160;&#160;&#160;((uint8_t) 0x09U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General purpose memory 3 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00092">92</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad90a5133722d329c20d7d2eee08da21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSBCS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x03U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Main SBC status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00086">86</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35d6f6c0be48a1e2db9ddf451e830c6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTPNVCRCC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x75U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MTPVN CRC control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00208">208</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga08d14c27a2cfb90daff534d27779348f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTPNVS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x70U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MTPNV status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00203">203</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33768510fbf55fdac2017a1862601812"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x10U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Regulator control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00100">100</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79a062badcf1accff7028004ba7f5950"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SBCCC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x74U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SBC configuration control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00207">207</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c56ef1b5560aad9daa0cce9fc145727"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMPSC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x19U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPS control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00109">109</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a8c690f0e5651db1209fd3eb966dfca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMPSOVC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x1AU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPS out voltage control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00110">110</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57e8ee4dc05e988158792cc661c39fc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x73U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start-up control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00206">206</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga361cda49d4e80bf77409f72c52baff64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPIE_ADDRESS&#160;&#160;&#160;((uint8_t) 0x1CU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply interrupt enable register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00112">112</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae1d3f4fa44b4d05d728435eee8437700"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPIS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x62U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply interrupt status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00183">183</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga572f28b0b1577de682af019640bbee24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPVS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x1BU &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply voltage status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00111">111</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga290c9c8b3bf2bbd6da97c421701d4a05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSIE_ADDRESS&#160;&#160;&#160;((uint8_t) 0x04U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System interrupt enable register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00087">87</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga01d209e384e03e9c20ea16fd84c5de66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSIS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x61U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System interrupt status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00182">182</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3ffc363de828b2ebd8519370ac77479"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIE_ADDRESS&#160;&#160;&#160;((uint8_t) 0x23U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver interrupt enable register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00122">122</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga04b13effaffb5c5e5c8aa647916adf22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM1C_ADDRESS&#160;&#160;&#160;((uint8_t) 0x50U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 1 control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00167">167</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65449e5da4f6ccee91fb5829c416d701"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM1DCC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x51U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 1 duty cycle control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00168">168</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf69e3fb86515e10cf2749070c41d7e95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2C_ADDRESS&#160;&#160;&#160;((uint8_t) 0x52U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 2 control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00169">169</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade17b5a3236d82c47d487d76a02ca43d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2DCC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x53U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 2 duty cycle control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00170">170</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36f99effbc060193d927d4aa0387721d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3C_ADDRESS&#160;&#160;&#160;((uint8_t) 0x54U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 3 control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00171">171</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga877e2e73c9ab9ecbec0e9d0553ab9298"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3DCC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x55U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 3 duty cycle control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00172">172</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c6377601ad6a228f9b6c681967e1af9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4C_ADDRESS&#160;&#160;&#160;((uint8_t) 0x56U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 4 control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00173">173</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaceb1c8e999b8d433fd4faa7ccafab4a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4DCC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x57U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 4 duty cycle control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00174">174</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c905d343aa680ab076274623a227e85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x63U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver interrupt status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00184">184</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf436c18bede09041a66ea686da130103"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x22U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00121">121</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9071be42af700b3356857f22e7c44814"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VBADC1_ADDRESS&#160;&#160;&#160;((uint8_t) 0x15U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC conversion results for Vbat register 1 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00105">105</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac2c2a1ed145db3a63e8d0667dd27d345"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VBADC2_ADDRESS&#160;&#160;&#160;((uint8_t) 0x16U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC conversion results for Vbat register 2 address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00106">106</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2fcb073da8055ac8b0e1522c7401b1bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WTDC_ADDRESS&#160;&#160;&#160;((uint8_t) 0x00U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog control register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00083">83</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga902801edc88b0fff26a8c1e39c9dd20d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WTDS_ADDRESS&#160;&#160;&#160;((uint8_t) 0x05U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog status register address. </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00088">88</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Jun 11 2021 08:16:08 for S32 SDK by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
