Here is the professional English translation of your README, optimized for a GitHub portfolio to impress recruiters and engineers.

FPGA Logic Design & Digital System Implementation ğŸš€
A Comprehensive Journey from Basic Logic to System Integration with Verilog
This repository documents my progression in FPGA development and Verilog HDL, moving from fundamental LED shift controls to complex systems involving matrix keypad scanning, multiplexed display systems, and Finite State Machine (FSM) design.

ğŸ“‚ Project Roadmap
ğŸŸ¢ Phase 1: Sequential Logic & Clock Management (Basics)
Lab 1: LED Scroller Series

Level 1 (Basic): Implemented an 8-bit Circular Shift Register using concatenation operators ({shift_out[0], shift_out[7:1]}).

Level 2 (State Control): Introduced 9-bit state control to achieve a "Ping-Pong" bouncing LED effect.

Level 3 (Pattern Design): Expanded logic to a 3-bit "Meteor/Comet" pattern for enhanced visual dynamics.

Level 4 (Dual-Color): Integrated Red/Green dual-color LEDs, utilizing the Most Significant Bit (MSB) as a toggle for color and direction.

Key Technologies: Clock Dividers, Concatenation Operators, Circular Shift Registers.

ğŸŸ¡ Phase 2: Decoding & Counting Systems (Display & Counter)
Lab 2-1: BCD Decoder

Developed a static 7-segment decoder to map 4-bit BCD (Binary Coded Decimal) inputs to hardware segments (a-g). Lab 2-2: Decade Counter

Implemented a 0-9 counter with a Carry out signal, serving as the fundamental unit for digital clock systems. Lab 2-3: 00-99 Multiplexed Counter

Major Breakthrough: Introduced Time-Division Multiplexing (TDM).

Used a single decoder to drive multiple displays via high-frequency switching, significantly reducing I/O pin requirements.

Key Technologies: Combinational MUX, Time-Division Multiplexing (TDM), Persistence of Vision (POV).

ğŸŸ  Phase 3: Array Scanning & Font Visualization (Matrix Display)
Lab 4-1: 8x8 Dot Matrix Controller

Implemented Font ROM lookup table (LUT) logic.

Utilized a dual-clock system (clk_scan and clk_shift) to simultaneously handle high-speed row scanning and low-speed character shifting.

Key Technologies: Memory Mapping (1D to 2D), Scanning Logic, ROM-based Lookup Tables.

ğŸ”´ Phase 4: System Integration & Human-Machine Interface (HMI)
Lab 5 & 6: Matrix Keyboard System

Matrix Scanning: Implemented a 3x4 keypad scanning circuit to minimize I/O footprint.

Hardware Debouncing: Utilized multi-stage shift registers to filter mechanical noise, ensuring precise input detection.

Data Buffering: Developed a "Left-Shift Buffer" logic (Shift-In from Right) to emulate real-world calculator input behavior.

Key Technologies: Finite State Machines (FSM), Input Debouncing, Sequential Latching.

ğŸ”µ Advanced Topics: Finite State Machines (FSM Theory)
FSM1: Mealy Machine Design

Implemented using the industry-standard Two-Block Coding Style (Sequential state transitions + Combinational next-state/output logic).

Demonstrated real-time logic response between state transitions and Input/Output mapping.

Key Technologies: Mealy Machine, State Encoding, Asynchronous Reset.

ğŸ›  Tools & Environment
Language: Verilog HDL

Hardware Platform: FPGA (Altera/Intel Cyclone Series)

Development Tools: Quartus Prime / ModelSim

ğŸ’¡ Technical Core Summary
Timing Control: Proficient in managing multiple Clock Domains using parameterized frequency dividers.

Hardware Optimization: Experienced in using MUX and TDM techniques to implement multi-digit displays under constrained hardware resources.

Robust Design: Capable of ensuring system stability on physical hardware through Hardware Debouncing and Synchronous Sequential Design.

FPGA Logic Design & Digital System Implementation
ğŸš€ å¾åŸºç¤é–€æª»åˆ°ç³»çµ±æ•´åˆçš„ Verilog å¯¦ä½œæ­·ç¨‹
æœ¬å€‰åº«ç´€éŒ„äº†æˆ‘å­¸ç¿’ FPGA èˆ‡ Verilog HDL çš„å®Œæ•´é€²éšéç¨‹ã€‚å¾æœ€åŸºç¤çš„ LED ç§»ä½æ§åˆ¶ï¼Œé€æ­¥ç™¼å±•åˆ°çŸ©é™£éµç›¤æƒæã€å¤šå·¥é¡¯ç¤ºç³»çµ±ä»¥åŠæœ‰é™ç‹€æ…‹æ©Ÿ (FSM) çš„è¨­è¨ˆã€‚

ğŸ“‚ å°ˆæ¡ˆå°è¦½ (Project Roadmap)
ğŸŸ¢ ç¬¬ä¸€éšæ®µï¼šåŸºç¤åºå‘é‚è¼¯èˆ‡æ™‚è„ˆç®¡ç† (Basics)
Lab 1: LED Scroller Series

Level 1 (Basic): å¯¦ä½œ 8-bit å¾ªç’°ç§»ä½æš«å­˜å™¨ ({shift_out[0], shift_out[7:1]})ã€‚

Level 2 (State Control): åŠ å…¥ 9-bit ç‹€æ…‹æ§åˆ¶ï¼Œå¯¦ç¾ LED ã€Œä¾†å›å½ˆè·³ã€æ•ˆæœã€‚

Level 3 (Pattern Design): æ“´å……ç‚º 3-bit ã€Œæµæ˜Ÿç‡ˆã€åœ–æ¡ˆï¼Œå¼·åŒ–è¦–è¦ºæ•ˆæœã€‚

Level 4 (Dual-Color): æ•´åˆç´…/ç¶ é›™è‰² LEDï¼Œåˆ©ç”¨ MSB ä½œç‚ºé¡è‰²èˆ‡æ–¹å‘çš„åˆ‡æ›é–‹é—œã€‚

é—œéµæŠ€è¡“ï¼š Clock Divider, Concatenation Operators, Circular Shift Registers.

ğŸŸ¡ ç¬¬äºŒéšæ®µï¼šè³‡è¨Šè­¯ç¢¼èˆ‡è¨ˆæ•¸ç³»çµ± (Display & Counter)
Lab 2-1: BCD Decoder

å»ºç«‹éœæ…‹ 7-Segment è­¯ç¢¼å™¨ï¼Œå°‡ 4-bit BCD ç¢¼æ˜ å°„è‡³ç¡¬é«”å„æ®µ (a-g)ã€‚

Lab 2-2: Decade Counter

å¯¦ä½œå…·å‚™ Carry é€²ä½ä¿¡è™Ÿçš„ 0-9 è¨ˆæ•¸å™¨ï¼Œé€™æ˜¯æ•¸ä½æ™‚é˜çš„åŸºç¤å–®å…ƒã€‚

Lab 2-3: 00-99 Multiplexed Counter

é‡å¤§çªç ´ï¼š å¼•å…¥ æ™‚åˆ†å¤šå·¥ (TDM) æƒææŠ€è¡“ã€‚

ä½¿ç”¨å–®ä¸€è­¯ç¢¼å™¨é€éé«˜é »åˆ‡æ›åŒæ™‚é©…å‹•å…©å€‹é¡¯ç¤ºå™¨ï¼Œè§£æ±ºç¡¬é«”è…³ä½ç¯€çœå•é¡Œã€‚

é—œéµæŠ€è¡“ï¼š Combinational MUX, Time-Division Multiplexing (TDM), Persistence of Vision.

ğŸŸ  ç¬¬ä¸‰éšæ®µï¼šé™£åˆ—æƒæèˆ‡å­—é«”è¦–è¦ºåŒ– (Matrix Display)
Lab 4-1: 8x8 Dot Matrix Controller

å¯¦ä½œ Font ROM (å­—é«”åº«) æŸ¥è¡¨é‚è¼¯ã€‚

é€éé›™æ™‚è„ˆç³»çµ± (clk_scan èˆ‡ clk_shift) åŒæ™‚è™•ç†ã€Œé«˜é€Ÿè¡Œæƒæã€èˆ‡ã€Œä½é€Ÿå­—å…ƒåˆ‡æ›ã€ã€‚

é—œéµæŠ€è¡“ï¼š Memory Mapping (1D to 2D), Scanning Logic, ROM-based Lookup Tables.

ğŸ”´ ç¬¬å››éšæ®µï¼šç³»çµ±è¼¸å…¥æ•´åˆèˆ‡äººæ©Ÿä»‹é¢ (System Integration)
Lab 5 & 6: Matrix Keyboard System

çŸ©é™£æƒæï¼š å¯¦ä½œ 3x4 éµç›¤æƒæé›»è·¯ï¼Œå¤§å¹…æ¸›å°‘éµç›¤ä½”ç”¨çš„ I/O æ•¸é‡ã€‚

ç¡¬é«”å»å½ˆè·³ (Debouncing)ï¼š ä½¿ç”¨å¤šç´šç§»ä½æš«å­˜å™¨éæ¿¾æ©Ÿæ¢°é›œè¨Šï¼Œç¢ºä¿è¼¸å…¥ç²¾æº–ã€‚

è³‡æ–™ç·©è¡ (Shift Register Buffer)ï¼š å¯¦ä½œé¡ä¼¼è¨ˆç®—æ©Ÿçš„ã€Œç”±å³å‘å·¦ä½ç§»ã€è¼¸å…¥é‚è¼¯ (Left-Shift Buffer)ã€‚

é—œéµæŠ€è¡“ï¼š Finite State Machine (FSM), Input Debouncing, Sequential Latching.

ğŸ”µ é€²éšå°ˆé¡Œï¼šæœ‰é™ç‹€æ…‹æ©Ÿ (FSM Theory)
FSM1: Mealy Machine Design

å¯¦ä½œæ¨™æº–çš„ Two-Block Coding Style (Sequential + Combinational)ã€‚

å±•ç¤ºäº†ç‹€æ…‹è½‰ç§» (State Transition) èˆ‡è¼¸å…¥/è¼¸å‡ºä¹‹é–“çš„å³æ™‚é‚è¼¯åæ‡‰ã€‚

é—œéµæŠ€è¡“ï¼š Mealy Machine, State Encoding, Asynchronous Reset.

ğŸ›  ä½¿ç”¨å·¥å…·èˆ‡ç’°å¢ƒ
é–‹ç™¼èªè¨€ï¼š Verilog HDL

ç¡¬é«”å¹³å°ï¼š FPGA (æ”¯æ´ Altera/Intel Cyclone ç³»åˆ—)

é–‹ç™¼ç’°å¢ƒï¼š Quartus Prime / ModelSim

ğŸ’¡ æŠ€è¡“æ ¸å¿ƒç¸½çµ
æ™‚åºæ§åˆ¶ï¼š æŒæ¡äº†é€éåƒæ•¸åŒ–é™¤é »å™¨ç®¡ç†å¤šå€‹æ™‚è„ˆåŸŸ (Clock Domains) çš„èƒ½åŠ›ã€‚

ç¡¬é«”å„ªåŒ–ï¼š æ‡‚å¾—åˆ©ç”¨ MUX èˆ‡ TDM æŠ€è¡“åœ¨æœ‰é™è³‡æºä¸‹å¯¦ç¾å¤šä½æ•¸é¡¯ç¤ºã€‚

ç©©å¥è¨­è¨ˆï¼š é€éç¡¬é«”å»å½ˆè·³èˆ‡åŒæ­¥åºå‘é›»è·¯è¨­è¨ˆï¼Œç¢ºä¿ç³»çµ±åœ¨å¯¦é«”é–‹ç™¼æ¿ä¸Šçš„ç©©å®šæ€§ã€‚
