#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Sep 27 12:12:10 2019
# Process ID: 11744
# Current directory: C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.runs/synth_1/top.vds
# Journal file: C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11616 
WARNING: [Synth 8-2292] literal value truncated to fit in 14 bits [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/refresh_counter.v:27]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 369.305 ; gain = 111.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/top.v:4]
INFO: [Synth 8-6157] synthesizing module 'refresh_counter' [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/refresh_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'refresh_counter' (1#1) [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/refresh_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'anode_control' [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/anode_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'anode_control' (2#1) [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/anode_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_control' [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/BCD_control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'BCD_control' (3#1) [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/BCD_control.v:4]
INFO: [Synth 8-6157] synthesizing module 'BCD_2' [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/BCD_2.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/BCD_2.v:17]
WARNING: [Synth 8-567] referenced signal 'ones' should be on the sensitivity list [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/BCD_2.v:16]
WARNING: [Synth 8-567] referenced signal 'tens' should be on the sensitivity list [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/BCD_2.v:16]
WARNING: [Synth 8-567] referenced signal 'hundreds' should be on the sensitivity list [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/BCD_2.v:16]
WARNING: [Synth 8-567] referenced signal 'thousands' should be on the sensitivity list [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/BCD_2.v:16]
INFO: [Synth 8-6155] done synthesizing module 'BCD_2' (4#1) [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/BCD_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_cathode' [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/BCD_cathode.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BCD_cathode' (5#1) [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/BCD_cathode.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/sources_1/new/top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 402.492 ; gain = 144.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 402.492 ; gain = 144.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 402.492 ; gain = 144.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/constrs_1/new/contraint_1.xdc]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'IOSTanodeDARD' because the property does not exist. [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/constrs_1/new/contraint_1.xdc:36]
Resolution: Create this property using create_property command before setting it.
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'IOSTanodeDARD' because the property does not exist. [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/constrs_1/new/contraint_1.xdc:39]
Resolution: Create this property using create_property command before setting it.
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'IOSTanodeDARD' because the property does not exist. [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/constrs_1/new/contraint_1.xdc:42]
Resolution: Create this property using create_property command before setting it.
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'IOSTanodeDARD' because the property does not exist. [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/constrs_1/new/contraint_1.xdc:45]
Resolution: Create this property using create_property command before setting it.
Finished Parsing XDC File [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/constrs_1/new/contraint_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.srcs/constrs_1/new/contraint_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 764.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 764.914 ; gain = 507.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 764.914 ; gain = 507.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 764.914 ; gain = 507.219
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "hundreds" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 764.914 ; gain = 507.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module refresh_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module anode_control 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module BCD_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 7     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 1     
Module BCD_2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "m1/clk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (m3/shift_register_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m3/shift_register_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m3/shift_register_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m3/shift_register_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m3/shift_register_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m3/shift_register_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m3/shift_register_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m3/shift_register_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m3/shift_register_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m3/shift_register_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m3/shift_register_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m3/shift_register_reg[8]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 764.914 ; gain = 507.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 764.914 ; gain = 507.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 779.195 ; gain = 521.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 785.961 ; gain = 528.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 785.961 ; gain = 528.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 785.961 ; gain = 528.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 785.961 ; gain = 528.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 785.961 ; gain = 528.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 785.961 ; gain = 528.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 785.961 ; gain = 528.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |    10|
|5     |LUT3   |    10|
|6     |LUT4   |    18|
|7     |LUT5   |    21|
|8     |LUT6   |    34|
|9     |FDRE   |    79|
|10    |IBUF   |     2|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   193|
|2     |  m1     |refresh_counter |    95|
|3     |  m3     |BCD_control     |    83|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 785.961 ; gain = 528.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 785.961 ; gain = 165.844
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 785.961 ; gain = 528.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 17 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 785.961 ; gain = 540.766
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/liqingyan/vivado_test/7_segment_BCD/7_segment_BCD.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 785.961 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep 27 12:12:45 2019...
