$date
	Mon Oct 27 00:12:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 1 & E $end
$var reg 1 ' F $end
$var reg 1 ( G $end
$var reg 1 ) H $end
$var reg 1 * S1 $end
$var reg 1 + S2 $end
$var reg 1 , S3 $end
$var integer 32 - k [31:0] $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 & E $end
$var wire 1 ' F $end
$var wire 1 ( G $end
$var wire 1 ) H $end
$var wire 1 . R1 $end
$var wire 1 / R2 $end
$var wire 1 0 R3 $end
$var wire 1 1 R4 $end
$var wire 1 2 R5 $end
$var wire 1 3 R6 $end
$var wire 1 4 R7 $end
$var wire 1 5 R8 $end
$var wire 1 * S1 $end
$var wire 1 6 S1bar $end
$var wire 1 + S2 $end
$var wire 1 7 S2bar $end
$var wire 1 , S3 $end
$var wire 1 8 S3bar $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
18
17
16
05
04
03
02
01
00
0/
0.
b0 -
0,
0+
0*
1)
1(
0'
0&
1%
0$
1#
0"
0!
$end
#5000
1!
06
1/
1*
b1 -
#10000
0!
07
16
0/
1+
0*
b10 -
#15000
1!
06
11
1*
b11 -
#20000
0!
08
17
16
01
1,
0+
0*
b100 -
#25000
06
1*
b101 -
#30000
1!
07
14
16
1+
0*
b110 -
#35000
04
06
15
1*
b111 -
#40000
b1000 -
#500000
