#type; C0_CPUX_CFG_T507; T507 Cluster 0 Configuration Register List
#base; C0_CPUX_CFG_T507 0x09010000

#irq; C0_CTI0 160; C0_CTI0 Interrupt
#irq; C0_CTI1 161; C0_CTI1 Interrupt
#irq; C0_CTI2 162; C0_CTI2 Interrupt
#irq; C0_CTI3 163; C0_CTI3 Interrupt
#irq; C0_COMMTX0 164; C0_COMMTX0 Interrupt
#irq; C0_COMMTX1 165; C0_COMMTX1 Interrupt
#irq; C0_COMMTX2 166; C0_COMMTX2 Interrupt
#irq; C0_COMMTX3 167; C0_COMMTX3 Interrupt
#irq; C0_COMMRX0 168; C0_COMMRX0 Interrupt
#irq; C0_COMMRX1 169; C0_COMMRX1 Interrupt
#irq; C0_COMMRX2 170; C0_COMMRX2 Interrupt
#irq; C0_COMMRX3 171; C0_COMMRX3 Interrupt
#irq; C0_PMU0 172; C0_PMU0 Interrupt
#irq; C0_PMU1 173; C0_PMU1 Interrupt
#irq; C0_PMU2 174; C0_PMU2 Interrupt
#irq; C0_PMU3 175; C0_PMU3 Interrupt
#irq; C0_AXI_ERROR 176; C0_AXI_ERROR Interrupt
#irq; AXI_WR_IRQ 177; AXI_WR_IRQ Interrupt
#irq; AXI_RD_IRQ 178; AXI_RD_IRQ Interrupt
#irq; DBGRSTREQ0 179; DBGRSTREQ0 Interrupt
#irq; DBGRSTREQ1 180; DBGRSTREQ Interrupt
#irq; DBGRSTREQ2 181; DBGRSTREQ2 Interrupt
#irq; DBGRSTREQ3 182; DBGRSTREQ3 Interrupt
#irq; nVCPUMNTIRQ0 183; nVCPUMNTIRQ0 Interrupt
#irq; nVCPUMNTIRQ1 184; nVCPUMNTIRQ1 Interrupt
#irq; nVCPUMNTIRQ2 185; nVCPUMNTIRQ2 Interrupt
#irq; nVCPUMNTIRQ3 186; nVCPUMNTIRQ3 Interrupt
#irq; nCOMMIRQ0 187; nCOMMIRQ0 Interrupt
#irq; nCOMMIRQ1 188; nCOMMIRQ1 Interrupt
#irq; nCOMMIRQ2 189; nCOMMIRQ2 Interrupt
#irq; nCOMMIRQ3 190; nCOMMIRQ3 Interrupt
#irq; DBGPWRUPREQ_out 191; DBGPWRUPREQ_out Interrupt

#regdef; C0_RST_CTRL; 0x0000; Cluster 0 Reset Control Register
#regdef; C0_CTRL_REG0; 0x0010; Cluster 0 Control Register0
#regdef; C0_CTRL_REG1; 0x0014; Cluster 0 Control Register1
#regdef; C0_CTRL_REG2; 0x0018; Cluster 0 Control Register2
#regdef; CACHE_CFG_REG; 0x0024; Cache Configuration Register
#regdef; C0_CPUx_CTRL_REG; 0x0060 4; Cluster 0 CPU0..CPU03 Control Register
#regdef; C0_CPU_STATUS; 0x0080; Cluster 0 CPU Status Register
#regdef; L2_STATUS_REG; 0x0084; Cluster 0 L2 Status Register

#typeend;

#type; C0_CPUX_CFG_H616; H616 Cluster 0 Configuration Register List
#base; C0_CPUX_CFG_H616 0x09010000

#regdef; C0_RST_CTRL; 0x0000; Cluster 0 Reset Control Register
#regdef; C0_CTRL_REG0; 0x0010; Cluster 0 Control Register0
#regdef; C0_CTRL_REG1; 0x0014; Cluster 0 Control Register1
#regdef; C0_CTRL_REG2; 0x0018; Cluster 0 Control Register2
#regdef; CACHE_CFG_REG; 0x0024; Cache Configuration Register
#aggreg; RVBARADDR; 0x0040 4; Reset Vector Base Address Register for core [0..3]
#regdef; LOW; 0x000; Reset Vector Base Address Registerx_L
#regdef; HIGH; 0x004; Reset Vector Base Address Registerx_H
#aggregend;
#regdef; C0_CPU_STATUS; 0x0080; Cluster 0 CPU Status Register
#regdef; L2_STATUS_REG; 0x0084; Cluster 0 L2 Status Register
#regdef; DBG_REG0; 0x00C0; Cluster 0 Debug State Register0
#regdef; DBG_REG1; 0x00C4; Cluster 0 Debug State Register1

#typeend;

