ASU. Predictive Technology Model (PTM). http://www.eas.asu.edu/∼ptm/.
Barth, J., Plass, D., Nelson, E., Hwang, C., Fredeman, G., Sperling, M., Mathews, A., Reohr, W., and Nair, K. 2010. A 45nm soi embedded dram macro for power7 32mb on-chip l3 cache. In Proceedings of the International Solid-State Circuits Conference. 342--343.
Borghetti, J., Strukov, D., et al. 2009. Electrical transport and thermometry of electroformed titanium dioxide memristive switches. J. Appl. Phys. 106.
Cadence. 45nm Generic PDK data sheet and device models.
Chung, S., Rho, K.-M., Pickett, M. D., Yang J. J., Stewart, D. R., and Williams, R. S. 2010. Fully integrated 54nm stt-ram with the smallest bit cell dimension for high density memory application. In Proceedings of the International Electron Devices Meeting. 304--307.
Halupka, D., Huda, S., Song, W., Sheikholeslami, A., Tsunoda, K., Yoshida, C., and Aoki, M. 2010. Negative-resistance read and write schemes for STT-MRAM in 0.13μm cmos. In Proceedings of the International Solid-State Circuits Conference. 256--257.
Yenpo Ho , Garng M. Huang , Peng Li, Nonvolatile memristor memory: device characteristics and design implications, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687491]
Hosomi, M., Yamagishi, H., et al. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-ram. In Proceedings of the International Electron Devices Meeting. 459--462.
Hu, C. 1996. Gate oxide scaling limits and projection. In Proceedings of the International Electron Devices Meeting. 319--322.
ITRS 2011. International Technology Roadmap for Semiconductors (ITRS) Report. http://www.itrs.net.
Kang, S., Cho, W. Y., et al. 2007. A 0.1-um 1.8-v 256-mb phase-change random access memory (pram) with 66-mhz synchronous burst-read operation. IEEE J. Solid-State Circuits 42, 1, 210--218.
Kawahara, T., Takemura, R., et al. 2007. 2mb spin-transfer torque ram (spram) with bit-by-bit bidirectional current write and parallelizing-direction current read. In Proceedings of the International Solid-State Circuits Conference. 480--481.
Kishi, T., Yoda, H., et al. 2008. Lower-current and fast switching of a perpendicular TMR for high speed and high density spin-transfer-torque MRAM. In Proceedings of the International Electron Devices Meeting.
Kumar, M., Steigerwalt, M., et al. 2003. A simple and high-performance 130 nm SOI eDRAM technology using floating-body pass-gate transistor in trench-capacitor cell for system-on-a-chip (SoC) applications. In Proceedings of the International Electron Devices Meeting. 419--422.
Kund, M., Beitel, G., Pinnow, C.-U., Rohr, T., Schumann, J., Symanczyk, R., Ufert, K.-D., and Muller, G. 2005. Conductive bridging RAM (CBRAM): An emerging non-volatile memory technology scalable to sub 20nm. In Proceedings of the International Electron Devices Meeting. 754--757.
Hai Li , Yiran Chen, An overview of non-volatile memory technology and the implication for tools and architectures, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Muller, G., Happ, T., Kund, M., Lee, G. Y., Nagel, N., and Sezi, R. 2004. Status and outlook of emerging nonvolatile memory technologies. In Proceedings of the International Electron Devices Meeting. 567--570.
Nebashi, R., Sakimura, N., et al. 2009. A 90nm 12ns 32Mb 2t1MTJ MRAM. In Proceedings of the International Solid-State Circuits Conference. 462--463.
Sakimura, N., Sugibayashi, T., Honda, T., Miura, S., Numata, H., Hada, H., and Tahara, S. 2003. A 512kb cross-point cell MRAM. In Proceedings of the International Solid-State Circuits Conference. 278--279.
Shakeri, K. and Meindl, J. 2005. Compact physical ir-drop models for chip/package co-design of gigascale integration (gsi). IEEE Trans. Electron Devices 52, 6, 1087--1096.
Somasekhar, D., Srinivasan, B., Pandya, G., Hamzaoglu, F., Khellah, M., Karnik, T., and Zhang, K. 2010. Multi-phase 1 GHz voltage doubler charge pump in 32 nm logic process. IEEE J. Solid-State Circuits 45, 4, 751--758.
Strukov, D., Snider, G., Stewart, D., and Williams, S. 2008. The missing memristor found. Nature 453, 80--83.
Sun, G., Dong, X., Xie, J., Li, J., and Chen, Y. 2009. A novel architecture of the 3D stacked MRAM l2 cache for CMPs. In Proceedings of the International Symposium on High Performance Computer Architecture. 239--249.
Takemura, R., Kawahara, T., et al. 2010. A 32-Mb Spram with 2T1R memory cell, localized bidirectional write driver and ‘1’/‘0’ dual-array equalized reference scheme. IEEE J. Solid-State Circuits 45, 4, 869--879.
TSMC. 0.18 μm and 0.13μm process data sheets and device models.
Tsuchida, K., Inaba, T., et al. 2010. A 64Mb MRAM with clamped-reference and adequate-reference schemes. In Proceedings of the International Solid-State Circuits Conference. 258--259.
Yoshida, M., Asaka, K., et al. 1999. An embedded 0.405 μm<sup>2</sup> stacked DRAM technology integrated with high-performance 0.2 μm CMOS logic and 6-level metalization. In International Electron Devices Meeting. 41--44.
