AArch64 WW+FW+RF+cachesync+addr+dmb.sy
"CacheSyncdWW Iffe DpAddrdW Rfe DMB.SYdRR Fife"
Cycle=Rfe DMB.SYdRR Fife CacheSyncdWW Iffe DpAddrdW
Relax=Iffe Fife
Safe=Rfe DMB.SYdRR CacheSyncdWW DpAddrd*
Generator=diy7 (version 7.52+10(dev))
Com=Iff Rf Fif
Orig=CacheSyncdWW Iffe DpAddrdW Rfe DMB.SYdRR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself04; 0:X2=P1:Lself05;
1:X2=0x1; 1:X3=x;
2:X1=x;
}
 P0          | P1                  | P2          ;
 STR W0,[X1] | Lself05:            | LDR W0,[X1] ;
 DC CVAU,X1  | B L00               | DMB SY      ;
 DSB ISH     | MOV W0,#2           | Lself04:    ;
 IC IVAU,X1  | B L01               | B L02       ;
 DSB ISH     | L00:                | MOV W2,#2   ;
 STR W0,[X2] | MOV W0,#1           | B L03       ;
             | L01:                | L02:        ;
             | EOR W1,W0,W0        | MOV W2,#1   ;
             | STR W2,[X3,W1,SXTW] | L03:        ;
exists
(1:X0=0x2 /\ 2:X0=0x1 /\ 2:X2=0x1)
