// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2021 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

&clkitg {
	status = "okay";
	bring-up {
		compatible = "mediatek,clk-bring-up";
		clocks =
			<&topckgen_clk CLK_TOP_AXI_SEL>,
			<&topckgen_clk CLK_TOP_AXIP_SEL>,
			<&topckgen_clk CLK_TOP_AXI_U_SEL>,
			<&topckgen_clk CLK_TOP_BUS_AXIMEM_SEL>,
			<&topckgen_clk CLK_TOP_MDP0_SEL>,
			<&topckgen_clk CLK_TOP_MMINFRA_SEL>,
			<&topckgen_clk CLK_TOP_MMUP_SEL>,
			<&topckgen_clk CLK_TOP_UART_SEL>,
			<&topckgen_clk CLK_TOP_MSDC_0P_MACRO_SEL>,
			<&topckgen_clk CLK_TOP_MSDC50_0_HCLK_SEL>,
			<&topckgen_clk CLK_TOP_MSDC50_0_SEL>,
			<&topckgen_clk CLK_TOP_AES_MSDCFDE_SEL>,
			<&topckgen_clk CLK_TOP_MSDC_MACRO_SEL>,
			<&topckgen_clk CLK_TOP_MSDC30_1_SEL>,
			<&topckgen_clk CLK_TOP_ATB_SEL>,
			<&topckgen_clk CLK_TOP_DISP_PWM_SEL>,
			<&topckgen_clk CLK_TOP_USB_TOP_SEL>,
			<&topckgen_clk CLK_TOP_USB_XHCI_SEL>,
			<&topckgen_clk CLK_TOP_I2C_SEL>,
			<&topckgen_clk CLK_TOP_DXCC_SEL>,
			<&topckgen_clk CLK_TOP_AES_UFSFDE_SEL>,
			<&topckgen_clk CLK_TOP_U_SEL>,
			<&topckgen_clk CLK_TOP_U_MBIST_SEL>,
			<&topckgen_clk CLK_TOP_DPMAIF_MAIN_SEL>,
			<&topckgen_clk CLK_TOP_MCUPM_SEL>,
			<&topckgen_clk CLK_TOP_MEM_SUB_SEL>,
			<&topckgen_clk CLK_TOP_MEM_SUBP_SEL>,
			<&topckgen_clk CLK_TOP_MEM_SUB_U_SEL>,
			<&topckgen_clk CLK_TOP_EMI_N_SEL>,
			<&topckgen_clk CLK_TOP_DSI_OCC_SEL>,
			<&topckgen_clk CLK_TOP_AP2CONN_HOST_SEL>,
			<&topckgen_clk CLK_TOP_MCU_ACP_SEL>,
			<&topckgen_clk CLK_TOP_IMG1_SEL>,
			<&topckgen_clk CLK_TOP_MSDC_1P_RX_SEL>,
			<&infracfg_ao_clk CLK_IFRAO_THERM>,
			<&infracfg_ao_clk CLK_IFRAO_CQ_DMA_FPC>,
			<&infracfg_ao_clk CLK_IFRAO_TRNG>,
			<&infracfg_ao_clk CLK_IFRAO_CPUM>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF1_AP>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF1_MD>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF_AP>,
			<&infracfg_ao_clk CLK_IFRAO_DEBUGSYS>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF_MD>,
			<&infracfg_ao_clk CLK_IFRAO_DXCC_SEC_CORE>,
			<&infracfg_ao_clk CLK_IFRAO_DXCC_AO>,
			<&infracfg_ao_clk CLK_IFRAO_DBG_TRACE>,
			<&infracfg_ao_clk CLK_IFRAO_CLDMA_BCLK>,
			<&infracfg_ao_clk CLK_IFRAO_CQ_DMA>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF5_AP>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF5_MD>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF2_AP>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF2_MD>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF3_AP>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF3_MD>,
			<&infracfg_ao_clk CLK_IFRAO_FBIST2FPC>,
			<&infracfg_ao_clk CLK_IFRAO_DEVICE_APC_SYNC>,
			<&infracfg_ao_clk CLK_IFRAO_DPMAIF_MAIN>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF4_AP>,
			<&infracfg_ao_clk CLK_IFRAO_CCIF4_MD>,
			<&infracfg_ao_clk CLK_IFRAO_RG_MMW_DPMAIF26M_CK>,
			<&infracfg_ao_clk CLK_IFRAO_RG_MEM_SUB_CK>,
			<&apmixedsys_clk CLK_APMIXED_UNIVPLL>,
			<&apmixedsys_clk CLK_APMIXED_MSDCPLL>,
			<&apmixedsys_clk CLK_APMIXED_MMPLL>,
			<&apmixedsys_clk CLK_APMIXED_TVDPLL>,
			<&apmixedsys_clk CLK_APMIXED_APLL1>,
			<&apmixedsys_clk CLK_APMIXED_APLL2>,
			<&apmixedsys_clk CLK_APMIXED_MPLL>,
			<&apmixedsys_clk CLK_APMIXED_EMIPLL>,
			<&apmixedsys_clk CLK_APMIXED_IMGPLL>,
			<&imp_iic_wrap0_clk CLK_IMP_AP_CLOCK_I2C11>,
			<&imp_iic_wrap1_clk CLK_IMP_AP_CLOCK_I2C0>,
			<&imp_iic_wrap1_clk CLK_IMP_AP_CLOCK_I2C1>,
			<&imp_iic_wrap1_clk CLK_IMP_AP_CLOCK_I2C2>,
			<&imp_iic_wrap1_clk CLK_IMP_AP_CLOCK_I2C4>,
			<&imp_iic_wrap1_clk CLK_IMP_AP_CLOCK_I2C9>,
			<&imp_iic_wrap2_clk CLK_IMP_AP_CLOCK_I2C3>,
			<&imp_iic_wrap2_clk CLK_IMP_AP_CLOCK_I2C6>,
			<&imp_iic_wrap2_clk CLK_IMP_AP_CLOCK_I2C7>,
			<&imp_iic_wrap2_clk CLK_IMP_AP_CLOCK_I2C8>,
			<&imp_iic_wrap2_clk CLK_IMP_AP_CLOCK_I2C10>,
			<&imp_iic_wrap3_clk CLK_IMP_AP_CLOCK_I2C5>,
			<&pericfg_ao_clk CLK_PERAOP_UART0>,
			<&pericfg_ao_clk CLK_PERAOP_UART1>,
			<&pericfg_ao_clk CLK_PERAOP_BTIF_BCLK>,
			<&pericfg_ao_clk CLK_PERAOP_DISP_PWM0>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>,
			<&pericfg_ao_clk CLK_PERAOP_USB_PHY>,
			<&pericfg_ao_clk CLK_PERAOP_USB_SYS>,
			<&pericfg_ao_clk CLK_PERAOP_USB_DMA_BUS>,
			<&pericfg_ao_clk CLK_PERAOP_USB_MCU_BUS>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC1>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC1_HCLK>,
			<&pericfg_ao_clk CLK_PERAOP_FMSDC50>,
			<&pericfg_ao_clk CLK_PERAOP_FMSDC50_HCLK>,
			<&pericfg_ao_clk CLK_PERAOP_FAES_MSDCFDE>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC50_XCLK>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC50_HCLK>,
			<&pericfg_ao_clk CLK_PERAO_AUDIO_SLV_CK_PERI>,
			<&pericfg_ao_clk CLK_PERAO_AUDIO_MST_CK_PERI>,
			<&pericfg_ao_clk CLK_PERAO_INTBUS_CK_PERI>,
			<&vlp_cksys_clk CLK_VLP_CK_SCP_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_PWRAP_ULPOSC_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_DXCC_VLP_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_SPMI_P_MST_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_SPMI_M_MST_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_DVFSRC_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_PWM_VLP_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_AXI_VLP_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_DBGAO_26M_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_SYSTIMER_26M_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_SSPM_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_SSPM_F26M_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_SRCK_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_SRAMRC_SEL>,
			<&mminfra_config_clk CLK_MMINFRA_GCE_D>,
			<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
			<&mminfra_config_clk CLK_MMINFRA_SMI>,
			<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
	};

	bring-up-pd-mm_infra {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6855_POWER_DOMAIN_MM_INFRA>;
	};
};
