#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  8 19:28:39 2018
# Process ID: 9808
# Current directory: C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
