{"context": " More than 1 year has passed since last update.\n\n\u306f\u3058\u3081\u306b\nVivado-HLS\u306fXilinx\u793e\u304c\u63d0\u4f9b\u3057\u3066\u3044\u308b\u9ad8\u4f4d\u5408\u6210\u30c4\u30fc\u30eb\u3067\u3059\u3002\nVivado 2015.4\u304b\u3089 Vivado-HLS \u304c\u7121\u511f\u63d0\u4f9b\u3055\u308c\u308b\u3068\u8a00\u3046\u3053\u3068\u3067\u3001\u3055\u3063\u305d\u304f\u8a66\u3057\u3066\u307f\u307e\u3057\u305f\u3002\n\n\u7528\u610f\u3059\u308b\u3082\u306e\n\nXilinx Vivado 2015.4\nRuby 1.9.3 \u4ee5\u964d\n msgpack-vhdl-examples\n\n\n\n\u30d6\u30ed\u30c3\u30af\u56f3\n\n\n\u30bd\u30fc\u30b9\u30b3\u30fc\u30c9\n\u30d5\u30a3\u30dc\u30ca\u30c3\u30c1\u3092\u6c42\u3081\u308bC\u306e\u30bd\u30fc\u30b9\u30b3\u30fc\u30c9\u3067\u3059\u3002\n\nfib.c\nlong long fib(int n)\n{\n  long long curr = 0;\n  long long next = 1;\n  int i;\n  for(i = 0; i < n; i++) {\n    long long prev = curr;\n    curr = next;\n    next += prev;\n  }\n  return curr;\n}\n\n\n\n\u624b\u9806\n\n\u30ea\u30dd\u30b8\u30c8\u30ea\u3068\u5404submodule \u3092\u30c0\u30a6\u30f3\u30ed\u30fc\u30c9\nshell% git clone git://github.com/ikwzm/msgpack-vhdl-examples.git\nshell% cd msgpack-vhdl-examples\nshell% git submodule init\nshell% git submodule update\n\n\nfib.c\u3092\u9ad8\u4f4d\u5408\u6210\n\u30b9\u30af\u30ea\u30d7\u30c8\u3092\u7528\u610f\u3057\u3066\u3044\u307e\u3059\u3002vivado_hls \u304c\u5b9f\u884c\u51fa\u6765\u308b\u74b0\u5883\u3067\u30b9\u30af\u30ea\u30d7\u30c8\u3092\u8d70\u3089\u305b\u3066\u304f\u3060\u3055\u3044\u3002\nVivado% cd examples/fibonacci/sim/vivado/vivado_hls\nVivado% vivado_hls -f run_hls.tcl\n================================================================\n  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC\n  Version 2015.4\n  Build 1412921 on Wed Nov 18 09:58:55 AM 2015\n  Copyright (C) 2015 Xilinx Inc. All rights reserved.\n================================================================\n@I [HLS-10] Running 'E:/Xilinx/VIVADO~1/2015.4/bin/unwrapped/win64.o/vivado_hl\nexe'\n            for user 'xxxxx' on host 'xxxxx' (Windows NT_amd64 version 6.1)\n Tue Dec 01 17:27:40 +0900 2015\n            in directory 'H:/work/msgpack-vhdl-examples/examples/fibonacci/sim\nivado/vivado_hls'\n@I [HLS-10] Opening and resetting project 'H:/work/msgpack-vhdl-examples/examp\ns/fibonacci/sim/vivado/vivado_hls/fib_prj'.\n@I [HLS-10] Adding design file '../../../src/main/vivado_hls/fib.c' to the pro\nct\n@I [HLS-10] Opening and resetting solution 'H:/work/msgpack-vhdl-examples/exam\nes/fibonacci/sim/vivado/vivado_hls/fib_prj/solution1'.\n@I [HLS-10] Cleaning up the solution database.\n@I [HLS-10] Setting target device to 'xc7z010clg400-1'\n@I [SYN-201] Setting up clock 'default' with a period of 10ns.\n@I [HLS-10] Analyzing design file '../../../src/main/vivado_hls/fib.c' ...\n@I [HLS-10] Validating synthesis directives ...\n@I [HLS-10] Starting code transformations ...\n@I [HLS-10] Checking synthesizability ...\n@I [HLS-111] Elapsed time: 18.988 seconds; current memory usage: 70.7 MB.\n@I [HLS-10] Starting hardware synthesis ...\n@I [HLS-10] Synthesizing 'fib' ...\n@I [HLS-10] ----------------------------------------------------------------\n@I [HLS-10] -- Scheduling module 'fib'\n@I [HLS-10] ----------------------------------------------------------------\n@I [SCHED-11] Starting scheduling ...\n@I [SCHED-11] Finished scheduling.\n@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 71.6 MB.\n@I [HLS-10] ----------------------------------------------------------------\n@I [HLS-10] -- Exploring micro-architecture for module 'fib'\n@I [HLS-10] ----------------------------------------------------------------\n@I [BIND-100] Starting micro-architecture generation ...\n@I [BIND-101] Performing variable lifetime analysis.\n@I [BIND-101] Exploring resource sharing.\n@I [BIND-101] Binding ...\n@I [BIND-100] Finished micro-architecture generation.\n@I [HLS-111] Elapsed time: 0.218 seconds; current memory usage: 71.6 MB.\n@I [HLS-10] ----------------------------------------------------------------\n@I [HLS-10] -- Generating RTL for module 'fib'\n@I [HLS-10] ----------------------------------------------------------------\n@I [RTGEN-500] Setting interface mode on port 'fib/n' to 'ap_none'.\n@I [RTGEN-500] Setting interface mode on function 'fib' to 'ap_ctrl_hs'.\n@I [RTGEN-100] Finished creating RTL model for 'fib'.\n@I [HLS-111] Elapsed time: 0.359 seconds; current memory usage: 71.6 MB.\n@I [HLS-10] Finished generating all RTL models.\n@I [WSYSC-301] Generating RTL SystemC for 'fib'.\n@I [WVHDL-304] Generating RTL VHDL for 'fib'.\n@I [WVLOG-307] Generating RTL Verilog for 'fib'.\n@I [HLS-112] Total elapsed time: 21.609 seconds; peak memory usage: 71.6 MB.\nVivado%\n\n\u3053\u308c\u3067 examples/fibonacci/sim/vivado/vivado_hls/fib_prj/solution1/syn/vhdl/fib.vhd \u304c\u751f\u6210\u3055\u308c\u307e\u3059\u3002\n\n\u30c6\u30b9\u30c8\u30b7\u30ca\u30ea\u30aa\u306e\u4f5c\u6210\n\u3059\u3067\u306b\u4f5c\u6210\u6e08\u307f\u306e\u30c6\u30b9\u30c8\u30b7\u30ca\u30ea\u30aa(examples/fibonacci/src/test/scenarios/test_1.snr)\u3092\u7528\u610f\u3057\u3066\u3044\u307e\u3059\u3002\u3053\u306e\u30c6\u30b9\u30c8\u30b7\u30ca\u30ea\u30aa\u3092\u4f7f\u3046\u5834\u5408\u306f\u3001\u4ee5\u4e0b\u306e\u624b\u9806\u306f\u98db\u3070\u3057\u3066\u304f\u3060\u3055\u3044\u3002\nAXI4_Stream_Master_Player\u304a\u3088\u3073AXI4_Stream_Slave_Player\u7528\u306e\u30c6\u30b9\u30c8\u30b7\u30ca\u30ea\u30aa\u3092\u4f5c\u308a\u307e\u3059\u3002\nshell% cd examples/fibonacci/src/test/scenarios\nshell% ruby test_1.rb\n\ntest_1.rb \u306f\u30c6\u30b9\u30c8\u30b7\u30ca\u30ea\u30aa(YAML\u5f62\u5f0f)\u3092\u751f\u6210\u3059\u308b\u305f\u3081\u306eruby\u30b9\u30af\u30ea\u30d7\u30c8\u3067\u3059\u3002\n\nVivado \u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u4f5c\u6210\nVivado \u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u3092\u4f5c\u6210\u3059\u308b\u305f\u3081\u306eTcl\u30d5\u30a1\u30a4\u30eb(create_project.tcl)\u3092\u7528\u610f\u3057\u3066\u3044\u307e\u3059\u3002\nVivado\u3092\u8d77\u52d5\u3057\u3066\u6b21\u306e\u30e1\u30cb\u30e5\u30fc\u304b\u3089Tcl\u30d5\u30a1\u30a4\u30eb\u3092\u5b9f\u884c\u3057\u3066\u304f\u3060\u3055\u3044\u3002\nVivado > Tools > Run Tcl Script... > examples/fibonacci/sim/vivado/vivado_hls/create_project.tcl\n\n\n\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3092\u5b9f\u884c\n\u524d\u7bc0\u3067\u4f5c\u3063\u305f Vivado \u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u3092\u958b\u304d\u3001\u6b21\u306e\u3088\u3046\u306b\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3092\u5b9f\u884c\u3057\u3066\u304f\u3060\u3055\u3044\u3002\nVivado > Flow > Run Simulation > Run Behavioral Simulation\n\n\n\u7d50\u679c\n\u53c2\u8003\u307e\u3067\u306bn=42\u306e\u6642\u306e\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u6ce2\u5f62\u3092\u793a\u3057\u307e\u3059\u3002\n\n\u30af\u30ed\u30c3\u30af\u306e\u5468\u6ce2\u6570\u306f100MHz\u3067\u3059\u3002\nfib(42)\u3092\u5b9f\u884c\u3059\u308b\u306e\u306b\u3001MessagePack-RPC\u306e\u30b7\u30ea\u30a2\u30e9\u30a4\u30ba\u3068\u30c7\u30b7\u30ea\u30a2\u30e9\u30a4\u30ba\u3092\u542b\u3081\u306a\u3044FIB\u5358\u4f53\u3067\u306f430nsec((42+1)\u00d710nsec)\u304b\u304b\u3063\u3066\u3044\u308b\u3053\u3068\u304c\u308f\u304b\u308a\u307e\u3059\u3002\u3061\u306a\u307f\u306b\u30d5\u30a3\u30dc\u30ca\u30c3\u30c1\u3092\u6c42\u3081\u308b\u56de\u8def\u3092VHDL\u3067\u8a18\u8ff0\u3057\u305f\u5834\u5408\u3082\u540c\u69d8\u306b430nsec\u304b\u304b\u3063\u3066\u3044\u308b\u306e\u3067\u3001\u6027\u80fd\u7684\u306b\u306f VHDL \u3067\u8a18\u8ff0\u3057\u305f\u6642\u3068\u540c\u3058\u3067\u3059\u3002\n\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u6642\u306e\u30ed\u30b0\u306f\u6b21\u306e\u901a\u308a\u3067\u3059\u3002\n\n\n\u53c2\u8003\n\nmsgpack-vhdl-examples\n\u30d5\u30a3\u30dc\u30ca\u30c3\u30c1\u3092\u6c42\u3081\u308b\u56de\u8def\u3092VHDL\u3068MessagePack-RPC\u3067FPGA\u306b\u5b9f\u88c5\u3057\u3066\u307f\u305f(\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u7de8)\n\n\n#\u306f\u3058\u3081\u306b\n\nVivado-HLS\u306fXilinx\u793e\u304c\u63d0\u4f9b\u3057\u3066\u3044\u308b\u9ad8\u4f4d\u5408\u6210\u30c4\u30fc\u30eb\u3067\u3059\u3002\nVivado 2015.4\u304b\u3089 Vivado-HLS \u304c\u7121\u511f\u63d0\u4f9b\u3055\u308c\u308b\u3068\u8a00\u3046\u3053\u3068\u3067\u3001\u3055\u3063\u305d\u304f\u8a66\u3057\u3066\u307f\u307e\u3057\u305f\u3002\n\n#\u7528\u610f\u3059\u308b\u3082\u306e\n\n - Xilinx Vivado 2015.4\n - Ruby 1.9.3 \u4ee5\u964d\n -  [msgpack-vhdl-examples](https://github.com/ikwzm/msgpack-vhdl-examples)\n\n#\u30d6\u30ed\u30c3\u30af\u56f3\n\n![akgeo2.jpg](https://qiita-image-store.s3.amazonaws.com/0/24981/d9802aeb-3dc3-1f7e-daf5-b2a3d070fbdf.jpeg)\n\n\n#\u30bd\u30fc\u30b9\u30b3\u30fc\u30c9\n\n\u30d5\u30a3\u30dc\u30ca\u30c3\u30c1\u3092\u6c42\u3081\u308bC\u306e\u30bd\u30fc\u30b9\u30b3\u30fc\u30c9\u3067\u3059\u3002\n\n````C:fib.c\nlong long fib(int n)\n{\n  long long curr = 0;\n  long long next = 1;\n  int i;\n  for(i = 0; i < n; i++) {\n    long long prev = curr;\n    curr = next;\n    next += prev;\n  }\n  return curr;\n}\n````\n\n#\u624b\u9806\n\n##\u30ea\u30dd\u30b8\u30c8\u30ea\u3068\u5404submodule \u3092\u30c0\u30a6\u30f3\u30ed\u30fc\u30c9\n\n````\nshell% git clone git://github.com/ikwzm/msgpack-vhdl-examples.git\nshell% cd msgpack-vhdl-examples\nshell% git submodule init\nshell% git submodule update\n````\n\n##fib.c\u3092\u9ad8\u4f4d\u5408\u6210\n\n\u30b9\u30af\u30ea\u30d7\u30c8\u3092\u7528\u610f\u3057\u3066\u3044\u307e\u3059\u3002vivado_hls \u304c\u5b9f\u884c\u51fa\u6765\u308b\u74b0\u5883\u3067\u30b9\u30af\u30ea\u30d7\u30c8\u3092\u8d70\u3089\u305b\u3066\u304f\u3060\u3055\u3044\u3002\n\n````\nVivado% cd examples/fibonacci/sim/vivado/vivado_hls\nVivado% vivado_hls -f run_hls.tcl\n================================================================\n  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC\n  Version 2015.4\n  Build 1412921 on Wed Nov 18 09:58:55 AM 2015\n  Copyright (C) 2015 Xilinx Inc. All rights reserved.\n================================================================\n@I [HLS-10] Running 'E:/Xilinx/VIVADO~1/2015.4/bin/unwrapped/win64.o/vivado_hl\nexe'\n            for user 'xxxxx' on host 'xxxxx' (Windows NT_amd64 version 6.1)\n Tue Dec 01 17:27:40 +0900 2015\n            in directory 'H:/work/msgpack-vhdl-examples/examples/fibonacci/sim\nivado/vivado_hls'\n@I [HLS-10] Opening and resetting project 'H:/work/msgpack-vhdl-examples/examp\ns/fibonacci/sim/vivado/vivado_hls/fib_prj'.\n@I [HLS-10] Adding design file '../../../src/main/vivado_hls/fib.c' to the pro\nct\n@I [HLS-10] Opening and resetting solution 'H:/work/msgpack-vhdl-examples/exam\nes/fibonacci/sim/vivado/vivado_hls/fib_prj/solution1'.\n@I [HLS-10] Cleaning up the solution database.\n@I [HLS-10] Setting target device to 'xc7z010clg400-1'\n@I [SYN-201] Setting up clock 'default' with a period of 10ns.\n@I [HLS-10] Analyzing design file '../../../src/main/vivado_hls/fib.c' ...\n@I [HLS-10] Validating synthesis directives ...\n@I [HLS-10] Starting code transformations ...\n@I [HLS-10] Checking synthesizability ...\n@I [HLS-111] Elapsed time: 18.988 seconds; current memory usage: 70.7 MB.\n@I [HLS-10] Starting hardware synthesis ...\n@I [HLS-10] Synthesizing 'fib' ...\n@I [HLS-10] ----------------------------------------------------------------\n@I [HLS-10] -- Scheduling module 'fib'\n@I [HLS-10] ----------------------------------------------------------------\n@I [SCHED-11] Starting scheduling ...\n@I [SCHED-11] Finished scheduling.\n@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 71.6 MB.\n@I [HLS-10] ----------------------------------------------------------------\n@I [HLS-10] -- Exploring micro-architecture for module 'fib'\n@I [HLS-10] ----------------------------------------------------------------\n@I [BIND-100] Starting micro-architecture generation ...\n@I [BIND-101] Performing variable lifetime analysis.\n@I [BIND-101] Exploring resource sharing.\n@I [BIND-101] Binding ...\n@I [BIND-100] Finished micro-architecture generation.\n@I [HLS-111] Elapsed time: 0.218 seconds; current memory usage: 71.6 MB.\n@I [HLS-10] ----------------------------------------------------------------\n@I [HLS-10] -- Generating RTL for module 'fib'\n@I [HLS-10] ----------------------------------------------------------------\n@I [RTGEN-500] Setting interface mode on port 'fib/n' to 'ap_none'.\n@I [RTGEN-500] Setting interface mode on function 'fib' to 'ap_ctrl_hs'.\n@I [RTGEN-100] Finished creating RTL model for 'fib'.\n@I [HLS-111] Elapsed time: 0.359 seconds; current memory usage: 71.6 MB.\n@I [HLS-10] Finished generating all RTL models.\n@I [WSYSC-301] Generating RTL SystemC for 'fib'.\n@I [WVHDL-304] Generating RTL VHDL for 'fib'.\n@I [WVLOG-307] Generating RTL Verilog for 'fib'.\n@I [HLS-112] Total elapsed time: 21.609 seconds; peak memory usage: 71.6 MB.\nVivado%\n````\n\n\u3053\u308c\u3067 examples/fibonacci/sim/vivado/vivado_hls/fib_prj/solution1/syn/vhdl/fib.vhd \u304c\u751f\u6210\u3055\u308c\u307e\u3059\u3002\n\n\n##\u30c6\u30b9\u30c8\u30b7\u30ca\u30ea\u30aa\u306e\u4f5c\u6210\n\n\u3059\u3067\u306b\u4f5c\u6210\u6e08\u307f\u306e\u30c6\u30b9\u30c8\u30b7\u30ca\u30ea\u30aa(examples/fibonacci/src/test/scenarios/test_1.snr)\u3092\u7528\u610f\u3057\u3066\u3044\u307e\u3059\u3002\u3053\u306e\u30c6\u30b9\u30c8\u30b7\u30ca\u30ea\u30aa\u3092\u4f7f\u3046\u5834\u5408\u306f\u3001\u4ee5\u4e0b\u306e\u624b\u9806\u306f\u98db\u3070\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\nAXI4_Stream_Master_Player\u304a\u3088\u3073AXI4_Stream_Slave_Player\u7528\u306e\u30c6\u30b9\u30c8\u30b7\u30ca\u30ea\u30aa\u3092\u4f5c\u308a\u307e\u3059\u3002\n\n````\nshell% cd examples/fibonacci/src/test/scenarios\nshell% ruby test_1.rb\n````\n\ntest_1.rb \u306f\u30c6\u30b9\u30c8\u30b7\u30ca\u30ea\u30aa(YAML\u5f62\u5f0f)\u3092\u751f\u6210\u3059\u308b\u305f\u3081\u306eruby\u30b9\u30af\u30ea\u30d7\u30c8\u3067\u3059\u3002\n\n##Vivado \u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u4f5c\u6210\n\nVivado \u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u3092\u4f5c\u6210\u3059\u308b\u305f\u3081\u306eTcl\u30d5\u30a1\u30a4\u30eb(create_project.tcl)\u3092\u7528\u610f\u3057\u3066\u3044\u307e\u3059\u3002\nVivado\u3092\u8d77\u52d5\u3057\u3066\u6b21\u306e\u30e1\u30cb\u30e5\u30fc\u304b\u3089Tcl\u30d5\u30a1\u30a4\u30eb\u3092\u5b9f\u884c\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\n````\nVivado > Tools > Run Tcl Script... > examples/fibonacci/sim/vivado/vivado_hls/create_project.tcl\n````\n\n##\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3092\u5b9f\u884c\n\n\u524d\u7bc0\u3067\u4f5c\u3063\u305f Vivado \u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u3092\u958b\u304d\u3001\u6b21\u306e\u3088\u3046\u306b\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3092\u5b9f\u884c\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\n````\nVivado > Flow > Run Simulation > Run Behavioral Simulation\n````\n\n#\u7d50\u679c\n\n\u53c2\u8003\u307e\u3067\u306bn=42\u306e\u6642\u306e\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u6ce2\u5f62\u3092\u793a\u3057\u307e\u3059\u3002\n![fibonacci_vivado_hls_wave.jpg](https://qiita-image-store.s3.amazonaws.com/0/24981/a4b549e4-172b-c329-cecc-5b3f5b1048b5.jpeg)\n\n\u30af\u30ed\u30c3\u30af\u306e\u5468\u6ce2\u6570\u306f100MHz\u3067\u3059\u3002\nfib(42)\u3092\u5b9f\u884c\u3059\u308b\u306e\u306b\u3001MessagePack-RPC\u306e\u30b7\u30ea\u30a2\u30e9\u30a4\u30ba\u3068\u30c7\u30b7\u30ea\u30a2\u30e9\u30a4\u30ba\u3092\u542b\u3081\u306a\u3044FIB\u5358\u4f53\u3067\u306f430nsec((42+1)\u00d710nsec)\u304b\u304b\u3063\u3066\u3044\u308b\u3053\u3068\u304c\u308f\u304b\u308a\u307e\u3059\u3002\u3061\u306a\u307f\u306b[\u30d5\u30a3\u30dc\u30ca\u30c3\u30c1\u3092\u6c42\u3081\u308b\u56de\u8def\u3092VHDL\u3067\u8a18\u8ff0\u3057\u305f\u5834\u5408](http://qiita.com/ikwzm/items/a0ff6cf559f766162951)\u3082\u540c\u69d8\u306b430nsec\u304b\u304b\u3063\u3066\u3044\u308b\u306e\u3067\u3001\u6027\u80fd\u7684\u306b\u306f VHDL \u3067\u8a18\u8ff0\u3057\u305f\u6642\u3068\u540c\u3058\u3067\u3059\u3002\n\n\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u6642\u306e\u30ed\u30b0\u306f\u6b21\u306e\u901a\u308a\u3067\u3059\u3002\n![fibonacci_vivado_hls_log.jpg](https://qiita-image-store.s3.amazonaws.com/0/24981/eba44e8a-e090-7674-a2f3-5115fe293e37.jpeg)\n\n\n#\u53c2\u8003\n\n- [msgpack-vhdl-examples](https://github.com/ikwzm/msgpack-vhdl-examples)\n- [\u30d5\u30a3\u30dc\u30ca\u30c3\u30c1\u3092\u6c42\u3081\u308b\u56de\u8def\u3092VHDL\u3068MessagePack-RPC\u3067FPGA\u306b\u5b9f\u88c5\u3057\u3066\u307f\u305f(\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u7de8)](http://qiita.com/ikwzm/items/a0ff6cf559f766162951)\n\n\n\n", "tags": ["FPGA", "HDL", "Vivado"]}