0.7
2020.2
May  7 2023
15:24:31
D:/campus/courses/TA-ECE37000J/VE370/lab/lab4/lab4.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
D:/campus/courses/TA-ECE37000J/VE370/lab/lab4/lab4.srcs/sim_1/new/sim1.v,1699319003,verilog,,,,sim1,,,,,,,,
D:/campus/courses/TA-ECE37000J/VE370/lab/lab4/lab4.srcs/sources_1/new/cpu.v,1667841980,verilog,,D:/campus/courses/TA-ECE37000J/VE370/lab/lab4/lab4.srcs/sim_1/new/sim1.v,,ALU_Control;Central_Control_Unit;Data_Memory;EX_MEM_State_Reg;ID_EX_State_Reg;IF_ID_State_Reg;Immediate_Generator;Instruction_Memory;MEM_WB_State_Reg;N_bit_ALU;Register_File;_32_bit_2to1_MUX;_32_bit_4to2_MUX;_32_bit_Adder;cpu,,,,,,,,
