<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>ST1W (scalar plus scalar, single register) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">ST1W (scalar plus scalar, single register)</h2><p>Contiguous store words from vector (scalar index)</p>
      <p class="aml">This instruction performs a contiguous store
 of  words from elements of a vector register to the memory address
generated by a 64-bit scalar base and scalar index
that is
     multiplied by 4 and added to the base address.
After each
    element access
    the index value is incremented,
    but the index register is not updated. Inactive elements are not written to memory.</p>
      <p class="aml">The 128-bit element variant is illegal when executed in Streaming SVE mode, unless FEAT_SME_FA64 is implemented and enabled.</p>
    
    <p class="desc">
      It has encodings from 2 classes:
      <a href="#iclass_32_bit_and_64_bit_elements">32-bit and 64-bit elements</a>
       and 
      <a href="#iclass_128_bit_element">128-bit element</a>
    </p>
    <h3 class="classheading"><a id="iclass_32_bit_and_64_bit_elements"/>32-bit and 64-bit elements<span style="font-size:smaller;"><br/>(FEAT_SVE || FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">sz</td><td colspan="5" class="lr">!= 11111</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td colspan="3" class="lr">Pg</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Zt</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td colspan="3" class="droppedname">opc</td><td/><td colspan="5" class="droppedname">Rm</td><td/><td/><td/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="st1w_z_p_br_"/><p class="asm-code">ST1W  { <a href="#Zt" title="Is the name of the scalable vector register to be transferred, encoded in the &quot;Zt&quot; field.">&lt;Zt&gt;</a>.<a href="#T__96" title="Is the size specifier, ">&lt;T&gt;</a> }, <a href="#Pg" title="Is the name of the governing scalable predicate register P0-P7, encoded in the &quot;Pg&quot; field.">&lt;Pg&gt;</a>, [<a href="#XnSP__3" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>, <a href="#Xm__4" title="Is the 64-bit name of the general-purpose offset register, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a>, LSL #2]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
if Rm == '11111' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let t : integer = UInt(Zt);
let n : integer = UInt(Rn);
let m : integer = UInt(Rm);
let g : integer = UInt(Pg);
let esize : integer{} = 32 &lt;&lt; UInt(sz);
let msize : integer{} = 32;</p>
    <h3 class="classheading"><a id="iclass_128_bit_element"/>128-bit element<span style="font-size:smaller;"><br/>(FEAT_SVE2p1)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td colspan="5" class="lr">!= 11111</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td colspan="3" class="lr">Pg</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Zt</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td colspan="3" class="droppedname">opc</td><td class="droppedname">o2</td><td colspan="5" class="droppedname">Rm</td><td/><td/><td/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="st1w_z_p_br_u128"/><p class="asm-code">ST1W  { <a href="#Zt" title="Is the name of the scalable vector register to be transferred, encoded in the &quot;Zt&quot; field.">&lt;Zt&gt;</a>.Q }, <a href="#Pg" title="Is the name of the governing scalable predicate register P0-P7, encoded in the &quot;Pg&quot; field.">&lt;Pg&gt;</a>, [<a href="#XnSP__3" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>, <a href="#Xm__4" title="Is the 64-bit name of the general-purpose offset register, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a>, LSL #2]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE2p1) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
if Rm == '11111' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let t : integer = UInt(Zt);
let n : integer = UInt(Rn);
let m : integer = UInt(Rm);
let g : integer = UInt(Pg);
let esize : integer{} = 128;
let msize : integer{} = 32;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zt&gt;</td><td><a id="Zt"/>
        
          <p class="aml">Is the name of the scalable vector register to be transferred, encoded in the "Zt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T&gt;</td><td><a id="T__96"/>
        <p>Is the size specifier, 
          encoded in
          <q>sz</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">sz</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">S</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">D</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Pg&gt;</td><td><a id="Pg"/>
        
          <p class="aml">Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP__3"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm&gt;</td><td><a id="Xm__4"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose offset register, encoded in the "Rm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if esize &lt; 128 then CheckSVEEnabled(); else CheckNonStreamingSVEEnabled(); end;
let VL : integer{} = CurrentVL();
let PL : integer{} = VL DIV 8;
let elements : integer = VL DIV esize;
var base : bits(64);
let mask : bits(PL) = P{}(g);
var offset : bits(64);
var addr : bits(64);
var src : bits(VL);
let mbytes : integer{} = msize DIV 8;
let contiguous : boolean = TRUE;
let nontemporal : boolean = FALSE;
let predicated : boolean = TRUE;
let tagchecked : boolean = TRUE;
let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = CreateAccDescSVE(MemOp_STORE, nontemporal, contiguous,
                                                  predicated, tagchecked);

if !<a href="shared_pseudocode.html#func_AnyActiveElement_3" title="">AnyActiveElement</a>{PL}(mask, esize) then
    if n == 31 &amp;&amp; <a href="shared_pseudocode.html#func_ConstrainUnpredictableBool_1" title="">ConstrainUnpredictableBool</a>(<a href="shared_pseudocode.html#enum_Unpredictable_CHECKSPNONEACTIVE" title="">Unpredictable_CHECKSPNONEACTIVE</a>) then
        CheckSPAlignment();
    end;
else
    if n == 31 then CheckSPAlignment(); end;
    src = <a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(t);
end;

base = if n == 31 then <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}() else <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
offset = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(m);
addr = <a href="shared_pseudocode.html#func_AddressAdd_3" title="">AddressAdd</a>(base, UInt(offset) * mbytes, accdesc);

for e = 0 to elements-1 do
    if <a href="shared_pseudocode.html#func_ActivePredicateElement_4" title="">ActivePredicateElement</a>{PL}(mask, e, esize) then
        <a href="shared_pseudocode.html#accessor_Mem_3" title="">Mem</a>{msize}(addr, accdesc) = src[e*:esize][msize-1:0];
    end;
    addr = <a href="shared_pseudocode.html#func_AddressIncrement_3" title="">AddressIncrement</a>(addr, mbytes, accdesc);
end;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
