<?xml version="1.0" encoding="UTF-8"?>
<!--                                                   -->
<!--Copyright (c) 2021-2022 The Open-Source FPGA Foundation.-->
<Project Version="1.0.47">
    <Configuration>
        <Option Name="ID" Val="20240506043443235"/>
        <Option Name="ActiveSimSet" Val="sim_1"/>
        <Option Name="Project Type" Val="0"/>
    </Configuration>
    <CompilerConfig>
        <Opt Name="LibPath" Val=""/>
        <Opt Name="IncludePath" Val=".././rtl"/>
        <Opt Name="LibExt" Val=".v .sv"/>
        <Opt Name="Macro" Val=""/>
    </CompilerConfig>
    <SimulationConfig>
        <Opt Name="LibPath" Val=""/>
        <Opt Name="IncludePath" Val=""/>
        <Opt Name="LibExt" Val=""/>
        <Opt Name="Macro" Val=""/>
    </SimulationConfig>
    <IpConfig>
        <Option Name="InstancePaths" Val=""/>
        <Option Name="CatalogPaths" Val=""/>
        <Option Name="InstanceCmds" Val=""/>
    </IpConfig>
    <FileSets>
        <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="run_1/memory_test.srcs/constrs_1"/>
        <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="run_1/memory_test.srcs/sim_1">
            <Config>
                <Option Name="TopModule" Val=""/>
                <Option Name="TopModuleLib" Val=""/>
            </Config>
        </FileSet>
        <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="run_1/memory_test.srcs/sources_1">
            <File Path="$OSRCDIR/../../rtl/memory_test.v"/>
            <File Path="$OSRCDIR/../../rtl/infer_single_port_ram.v"/>
            <File Path="$OSRCDIR/../../rtl/infer_simple_dual_port_ram_single_clock.v"/>
            <File Path="$OSRCDIR/../../rtl/infer_simple_dual_port_ram_dual_clock.v"/>
            <File Path="$OSRCDIR/../../rtl/infer_true_dual_port_ram_single_clock.v"/>
            <File Path="$OSRCDIR/../../rtl/infer_true_dual_port_ram_dual_clock.v"/>
            <File Path="$OSRCDIR/../../rtl/infer_single_port_rom.v"/>
            <File Path="$OSRCDIR/../../rtl/infer_dual_port_rom.v"/>
            <File Path="$OSRCDIR/../../rtl/infer_mixed_width_ram.sv"/>
            <File Path="$OSRCDIR/../../rtl/infer_mixed_width_true_dual_port_ram.sv"/>
            <File Path="$OSRCDIR/../../rtl/infer_mixed_width_true_dual_port_ram_new_rw.sv"/>
            <File Path="$OSRCDIR/../../rtl/infer_byte_enabled_simple_dual_port_ram.sv"/>
            <File Path="$OSRCDIR/../../rtl/infer_byte_enabled_true_dual_port_ram.sv"/>
            <File Path="$OSRCDIR/../../rtl/infer_single_port_ram_MLAB.v"/>
            <File Path="$OSRCDIR/../../rtl/infer_async_ram_MLAB.v"/>
            <File Path="$OSRCDIR/../../rtl/infer_single_port_ram_M144K.v"/>
            <Group Id="7" Name="unit_0" Files="$OSRCDIR/../../rtl/memory_test.v" LibCommand="" LibName=""/>
            <Group Id="7" Name="unit_1" Files="$OSRCDIR/../../rtl/infer_single_port_ram.v" LibCommand="" LibName=""/>
            <Group Id="7" Name="unit_2" Files="$OSRCDIR/../../rtl/infer_simple_dual_port_ram_single_clock.v" LibCommand="" LibName=""/>
            <Group Id="7" Name="unit_3" Files="$OSRCDIR/../../rtl/infer_simple_dual_port_ram_dual_clock.v" LibCommand="" LibName=""/>
            <Group Id="7" Name="unit_4" Files="$OSRCDIR/../../rtl/infer_true_dual_port_ram_single_clock.v" LibCommand="" LibName=""/>
            <Group Id="7" Name="unit_5" Files="$OSRCDIR/../../rtl/infer_true_dual_port_ram_dual_clock.v" LibCommand="" LibName=""/>
            <Group Id="7" Name="unit_6" Files="$OSRCDIR/../../rtl/infer_single_port_rom.v" LibCommand="" LibName=""/>
            <Group Id="7" Name="unit_7" Files="$OSRCDIR/../../rtl/infer_dual_port_rom.v" LibCommand="" LibName=""/>
            <Group Id="12" Name="unit_8" Files="$OSRCDIR/../../rtl/infer_mixed_width_ram.sv" LibCommand="" LibName=""/>
            <Group Id="12" Name="unit_9" Files="$OSRCDIR/../../rtl/infer_mixed_width_true_dual_port_ram.sv" LibCommand="" LibName=""/>
            <Group Id="12" Name="unit_10" Files="$OSRCDIR/../../rtl/infer_mixed_width_true_dual_port_ram_new_rw.sv" LibCommand="" LibName=""/>
            <Group Id="12" Name="unit_11" Files="$OSRCDIR/../../rtl/infer_byte_enabled_simple_dual_port_ram.sv" LibCommand="" LibName=""/>
            <Group Id="12" Name="unit_12" Files="$OSRCDIR/../../rtl/infer_byte_enabled_true_dual_port_ram.sv" LibCommand="" LibName=""/>
            <Group Id="7" Name="unit_13" Files="$OSRCDIR/../../rtl/infer_single_port_ram_MLAB.v" LibCommand="" LibName=""/>
            <Group Id="7" Name="unit_14" Files="$OSRCDIR/../../rtl/infer_async_ram_MLAB.v" LibCommand="" LibName=""/>
            <Group Id="7" Name="unit_15" Files="$OSRCDIR/../../rtl/infer_single_port_ram_M144K.v" LibCommand="" LibName=""/>
            <Config>
                <Option Name="TopModule" Val="memory_test"/>
                <Option Name="TopModuleLib" Val=""/>
            </Config>
        </FileSet>
    </FileSets>
    <Runs>
        <Run Name="imple_1" Type="Implementation" SrcSet="sources_1" ConstrsSet="constrs_1" State="current" SynthRun="synth_1"/>
        <Run Name="synth_1" Type="Synthesis" SrcSet="sources_1" ConstrsSet="constrs_1" State="current" SynthRun="">
            <Option Name="Compilation Flow" Val="Classic Flow"/>
            <Option Name="Device" Val="GEMINI_COMPACT_104x68"/>
            <Option Name="Family" Val="Internal-Gemini"/>
            <Option Name="LanguageVersion" Val="SYSTEMVERILOG_2005"/>
            <Option Name="Package" Val="F784"/>
            <Option Name="Series" Val="Gemini"/>
            <Option Name="TargetLanguage" Val="VERILOG"/>
        </Run>
    </Runs>
    <Tasks Version="0.0.0">
        <Task ID="0" Status="0" Enable="1"/>
        <Task ID="1" Status="3" Enable="1"/>
        <Task ID="6" Status="0" Enable="1"/>
        <Task ID="10" Status="0" Enable="1"/>
        <Task ID="15" Status="0" Enable="1"/>
        <Task ID="19" Status="0" Enable="1"/>
        <Task ID="20" Status="0" Enable="1"/>
        <Task ID="21" Status="0" Enable="0"/>
        <Task ID="23" Status="2" Enable="1"/>
        <Task ID="28" Status="0" Enable="1"/>
        <Task ID="31" Status="0" Enable="1"/>
        <Task ID="34" Status="0" Enable="1"/>
        <Task ID="37" Status="0" Enable="1"/>
    </Tasks>
    <Compiler Version="0.0.0" CompilerState="2"/>
</Project>
