Running: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/temp/Project-1-Datapath-Design-Part-B/datapath_tb_isim_beh.exe -prj C:/temp/Project-1-Datapath-Design-Part-B/datapath_tb_beh.prj work.datapath_tb 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/full_adder.vhd" into library work
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/ripple_carry_adder_16bit.vhd" into library work
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/logic_unit_mux4_16bit.vhd" into library work
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/b_input_logic.vhd" into library work
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/mux2_16bit.vhd" into library work
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/logic_unit_16bit.vhd" into library work
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/arithmetic_unit_16bit.vhd" into library work
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/shifter_16bit.vhd" into library work
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/reg16.vhd" into library work
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/mux8_16bit.vhd" into library work
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/decoder_3_to_8.vhd" into library work
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/arithmetic_logic_unit_16bit.vhd" into library work
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/register_file.vhd" into library work
WARNING:HDLCompiler:946 - "C:/temp/Project-1-Datapath-Design-Part-B/register_file.vhd" Line 102: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/temp/Project-1-Datapath-Design-Part-B/register_file.vhd" Line 109: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/temp/Project-1-Datapath-Design-Part-B/register_file.vhd" Line 116: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/temp/Project-1-Datapath-Design-Part-B/register_file.vhd" Line 123: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/temp/Project-1-Datapath-Design-Part-B/register_file.vhd" Line 130: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/temp/Project-1-Datapath-Design-Part-B/register_file.vhd" Line 137: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/temp/Project-1-Datapath-Design-Part-B/register_file.vhd" Line 144: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/temp/Project-1-Datapath-Design-Part-B/register_file.vhd" Line 151: Actual for formal port load is neither a static name nor a globally static expression
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/mux_d_data_bus_16bit.vhd" into library work
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/mux_b_data_bus_16bit.vhd" into library work
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/functional_unit.vhd" into library work
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/datapath.vhd" into library work
Parsing VHDL file "C:/temp/Project-1-Datapath-Design-Part-B/datapath_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity reg16 [reg16_default]
Compiling architecture dataflow_1 of entity decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity register_file [register_file_default]
Compiling architecture behavioral of entity mux_b_data_bus_16bit [mux_b_data_bus_16bit_default]
Compiling package numeric_std
Compiling architecture behavioral of entity b_input_logic [b_input_logic_default]
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture structural_16 of entity ripple_carry_adder_16bit [ripple_carry_adder_16bit_default]
Compiling architecture behavioral of entity arithmetic_unit_16bit [arithmetic_unit_16bit_default]
Compiling architecture behavioral of entity logic_unit_mux4_16bit [logic_unit_mux4_16bit_default]
Compiling architecture behavioral of entity logic_unit_16bit [logic_unit_16bit_default]
Compiling architecture behavioral of entity mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity arithmetic_logic_unit_16bit [arithmetic_logic_unit_16bit_defa...]
Compiling architecture behavioral of entity shifter_16bit [shifter_16bit_default]
Compiling architecture behavioral of entity functional_unit [functional_unit_default]
Compiling architecture behavioral of entity mux_d_data_bus_16bit [mux_d_data_bus_16bit_default]
Compiling architecture behavioral of entity datapath [datapath_default]
Compiling architecture behavior of entity datapath_tb
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 38 VHDL Units
Built simulation executable C:/temp/Project-1-Datapath-Design-Part-B/datapath_tb_isim_beh.exe
Fuse Memory Usage: 27068 KB
Fuse CPU Usage: 218 ms
