<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/os_cpu/linux_arm/orderAccess_linux_arm.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="atomic_linux_arm.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="os_linux_arm.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/os_cpu/linux_arm/orderAccess_linux_arm.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
 23  */
 24 
 25 #ifndef OS_CPU_LINUX_ARM_ORDERACCESS_LINUX_ARM_HPP
 26 #define OS_CPU_LINUX_ARM_ORDERACCESS_LINUX_ARM_HPP
 27 
 28 // Included in orderAccess.hpp header file.
 29 
 30 #include &quot;runtime/os.hpp&quot;
<span class="line-modified"> 31 #include &quot;vm_version_arm.hpp&quot;</span>
 32 
 33 // Implementation of class OrderAccess.
 34 // - we define the high level barriers below and use the general
 35 //   implementation in orderAccess.hpp.
 36 
 37 // Memory Ordering on ARM is weak.
 38 //
 39 // Implement all 4 memory ordering barriers by DMB, since it is a
 40 // lighter version of DSB.
 41 // dmb_sy implies full system shareability domain. RD/WR access type.
 42 // dmb_st implies full system shareability domain. WR only access type.
 43 //
 44 // NOP on &lt; ARMv6 (MP not supported)
 45 //
 46 // Non mcr instructions can be used if we build for armv7 or higher arch
 47 //    __asm__ __volatile__ (&quot;dmb&quot; : : : &quot;memory&quot;);
 48 //    __asm__ __volatile__ (&quot;dsb&quot; : : : &quot;memory&quot;);
 49 //
 50 // inline void _OrderAccess_dsb() {
 51 //    volatile intptr_t dummy = 0;
</pre>
<hr />
<pre>
 84      intptr_t zero = 0;
 85      __asm__ volatile (
 86        &quot;mcr p15, 0, %0, c7, c10, 5&quot;
 87        : : &quot;r&quot; (zero) : &quot;memory&quot;);
 88    }
 89 }
 90 
 91 // Load-Load/Store barrier
 92 inline static void dmb_ld() {
 93    dmb_sy();
 94 }
 95 
 96 
 97 inline void OrderAccess::loadload()   { dmb_ld(); }
 98 inline void OrderAccess::loadstore()  { dmb_ld(); }
 99 inline void OrderAccess::acquire()    { dmb_ld(); }
100 inline void OrderAccess::storestore() { dmb_st(); }
101 inline void OrderAccess::storeload()  { dmb_sy(); }
102 inline void OrderAccess::release()    { dmb_sy(); }
103 inline void OrderAccess::fence()      { dmb_sy(); }

104 
105 #endif // OS_CPU_LINUX_ARM_ORDERACCESS_LINUX_ARM_HPP
</pre>
</td>
<td>
<hr />
<pre>
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
 23  */
 24 
 25 #ifndef OS_CPU_LINUX_ARM_ORDERACCESS_LINUX_ARM_HPP
 26 #define OS_CPU_LINUX_ARM_ORDERACCESS_LINUX_ARM_HPP
 27 
 28 // Included in orderAccess.hpp header file.
 29 
 30 #include &quot;runtime/os.hpp&quot;
<span class="line-modified"> 31 #include &quot;runtime/vm_version.hpp&quot;</span>
 32 
 33 // Implementation of class OrderAccess.
 34 // - we define the high level barriers below and use the general
 35 //   implementation in orderAccess.hpp.
 36 
 37 // Memory Ordering on ARM is weak.
 38 //
 39 // Implement all 4 memory ordering barriers by DMB, since it is a
 40 // lighter version of DSB.
 41 // dmb_sy implies full system shareability domain. RD/WR access type.
 42 // dmb_st implies full system shareability domain. WR only access type.
 43 //
 44 // NOP on &lt; ARMv6 (MP not supported)
 45 //
 46 // Non mcr instructions can be used if we build for armv7 or higher arch
 47 //    __asm__ __volatile__ (&quot;dmb&quot; : : : &quot;memory&quot;);
 48 //    __asm__ __volatile__ (&quot;dsb&quot; : : : &quot;memory&quot;);
 49 //
 50 // inline void _OrderAccess_dsb() {
 51 //    volatile intptr_t dummy = 0;
</pre>
<hr />
<pre>
 84      intptr_t zero = 0;
 85      __asm__ volatile (
 86        &quot;mcr p15, 0, %0, c7, c10, 5&quot;
 87        : : &quot;r&quot; (zero) : &quot;memory&quot;);
 88    }
 89 }
 90 
 91 // Load-Load/Store barrier
 92 inline static void dmb_ld() {
 93    dmb_sy();
 94 }
 95 
 96 
 97 inline void OrderAccess::loadload()   { dmb_ld(); }
 98 inline void OrderAccess::loadstore()  { dmb_ld(); }
 99 inline void OrderAccess::acquire()    { dmb_ld(); }
100 inline void OrderAccess::storestore() { dmb_st(); }
101 inline void OrderAccess::storeload()  { dmb_sy(); }
102 inline void OrderAccess::release()    { dmb_sy(); }
103 inline void OrderAccess::fence()      { dmb_sy(); }
<span class="line-added">104 inline void OrderAccess::cross_modify_fence()   { }</span>
105 
106 #endif // OS_CPU_LINUX_ARM_ORDERACCESS_LINUX_ARM_HPP
</pre>
</td>
</tr>
</table>
<center><a href="atomic_linux_arm.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="os_linux_arm.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>