// SPDX-License-Identifier: GPL-2.0+ OR X11
/*
 * Copyright (C) 2022 Intel Corporation
 *
 *	These codes were based on handoffs
 *	generated from both Qsys and Quartus.
 */

#include "socfpga_arria10_socdk_qspi_handoff.h"
#include "socfpga_arria10-handoff.dtsi"
#include "socfpga_arria10_handoff_u-boot.dtsi"
#include "socfpga_arria10_socdk-u-boot.dtsi"

/ {
	aliases {
		spi0 = &qspi;
	};

	fs_loader0: fs-loader {
		u-boot,dm-pre-reloc;
		compatible = "u-boot,fs-loader";
		sfconfig = <0 0>;
	};
};

&fpga_mgr {
	u-boot,dm-pre-reloc;
	firmware-loader = <&fs_loader0>;
	altr,bitstream = "300000";
};

&l4_main_clk {
	u-boot,dm-pre-reloc;
};

&qspi_clk {
	u-boot,dm-pre-reloc;
};

&qspi {
	u-boot,dm-pre-reloc;
	status = "okay";

	flash0: n25q00a@0 {
		u-boot,dm-pre-reloc;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <100000000>;

		page-size = <256>;
		block-size = <16>; /* 2^16, 64KB */
		cdns,page-size = <256>;
		cdns,block-size = <16>;
		cdns,tshsl-ns = <50>;
		cdns,tsd2d-ns = <50>;
		cdns,tchsh-ns = <4>;
		cdns,tslch-ns = <4>;
	};
};
