ARM GAS  C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"fsmc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_FSMC_MspInit,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_FSMC_MspInit:
  24              	.LFB74:
  25              		.file 1 "Src/fsmc.c"
   1:Src/fsmc.c    **** /**
   2:Src/fsmc.c    ****   ******************************************************************************
   3:Src/fsmc.c    ****   * File Name          : FSMC.c
   4:Src/fsmc.c    ****   * Description        : This file provides code for the configuration
   5:Src/fsmc.c    ****   *                      of the FSMC peripheral.
   6:Src/fsmc.c    ****   ******************************************************************************
   7:Src/fsmc.c    ****   * @attention
   8:Src/fsmc.c    ****   *
   9:Src/fsmc.c    ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Src/fsmc.c    ****   * All rights reserved.</center></h2>
  11:Src/fsmc.c    ****   *
  12:Src/fsmc.c    ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Src/fsmc.c    ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Src/fsmc.c    ****   * the License. You may obtain a copy of the License at:
  15:Src/fsmc.c    ****   *                             www.st.com/SLA0044
  16:Src/fsmc.c    ****   *
  17:Src/fsmc.c    ****   ******************************************************************************
  18:Src/fsmc.c    ****   */
  19:Src/fsmc.c    **** /* Includes ------------------------------------------------------------------*/
  20:Src/fsmc.c    **** #include "fsmc.h"
  21:Src/fsmc.c    **** 
  22:Src/fsmc.c    **** /* USER CODE BEGIN 0 */
  23:Src/fsmc.c    **** 
  24:Src/fsmc.c    **** /* USER CODE END 0 */
  25:Src/fsmc.c    **** 
  26:Src/fsmc.c    **** SRAM_HandleTypeDef hsram1;
  27:Src/fsmc.c    **** 
  28:Src/fsmc.c    **** /* FSMC initialization function */
  29:Src/fsmc.c    **** void MX_FSMC_Init(void)
  30:Src/fsmc.c    **** {
  31:Src/fsmc.c    ****   FSMC_NORSRAM_TimingTypeDef Timing = {0};
  32:Src/fsmc.c    **** 
  33:Src/fsmc.c    ****   /** Perform the SRAM1 memory initialization sequence
ARM GAS  C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s 			page 2


  34:Src/fsmc.c    ****   */
  35:Src/fsmc.c    ****   hsram1.Instance = FSMC_NORSRAM_DEVICE;
  36:Src/fsmc.c    ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
  37:Src/fsmc.c    ****   /* hsram1.Init */
  38:Src/fsmc.c    ****   hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
  39:Src/fsmc.c    ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
  40:Src/fsmc.c    ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
  41:Src/fsmc.c    ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
  42:Src/fsmc.c    ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
  43:Src/fsmc.c    ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
  44:Src/fsmc.c    ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
  45:Src/fsmc.c    ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
  46:Src/fsmc.c    ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
  47:Src/fsmc.c    ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
  48:Src/fsmc.c    ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
  49:Src/fsmc.c    ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
  50:Src/fsmc.c    ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
  51:Src/fsmc.c    ****   /* Timing */
  52:Src/fsmc.c    ****   Timing.AddressSetupTime = 15;
  53:Src/fsmc.c    ****   Timing.AddressHoldTime = 15;
  54:Src/fsmc.c    ****   Timing.DataSetupTime = 255;
  55:Src/fsmc.c    ****   Timing.BusTurnAroundDuration = 15;
  56:Src/fsmc.c    ****   Timing.CLKDivision = 16;
  57:Src/fsmc.c    ****   Timing.DataLatency = 17;
  58:Src/fsmc.c    ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
  59:Src/fsmc.c    ****   /* ExtTiming */
  60:Src/fsmc.c    **** 
  61:Src/fsmc.c    ****   if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
  62:Src/fsmc.c    ****   {
  63:Src/fsmc.c    ****     Error_Handler( );
  64:Src/fsmc.c    ****   }
  65:Src/fsmc.c    **** 
  66:Src/fsmc.c    ****   /** Disconnect NADV
  67:Src/fsmc.c    ****   */
  68:Src/fsmc.c    **** 
  69:Src/fsmc.c    ****   __HAL_AFIO_FSMCNADV_DISCONNECTED();
  70:Src/fsmc.c    **** 
  71:Src/fsmc.c    **** }
  72:Src/fsmc.c    **** 
  73:Src/fsmc.c    **** static uint32_t FSMC_Initialized = 0;
  74:Src/fsmc.c    **** 
  75:Src/fsmc.c    **** static void HAL_FSMC_MspInit(void){
  26              		.loc 1 75 35 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
  76:Src/fsmc.c    ****   /* USER CODE BEGIN FSMC_MspInit 0 */
  77:Src/fsmc.c    **** 
ARM GAS  C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s 			page 3


  78:Src/fsmc.c    ****   /* USER CODE END FSMC_MspInit 0 */
  79:Src/fsmc.c    ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 79 3 view .LVU1
  40              		.loc 1 79 20 is_stmt 0 view .LVU2
  41 0004 0023     		movs	r3, #0
  42 0006 0293     		str	r3, [sp, #8]
  43 0008 0393     		str	r3, [sp, #12]
  44 000a 0493     		str	r3, [sp, #16]
  45 000c 0593     		str	r3, [sp, #20]
  80:Src/fsmc.c    ****   if (FSMC_Initialized) {
  46              		.loc 1 80 3 is_stmt 1 view .LVU3
  47              		.loc 1 80 7 is_stmt 0 view .LVU4
  48 000e 134B     		ldr	r3, .L6
  49 0010 1B68     		ldr	r3, [r3]
  50              		.loc 1 80 6 view .LVU5
  51 0012 0BB1     		cbz	r3, .L5
  52              	.L1:
  81:Src/fsmc.c    ****     return;
  82:Src/fsmc.c    ****   }
  83:Src/fsmc.c    ****   FSMC_Initialized = 1;
  84:Src/fsmc.c    ****   /* Peripheral clock enable */
  85:Src/fsmc.c    ****   __HAL_RCC_FSMC_CLK_ENABLE();
  86:Src/fsmc.c    ****   
  87:Src/fsmc.c    ****   /** FSMC GPIO Configuration  
  88:Src/fsmc.c    ****   PE7   ------> FSMC_D4
  89:Src/fsmc.c    ****   PE8   ------> FSMC_D5
  90:Src/fsmc.c    ****   PE9   ------> FSMC_D6
  91:Src/fsmc.c    ****   PE10   ------> FSMC_D7
  92:Src/fsmc.c    ****   PE11   ------> FSMC_D8
  93:Src/fsmc.c    ****   PE12   ------> FSMC_D9
  94:Src/fsmc.c    ****   PE13   ------> FSMC_D10
  95:Src/fsmc.c    ****   PE14   ------> FSMC_D11
  96:Src/fsmc.c    ****   PE15   ------> FSMC_D12
  97:Src/fsmc.c    ****   PD8   ------> FSMC_D13
  98:Src/fsmc.c    ****   PD9   ------> FSMC_D14
  99:Src/fsmc.c    ****   PD10   ------> FSMC_D15
 100:Src/fsmc.c    ****   PD11   ------> FSMC_A16
 101:Src/fsmc.c    ****   PD14   ------> FSMC_D0
 102:Src/fsmc.c    ****   PD15   ------> FSMC_D1
 103:Src/fsmc.c    ****   PD0   ------> FSMC_D2
 104:Src/fsmc.c    ****   PD1   ------> FSMC_D3
 105:Src/fsmc.c    ****   PD4   ------> FSMC_NOE
 106:Src/fsmc.c    ****   PD5   ------> FSMC_NWE
 107:Src/fsmc.c    ****   PD7   ------> FSMC_NE1
 108:Src/fsmc.c    ****   */
 109:Src/fsmc.c    ****   /* GPIO_InitStruct */
 110:Src/fsmc.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 111:Src/fsmc.c    ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
 112:Src/fsmc.c    ****                           |GPIO_PIN_15;
 113:Src/fsmc.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 114:Src/fsmc.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 115:Src/fsmc.c    **** 
 116:Src/fsmc.c    ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 117:Src/fsmc.c    **** 
 118:Src/fsmc.c    ****   /* GPIO_InitStruct */
 119:Src/fsmc.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 120:Src/fsmc.c    ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 
ARM GAS  C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s 			page 4


 121:Src/fsmc.c    ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 122:Src/fsmc.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 123:Src/fsmc.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 124:Src/fsmc.c    **** 
 125:Src/fsmc.c    ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 126:Src/fsmc.c    **** 
 127:Src/fsmc.c    ****   /* USER CODE BEGIN FSMC_MspInit 1 */
 128:Src/fsmc.c    **** 
 129:Src/fsmc.c    ****   /* USER CODE END FSMC_MspInit 1 */
 130:Src/fsmc.c    **** }
  53              		.loc 1 130 1 view .LVU6
  54 0014 07B0     		add	sp, sp, #28
  55              	.LCFI2:
  56              		.cfi_remember_state
  57              		.cfi_def_cfa_offset 12
  58              		@ sp needed
  59 0016 30BD     		pop	{r4, r5, pc}
  60              	.L5:
  61              	.LCFI3:
  62              		.cfi_restore_state
  83:Src/fsmc.c    ****   /* Peripheral clock enable */
  63              		.loc 1 83 3 is_stmt 1 view .LVU7
  83:Src/fsmc.c    ****   /* Peripheral clock enable */
  64              		.loc 1 83 20 is_stmt 0 view .LVU8
  65 0018 104B     		ldr	r3, .L6
  66 001a 0122     		movs	r2, #1
  67 001c 1A60     		str	r2, [r3]
  85:Src/fsmc.c    ****   
  68              		.loc 1 85 3 is_stmt 1 view .LVU9
  69              	.LBB2:
  85:Src/fsmc.c    ****   
  70              		.loc 1 85 3 view .LVU10
  85:Src/fsmc.c    ****   
  71              		.loc 1 85 3 view .LVU11
  72 001e 104B     		ldr	r3, .L6+4
  73 0020 5A69     		ldr	r2, [r3, #20]
  74 0022 42F48072 		orr	r2, r2, #256
  75 0026 5A61     		str	r2, [r3, #20]
  85:Src/fsmc.c    ****   
  76              		.loc 1 85 3 view .LVU12
  77 0028 5B69     		ldr	r3, [r3, #20]
  78 002a 03F48073 		and	r3, r3, #256
  79 002e 0193     		str	r3, [sp, #4]
  85:Src/fsmc.c    ****   
  80              		.loc 1 85 3 view .LVU13
  81 0030 019B     		ldr	r3, [sp, #4]
  82              	.LBE2:
 110:Src/fsmc.c    ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
  83              		.loc 1 110 3 view .LVU14
 110:Src/fsmc.c    ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
  84              		.loc 1 110 23 is_stmt 0 view .LVU15
  85 0032 4FF68073 		movw	r3, #65408
  86 0036 0293     		str	r3, [sp, #8]
 113:Src/fsmc.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  87              		.loc 1 113 3 is_stmt 1 view .LVU16
 113:Src/fsmc.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  88              		.loc 1 113 24 is_stmt 0 view .LVU17
ARM GAS  C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s 			page 5


  89 0038 0225     		movs	r5, #2
  90 003a 0395     		str	r5, [sp, #12]
 114:Src/fsmc.c    **** 
  91              		.loc 1 114 3 is_stmt 1 view .LVU18
 114:Src/fsmc.c    **** 
  92              		.loc 1 114 25 is_stmt 0 view .LVU19
  93 003c 0324     		movs	r4, #3
  94 003e 0594     		str	r4, [sp, #20]
 116:Src/fsmc.c    **** 
  95              		.loc 1 116 3 is_stmt 1 view .LVU20
  96 0040 02A9     		add	r1, sp, #8
  97 0042 0848     		ldr	r0, .L6+8
  98 0044 FFF7FEFF 		bl	HAL_GPIO_Init
  99              	.LVL0:
 119:Src/fsmc.c    ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 
 100              		.loc 1 119 3 view .LVU21
 119:Src/fsmc.c    ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 
 101              		.loc 1 119 23 is_stmt 0 view .LVU22
 102 0048 4CF6B373 		movw	r3, #53171
 103 004c 0293     		str	r3, [sp, #8]
 122:Src/fsmc.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 104              		.loc 1 122 3 is_stmt 1 view .LVU23
 122:Src/fsmc.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 105              		.loc 1 122 24 is_stmt 0 view .LVU24
 106 004e 0395     		str	r5, [sp, #12]
 123:Src/fsmc.c    **** 
 107              		.loc 1 123 3 is_stmt 1 view .LVU25
 123:Src/fsmc.c    **** 
 108              		.loc 1 123 25 is_stmt 0 view .LVU26
 109 0050 0594     		str	r4, [sp, #20]
 125:Src/fsmc.c    **** 
 110              		.loc 1 125 3 is_stmt 1 view .LVU27
 111 0052 02A9     		add	r1, sp, #8
 112 0054 0448     		ldr	r0, .L6+12
 113 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 114              	.LVL1:
 115 005a DBE7     		b	.L1
 116              	.L7:
 117              		.align	2
 118              	.L6:
 119 005c 00000000 		.word	.LANCHOR0
 120 0060 00100240 		.word	1073876992
 121 0064 00180140 		.word	1073813504
 122 0068 00140140 		.word	1073812480
 123              		.cfi_endproc
 124              	.LFE74:
 126              		.section	.text.HAL_FSMC_MspDeInit,"ax",%progbits
 127              		.align	1
 128              		.syntax unified
 129              		.thumb
 130              		.thumb_func
 131              		.fpu softvfp
 133              	HAL_FSMC_MspDeInit:
 134              	.LFB76:
 131:Src/fsmc.c    **** 
 132:Src/fsmc.c    **** void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 133:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspInit 0 */
ARM GAS  C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s 			page 6


 134:Src/fsmc.c    **** 
 135:Src/fsmc.c    ****   /* USER CODE END SRAM_MspInit 0 */
 136:Src/fsmc.c    ****   HAL_FSMC_MspInit();
 137:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 138:Src/fsmc.c    **** 
 139:Src/fsmc.c    ****   /* USER CODE END SRAM_MspInit 1 */
 140:Src/fsmc.c    **** }
 141:Src/fsmc.c    **** 
 142:Src/fsmc.c    **** static uint32_t FSMC_DeInitialized = 0;
 143:Src/fsmc.c    **** 
 144:Src/fsmc.c    **** static void HAL_FSMC_MspDeInit(void){
 135              		.loc 1 144 37 view -0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 0
 138              		@ frame_needed = 0, uses_anonymous_args = 0
 139 0000 08B5     		push	{r3, lr}
 140              	.LCFI4:
 141              		.cfi_def_cfa_offset 8
 142              		.cfi_offset 3, -8
 143              		.cfi_offset 14, -4
 145:Src/fsmc.c    ****   /* USER CODE BEGIN FSMC_MspDeInit 0 */
 146:Src/fsmc.c    **** 
 147:Src/fsmc.c    ****   /* USER CODE END FSMC_MspDeInit 0 */
 148:Src/fsmc.c    ****   if (FSMC_DeInitialized) {
 144              		.loc 1 148 3 view .LVU29
 145              		.loc 1 148 7 is_stmt 0 view .LVU30
 146 0002 0B4B     		ldr	r3, .L12
 147 0004 1B68     		ldr	r3, [r3]
 148              		.loc 1 148 6 view .LVU31
 149 0006 03B1     		cbz	r3, .L11
 150              	.L8:
 149:Src/fsmc.c    ****     return;
 150:Src/fsmc.c    ****   }
 151:Src/fsmc.c    ****   FSMC_DeInitialized = 1;
 152:Src/fsmc.c    ****   /* Peripheral clock enable */
 153:Src/fsmc.c    ****   __HAL_RCC_FSMC_CLK_DISABLE();
 154:Src/fsmc.c    ****   
 155:Src/fsmc.c    ****   /** FSMC GPIO Configuration  
 156:Src/fsmc.c    ****   PE7   ------> FSMC_D4
 157:Src/fsmc.c    ****   PE8   ------> FSMC_D5
 158:Src/fsmc.c    ****   PE9   ------> FSMC_D6
 159:Src/fsmc.c    ****   PE10   ------> FSMC_D7
 160:Src/fsmc.c    ****   PE11   ------> FSMC_D8
 161:Src/fsmc.c    ****   PE12   ------> FSMC_D9
 162:Src/fsmc.c    ****   PE13   ------> FSMC_D10
 163:Src/fsmc.c    ****   PE14   ------> FSMC_D11
 164:Src/fsmc.c    ****   PE15   ------> FSMC_D12
 165:Src/fsmc.c    ****   PD8   ------> FSMC_D13
 166:Src/fsmc.c    ****   PD9   ------> FSMC_D14
 167:Src/fsmc.c    ****   PD10   ------> FSMC_D15
 168:Src/fsmc.c    ****   PD11   ------> FSMC_A16
 169:Src/fsmc.c    ****   PD14   ------> FSMC_D0
 170:Src/fsmc.c    ****   PD15   ------> FSMC_D1
 171:Src/fsmc.c    ****   PD0   ------> FSMC_D2
 172:Src/fsmc.c    ****   PD1   ------> FSMC_D3
 173:Src/fsmc.c    ****   PD4   ------> FSMC_NOE
 174:Src/fsmc.c    ****   PD5   ------> FSMC_NWE
ARM GAS  C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s 			page 7


 175:Src/fsmc.c    ****   PD7   ------> FSMC_NE1
 176:Src/fsmc.c    ****   */
 177:Src/fsmc.c    **** 
 178:Src/fsmc.c    ****   HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 179:Src/fsmc.c    ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
 180:Src/fsmc.c    ****                           |GPIO_PIN_15);
 181:Src/fsmc.c    **** 
 182:Src/fsmc.c    ****   HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 183:Src/fsmc.c    ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 
 184:Src/fsmc.c    ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);
 185:Src/fsmc.c    **** 
 186:Src/fsmc.c    ****   /* USER CODE BEGIN FSMC_MspDeInit 1 */
 187:Src/fsmc.c    **** 
 188:Src/fsmc.c    ****   /* USER CODE END FSMC_MspDeInit 1 */
 189:Src/fsmc.c    **** }
 151              		.loc 1 189 1 view .LVU32
 152 0008 08BD     		pop	{r3, pc}
 153              	.L11:
 151:Src/fsmc.c    ****   /* Peripheral clock enable */
 154              		.loc 1 151 3 is_stmt 1 view .LVU33
 151:Src/fsmc.c    ****   /* Peripheral clock enable */
 155              		.loc 1 151 22 is_stmt 0 view .LVU34
 156 000a 094B     		ldr	r3, .L12
 157 000c 0122     		movs	r2, #1
 158 000e 1A60     		str	r2, [r3]
 153:Src/fsmc.c    ****   
 159              		.loc 1 153 3 is_stmt 1 view .LVU35
 160 0010 084A     		ldr	r2, .L12+4
 161 0012 5369     		ldr	r3, [r2, #20]
 162 0014 23F48073 		bic	r3, r3, #256
 163 0018 5361     		str	r3, [r2, #20]
 178:Src/fsmc.c    ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
 164              		.loc 1 178 3 view .LVU36
 165 001a 4FF68071 		movw	r1, #65408
 166 001e 0648     		ldr	r0, .L12+8
 167 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 168              	.LVL2:
 182:Src/fsmc.c    ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 
 169              		.loc 1 182 3 view .LVU37
 170 0024 4CF6B371 		movw	r1, #53171
 171 0028 0448     		ldr	r0, .L12+12
 172 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 173              	.LVL3:
 174 002e EBE7     		b	.L8
 175              	.L13:
 176              		.align	2
 177              	.L12:
 178 0030 00000000 		.word	.LANCHOR1
 179 0034 00100240 		.word	1073876992
 180 0038 00180140 		.word	1073813504
 181 003c 00140140 		.word	1073812480
 182              		.cfi_endproc
 183              	.LFE76:
 185              		.section	.text.MX_FSMC_Init,"ax",%progbits
 186              		.align	1
 187              		.global	MX_FSMC_Init
 188              		.syntax unified
ARM GAS  C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s 			page 8


 189              		.thumb
 190              		.thumb_func
 191              		.fpu softvfp
 193              	MX_FSMC_Init:
 194              	.LFB73:
  30:Src/fsmc.c    ****   FSMC_NORSRAM_TimingTypeDef Timing = {0};
 195              		.loc 1 30 1 view -0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 32
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199 0000 10B5     		push	{r4, lr}
 200              	.LCFI5:
 201              		.cfi_def_cfa_offset 8
 202              		.cfi_offset 4, -8
 203              		.cfi_offset 14, -4
 204 0002 88B0     		sub	sp, sp, #32
 205              	.LCFI6:
 206              		.cfi_def_cfa_offset 40
  31:Src/fsmc.c    **** 
 207              		.loc 1 31 3 view .LVU39
  31:Src/fsmc.c    **** 
 208              		.loc 1 31 30 is_stmt 0 view .LVU40
 209 0004 0022     		movs	r2, #0
 210 0006 0792     		str	r2, [sp, #28]
  35:Src/fsmc.c    ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 211              		.loc 1 35 3 is_stmt 1 view .LVU41
  35:Src/fsmc.c    ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 212              		.loc 1 35 19 is_stmt 0 view .LVU42
 213 0008 1648     		ldr	r0, .L18
 214 000a 4FF02043 		mov	r3, #-1610612736
 215 000e 0360     		str	r3, [r0]
  36:Src/fsmc.c    ****   /* hsram1.Init */
 216              		.loc 1 36 3 is_stmt 1 view .LVU43
  36:Src/fsmc.c    ****   /* hsram1.Init */
 217              		.loc 1 36 19 is_stmt 0 view .LVU44
 218 0010 03F58273 		add	r3, r3, #260
 219 0014 4360     		str	r3, [r0, #4]
  38:Src/fsmc.c    ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 220              		.loc 1 38 3 is_stmt 1 view .LVU45
  38:Src/fsmc.c    ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 221              		.loc 1 38 22 is_stmt 0 view .LVU46
 222 0016 8260     		str	r2, [r0, #8]
  39:Src/fsmc.c    ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 223              		.loc 1 39 3 is_stmt 1 view .LVU47
  39:Src/fsmc.c    ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 224              		.loc 1 39 30 is_stmt 0 view .LVU48
 225 0018 C260     		str	r2, [r0, #12]
  40:Src/fsmc.c    ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 226              		.loc 1 40 3 is_stmt 1 view .LVU49
  40:Src/fsmc.c    ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 227              		.loc 1 40 26 is_stmt 0 view .LVU50
 228 001a 0261     		str	r2, [r0, #16]
  41:Src/fsmc.c    ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 229              		.loc 1 41 3 is_stmt 1 view .LVU51
  41:Src/fsmc.c    ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 230              		.loc 1 41 31 is_stmt 0 view .LVU52
 231 001c 1021     		movs	r1, #16
ARM GAS  C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s 			page 9


 232 001e 4161     		str	r1, [r0, #20]
  42:Src/fsmc.c    ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 233              		.loc 1 42 3 is_stmt 1 view .LVU53
  42:Src/fsmc.c    ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 234              		.loc 1 42 31 is_stmt 0 view .LVU54
 235 0020 8261     		str	r2, [r0, #24]
  43:Src/fsmc.c    ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 236              		.loc 1 43 3 is_stmt 1 view .LVU55
  43:Src/fsmc.c    ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 237              		.loc 1 43 34 is_stmt 0 view .LVU56
 238 0022 C261     		str	r2, [r0, #28]
  44:Src/fsmc.c    ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 239              		.loc 1 44 3 is_stmt 1 view .LVU57
  44:Src/fsmc.c    ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 240              		.loc 1 44 24 is_stmt 0 view .LVU58
 241 0024 0262     		str	r2, [r0, #32]
  45:Src/fsmc.c    ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 242              		.loc 1 45 3 is_stmt 1 view .LVU59
  45:Src/fsmc.c    ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 243              		.loc 1 45 32 is_stmt 0 view .LVU60
 244 0026 4262     		str	r2, [r0, #36]
  46:Src/fsmc.c    ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 245              		.loc 1 46 3 is_stmt 1 view .LVU61
  46:Src/fsmc.c    ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 246              		.loc 1 46 30 is_stmt 0 view .LVU62
 247 0028 4FF48053 		mov	r3, #4096
 248 002c 8362     		str	r3, [r0, #40]
  47:Src/fsmc.c    ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 249              		.loc 1 47 3 is_stmt 1 view .LVU63
  47:Src/fsmc.c    ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 250              		.loc 1 47 26 is_stmt 0 view .LVU64
 251 002e C262     		str	r2, [r0, #44]
  48:Src/fsmc.c    ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 252              		.loc 1 48 3 is_stmt 1 view .LVU65
  48:Src/fsmc.c    ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 253              		.loc 1 48 28 is_stmt 0 view .LVU66
 254 0030 0263     		str	r2, [r0, #48]
  49:Src/fsmc.c    ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 255              		.loc 1 49 3 is_stmt 1 view .LVU67
  49:Src/fsmc.c    ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 256              		.loc 1 49 32 is_stmt 0 view .LVU68
 257 0032 4263     		str	r2, [r0, #52]
  50:Src/fsmc.c    ****   /* Timing */
 258              		.loc 1 50 3 is_stmt 1 view .LVU69
  50:Src/fsmc.c    ****   /* Timing */
 259              		.loc 1 50 26 is_stmt 0 view .LVU70
 260 0034 8263     		str	r2, [r0, #56]
  52:Src/fsmc.c    ****   Timing.AddressHoldTime = 15;
 261              		.loc 1 52 3 is_stmt 1 view .LVU71
  52:Src/fsmc.c    ****   Timing.AddressHoldTime = 15;
 262              		.loc 1 52 27 is_stmt 0 view .LVU72
 263 0036 0F23     		movs	r3, #15
 264 0038 0193     		str	r3, [sp, #4]
  53:Src/fsmc.c    ****   Timing.DataSetupTime = 255;
 265              		.loc 1 53 3 is_stmt 1 view .LVU73
  53:Src/fsmc.c    ****   Timing.DataSetupTime = 255;
 266              		.loc 1 53 26 is_stmt 0 view .LVU74
ARM GAS  C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s 			page 10


 267 003a 0293     		str	r3, [sp, #8]
  54:Src/fsmc.c    ****   Timing.BusTurnAroundDuration = 15;
 268              		.loc 1 54 3 is_stmt 1 view .LVU75
  54:Src/fsmc.c    ****   Timing.BusTurnAroundDuration = 15;
 269              		.loc 1 54 24 is_stmt 0 view .LVU76
 270 003c FF24     		movs	r4, #255
 271 003e 0394     		str	r4, [sp, #12]
  55:Src/fsmc.c    ****   Timing.CLKDivision = 16;
 272              		.loc 1 55 3 is_stmt 1 view .LVU77
  55:Src/fsmc.c    ****   Timing.CLKDivision = 16;
 273              		.loc 1 55 32 is_stmt 0 view .LVU78
 274 0040 0493     		str	r3, [sp, #16]
  56:Src/fsmc.c    ****   Timing.DataLatency = 17;
 275              		.loc 1 56 3 is_stmt 1 view .LVU79
  56:Src/fsmc.c    ****   Timing.DataLatency = 17;
 276              		.loc 1 56 22 is_stmt 0 view .LVU80
 277 0042 0591     		str	r1, [sp, #20]
  57:Src/fsmc.c    ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 278              		.loc 1 57 3 is_stmt 1 view .LVU81
  57:Src/fsmc.c    ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 279              		.loc 1 57 22 is_stmt 0 view .LVU82
 280 0044 1123     		movs	r3, #17
 281 0046 0693     		str	r3, [sp, #24]
  58:Src/fsmc.c    ****   /* ExtTiming */
 282              		.loc 1 58 3 is_stmt 1 view .LVU83
  61:Src/fsmc.c    ****   {
 283              		.loc 1 61 3 view .LVU84
  61:Src/fsmc.c    ****   {
 284              		.loc 1 61 7 is_stmt 0 view .LVU85
 285 0048 01A9     		add	r1, sp, #4
 286 004a FFF7FEFF 		bl	HAL_SRAM_Init
 287              	.LVL4:
  61:Src/fsmc.c    ****   {
 288              		.loc 1 61 6 view .LVU86
 289 004e 30B9     		cbnz	r0, .L17
 290              	.L15:
  69:Src/fsmc.c    **** 
 291              		.loc 1 69 3 is_stmt 1 view .LVU87
 292 0050 054A     		ldr	r2, .L18+4
 293 0052 D369     		ldr	r3, [r2, #28]
 294 0054 43F48063 		orr	r3, r3, #1024
 295 0058 D361     		str	r3, [r2, #28]
  71:Src/fsmc.c    **** 
 296              		.loc 1 71 1 is_stmt 0 view .LVU88
 297 005a 08B0     		add	sp, sp, #32
 298              	.LCFI7:
 299              		.cfi_remember_state
 300              		.cfi_def_cfa_offset 8
 301              		@ sp needed
 302 005c 10BD     		pop	{r4, pc}
 303              	.L17:
 304              	.LCFI8:
 305              		.cfi_restore_state
  63:Src/fsmc.c    ****   }
 306              		.loc 1 63 5 is_stmt 1 view .LVU89
 307 005e FFF7FEFF 		bl	Error_Handler
 308              	.LVL5:
ARM GAS  C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s 			page 11


 309 0062 F5E7     		b	.L15
 310              	.L19:
 311              		.align	2
 312              	.L18:
 313 0064 00000000 		.word	hsram1
 314 0068 00000140 		.word	1073807360
 315              		.cfi_endproc
 316              	.LFE73:
 318              		.section	.text.HAL_SRAM_MspInit,"ax",%progbits
 319              		.align	1
 320              		.global	HAL_SRAM_MspInit
 321              		.syntax unified
 322              		.thumb
 323              		.thumb_func
 324              		.fpu softvfp
 326              	HAL_SRAM_MspInit:
 327              	.LVL6:
 328              	.LFB75:
 132:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 329              		.loc 1 132 54 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 0
 332              		@ frame_needed = 0, uses_anonymous_args = 0
 132:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 333              		.loc 1 132 54 is_stmt 0 view .LVU91
 334 0000 08B5     		push	{r3, lr}
 335              	.LCFI9:
 336              		.cfi_def_cfa_offset 8
 337              		.cfi_offset 3, -8
 338              		.cfi_offset 14, -4
 136:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 339              		.loc 1 136 3 is_stmt 1 view .LVU92
 340 0002 FFF7FEFF 		bl	HAL_FSMC_MspInit
 341              	.LVL7:
 140:Src/fsmc.c    **** 
 342              		.loc 1 140 1 is_stmt 0 view .LVU93
 343 0006 08BD     		pop	{r3, pc}
 344              		.cfi_endproc
 345              	.LFE75:
 347              		.section	.text.HAL_SRAM_MspDeInit,"ax",%progbits
 348              		.align	1
 349              		.global	HAL_SRAM_MspDeInit
 350              		.syntax unified
 351              		.thumb
 352              		.thumb_func
 353              		.fpu softvfp
 355              	HAL_SRAM_MspDeInit:
 356              	.LVL8:
 357              	.LFB77:
 190:Src/fsmc.c    **** 
 191:Src/fsmc.c    **** void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 358              		.loc 1 191 56 is_stmt 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              		.loc 1 191 56 is_stmt 0 view .LVU95
 363 0000 08B5     		push	{r3, lr}
ARM GAS  C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s 			page 12


 364              	.LCFI10:
 365              		.cfi_def_cfa_offset 8
 366              		.cfi_offset 3, -8
 367              		.cfi_offset 14, -4
 192:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspDeInit 0 */
 193:Src/fsmc.c    **** 
 194:Src/fsmc.c    ****   /* USER CODE END SRAM_MspDeInit 0 */
 195:Src/fsmc.c    ****   HAL_FSMC_MspDeInit();
 368              		.loc 1 195 3 is_stmt 1 view .LVU96
 369 0002 FFF7FEFF 		bl	HAL_FSMC_MspDeInit
 370              	.LVL9:
 196:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspDeInit 1 */
 197:Src/fsmc.c    **** 
 198:Src/fsmc.c    ****   /* USER CODE END SRAM_MspDeInit 1 */
 199:Src/fsmc.c    **** }
 371              		.loc 1 199 1 is_stmt 0 view .LVU97
 372 0006 08BD     		pop	{r3, pc}
 373              		.cfi_endproc
 374              	.LFE77:
 376              		.comm	hsram1,68,4
 377              		.section	.bss.FSMC_DeInitialized,"aw",%nobits
 378              		.align	2
 379              		.set	.LANCHOR1,. + 0
 382              	FSMC_DeInitialized:
 383 0000 00000000 		.space	4
 384              		.section	.bss.FSMC_Initialized,"aw",%nobits
 385              		.align	2
 386              		.set	.LANCHOR0,. + 0
 389              	FSMC_Initialized:
 390 0000 00000000 		.space	4
 391              		.text
 392              	.Letext0:
 393              		.file 2 "D:\\MinGW\\include/stdint.h"
 394              		.file 3 "Drivers/CMSIS/Include/core_cm3.h"
 395              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 396              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 397              		.file 6 "D:\\MinGW\\include/stdio.h"
 398              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 399              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 400              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 401              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h"
 402              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h"
 403              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 404              		.file 13 "Inc/fsmc.h"
 405              		.file 14 "Inc/main.h"
ARM GAS  C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 fsmc.c
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:16     .text.HAL_FSMC_MspInit:00000000 $t
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:23     .text.HAL_FSMC_MspInit:00000000 HAL_FSMC_MspInit
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:119    .text.HAL_FSMC_MspInit:0000005c $d
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:127    .text.HAL_FSMC_MspDeInit:00000000 $t
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:133    .text.HAL_FSMC_MspDeInit:00000000 HAL_FSMC_MspDeInit
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:178    .text.HAL_FSMC_MspDeInit:00000030 $d
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:186    .text.MX_FSMC_Init:00000000 $t
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:193    .text.MX_FSMC_Init:00000000 MX_FSMC_Init
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:313    .text.MX_FSMC_Init:00000064 $d
                            *COM*:00000044 hsram1
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:319    .text.HAL_SRAM_MspInit:00000000 $t
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:326    .text.HAL_SRAM_MspInit:00000000 HAL_SRAM_MspInit
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:348    .text.HAL_SRAM_MspDeInit:00000000 $t
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:355    .text.HAL_SRAM_MspDeInit:00000000 HAL_SRAM_MspDeInit
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:378    .bss.FSMC_DeInitialized:00000000 $d
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:382    .bss.FSMC_DeInitialized:00000000 FSMC_DeInitialized
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:385    .bss.FSMC_Initialized:00000000 $d
C:\Users\xxy\AppData\Local\Temp\ccngbSTj.s:389    .bss.FSMC_Initialized:00000000 FSMC_Initialized

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_SRAM_Init
Error_Handler
