# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
@(R)->Clk_port(R)	0.214    -0.001/*        -0.214/*        DATA_PATH/DECODE/Imm/FF_4/Q_reg/RN    1
@(R)->Clk_port(R)	0.004    -0.000/*        -0.004/*        DATA_PATH/FETCH/IR/FF_31/Q_reg/D    1
@(R)->Clk_port(R)	0.214    0.001/*         -0.214/*        DATA_PATH/DECODE/Imm/FF_7/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.001/*         -0.214/*        DATA_PATH/DECODE/Imm/FF_10/Q_reg/RN    1
@(R)->Clk_port(R)	0.211    0.001/*         -0.211/*        DATA_PATH/FETCH/IR/FF_9/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.002/*         -0.214/*        DATA_PATH/DECODE/Imm/FF_9/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.004/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_14/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.004/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_10/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.004/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_2/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.005/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_4/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.005/*         -0.214/*        DATA_PATH/MEMORY/IR4/FF_9/Q_reg/RN    1
@(R)->Clk_port(R)	0.211    0.005/*         -0.211/*        DATA_PATH/EXECUTE/B_outregister/FF_1/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.005/*         -0.214/*        DATA_PATH/MEMORY/IR4/FF_8/Q_reg/RN    1
@(R)->Clk_port(R)	0.210    0.005/*         -0.210/*        DATA_PATH/EXECUTE/B_outregister/FF_5/Q_reg/RN    1
@(R)->Clk_port(R)	0.211    0.006/*         -0.211/*        DATA_PATH/DECODE/IR2/FF_9/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.006/*         -0.214/*        DATA_PATH/DECODE/Imm/FF_8/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.006/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_9/Q_reg/RN    1
@(R)->Clk_port(R)	0.210    0.006/*         -0.210/*        DATA_PATH/EXECUTE/IR3/FF_9/Q_reg/RN    1
@(R)->Clk_port(R)	0.210    0.006/*         -0.210/*        DATA_PATH/MEMORY/IR4/FF_7/Q_reg/RN    1
@(R)->Clk_port(R)	0.211    0.007/*         -0.211/*        DATA_PATH/EXECUTE/IR3/FF_7/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.007/*         -0.214/*        DATA_PATH/DECODE/Imm/FF_6/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.008/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_6/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.009/*         -0.214/*        DATA_PATH/DECODE/Imm/FF_1/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.009/*         -0.214/*        DATA_PATH/DECODE/Imm/FF_12/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.009/*         -0.214/*        DATA_PATH/DECODE/Imm/FF_11/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.010/*         -0.214/*        DATA_PATH/DECODE/Imm/FF_3/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.011/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_11/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.011/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_3/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.011/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_7/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.011/*         -0.215/*        DATA_PATH/EXECUTE/B_outregister/FF_8/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.012/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_12/Q_reg/RN    1
@(R)->Clk_port(R)	0.005    0.012/*         -0.005/*        DATA_PATH/FETCH/IR/FF_21/Q_reg/D    1
@(R)->Clk_port(R)	0.214    0.013/*         -0.214/*        DATA_PATH/DECODE/Imm/FF_14/Q_reg/RN    1
@(R)->Clk_port(R)	0.005    0.013/*         -0.005/*        DATA_PATH/FETCH/IR/FF_2/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.013/*         -0.005/*        DATA_PATH/FETCH/IR/FF_1/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.013/*         -0.005/*        DATA_PATH/FETCH/IR/FF_3/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.013/*         -0.005/*        DATA_PATH/FETCH/IR/FF_5/Q_reg/D    1
@(R)->Clk_port(R)	0.214    0.013/*         -0.214/*        DATA_PATH/DECODE/Imm/FF_5/Q_reg/RN    1
@(R)->Clk_port(R)	0.005    0.014/*         -0.005/*        DATA_PATH/FETCH/IR/FF_0/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.014/*         -0.005/*        DATA_PATH/FETCH/IR/FF_20/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.014/*         -0.005/*        DATA_PATH/FETCH/IR/FF_13/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.014/*         -0.005/*        DATA_PATH/FETCH/IR/FF_14/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.014/*         -0.005/*        DATA_PATH/FETCH/IR/FF_4/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.014/*         -0.005/*        DATA_PATH/FETCH/IR/FF_25/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.014/*         -0.005/*        DATA_PATH/FETCH/IR/FF_15/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.014/*         -0.005/*        DATA_PATH/FETCH/IR/FF_16/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.014/*         -0.005/*        DATA_PATH/FETCH/IR/FF_19/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.015/*         -0.005/*        DATA_PATH/FETCH/IR/FF_17/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.015/*         -0.005/*        DATA_PATH/FETCH/IR/FF_23/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.015/*         -0.005/*        DATA_PATH/FETCH/IR/FF_6/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.015/*         -0.005/*        DATA_PATH/FETCH/IR/FF_22/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.015/*         -0.005/*        DATA_PATH/FETCH/IR/FF_11/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.015/*         -0.005/*        DATA_PATH/FETCH/IR/FF_9/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.015/*         -0.005/*        DATA_PATH/FETCH/IR/FF_8/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.015/*         -0.005/*        DATA_PATH/FETCH/IR/FF_26/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.015/*         -0.005/*        DATA_PATH/FETCH/IR/FF_18/Q_reg/D    1
@(R)->Clk_port(R)	0.214    0.015/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_15/Q_reg/RN    1
@(R)->Clk_port(R)	0.005    0.015/*         -0.005/*        DATA_PATH/FETCH/IR/FF_28/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.015/*         -0.005/*        DATA_PATH/FETCH/IR/FF_29/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.015/*         -0.005/*        DATA_PATH/FETCH/IR/FF_24/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.015/*         -0.005/*        DATA_PATH/FETCH/IR/FF_12/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.015/*         -0.005/*        DATA_PATH/FETCH/IR/FF_7/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.015/*         -0.005/*        DATA_PATH/FETCH/IR/FF_10/Q_reg/D    1
@(R)->Clk_port(R)	0.005    0.016/*         -0.005/*        DATA_PATH/FETCH/IR/FF_30/Q_reg/D    1
@(R)->Clk_port(R)	0.214    0.016/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_13/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.016/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_16/Q_reg/RN    1
@(R)->Clk_port(R)	0.005    0.016/*         -0.005/*        DATA_PATH/FETCH/IR/FF_27/Q_reg/D    1
@(R)->Clk_port(R)	0.214    0.016/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_18/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.016/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_31/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.016/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_29/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.016/*         -0.215/*        DATA_PATH/EXECUTE/COND/Q_reg/RN    1
@(R)->Clk_port(R)	0.210    0.017/*         -0.210/*        DATA_PATH/FETCH/IR/FF_17/Q_reg/RN    1
@(R)->Clk_port(R)	0.211    0.018/*         -0.211/*        DATA_PATH/FETCH/IR/FF_15/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.018/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_30/Q_reg/RN    1
@(R)->Clk_port(R)	0.211    0.018/*         -0.211/*        DATA_PATH/FETCH/IR/FF_16/Q_reg/RN    1
@(R)->Clk_port(R)	0.176    0.018/*         -0.176/*        DATA_PATH/DECODE/IR2/FF_7/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.019/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_28/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.019/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_25/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.019/*         -0.214/*        DATA_PATH/EXECUTE/B_outregister/FF_23/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.019/*         -0.215/*        DATA_PATH/EXECUTE/B_outregister/FF_19/Q_reg/RN    1
@(R)->Clk_port(R)	0.191    0.019/*         -0.191/*        DATA_PATH/DECODE/IR2/FF_8/Q_reg/RN    1
@(R)->Clk_port(R)	0.211    0.020/*         -0.211/*        DATA_PATH/EXECUTE/B_outregister/FF_17/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.023/*         -0.205/*        DATA_PATH/DECODE/Imm/FF_13/Q_reg/RN    1
@(R)->Clk_port(R)	0.191    0.023/*         -0.191/*        DATA_PATH/EXECUTE/IR3/FF_8/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.025/*         -0.205/*        DATA_PATH/DECODE/Imm/FF_29/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.026/*         -0.205/*        DATA_PATH/DECODE/Imm/FF_15/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.026/*         -0.205/*        DATA_PATH/DECODE/Imm/FF_31/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.026/*         -0.205/*        DATA_PATH/DECODE/Imm/FF_18/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.027/*         -0.205/*        DATA_PATH/DECODE/Imm/FF_16/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.028/*         -0.205/*        DATA_PATH/DECODE/Imm/FF_19/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.028/*         -0.205/*        DATA_PATH/DECODE/Imm/FF_17/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.028/*         -0.205/*        DATA_PATH/DECODE/Imm/FF_23/Q_reg/RN    1
@(R)->Clk_port(R)	0.206    0.028/*         -0.206/*        DATA_PATH/DECODE/Imm/FF_30/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.028/*         -0.205/*        DATA_PATH/DECODE/Imm/FF_28/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.028/*         -0.205/*        DATA_PATH/DECODE/Imm/FF_26/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.029/*         -0.205/*        DATA_PATH/DECODE/Imm/FF_25/Q_reg/RN    1
@(R)->Clk_port(R)	0.206    0.029/*         -0.206/*        DATA_PATH/DECODE/Imm/FF_24/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.029/*         -0.205/*        DATA_PATH/DECODE/Imm/FF_20/Q_reg/RN    1
@(R)->Clk_port(R)	0.301    0.038/*         -0.301/*        CONTROL_UNIT/aluOpcode1_reg[0]/RN    1
@(R)->Clk_port(R)	0.301    0.038/*         -0.301/*        CONTROL_UNIT/cw1_reg[8]/RN    1
@(R)->Clk_port(R)	0.301    0.038/*         -0.301/*        CONTROL_UNIT/aluOpcode1_reg[2]/RN    1
@(R)->Clk_port(R)	0.301    0.039/*         -0.301/*        CONTROL_UNIT/cw1_reg[6]/RN    1
@(R)->Clk_port(R)	0.301    0.039/*         -0.301/*        CONTROL_UNIT/cw2_reg[1]/RN    1
@(R)->Clk_port(R)	0.301    0.039/*         -0.301/*        CONTROL_UNIT/cw1_reg[3]/RN    1
@(R)->Clk_port(R)	0.301    0.039/*         -0.301/*        CONTROL_UNIT/cw1_reg[7]/RN    1
@(R)->Clk_port(R)	0.301    0.039/*         -0.301/*        CONTROL_UNIT/cw3_reg[0]/RN    1
@(R)->Clk_port(R)	0.301    0.039/*         -0.301/*        CONTROL_UNIT/cw2_reg[0]/RN    1
@(R)->Clk_port(R)	0.301    0.039/*         -0.301/*        CONTROL_UNIT/cw2_reg[3]/RN    1
@(R)->Clk_port(R)	0.301    0.039/*         -0.301/*        CONTROL_UNIT/cw1_reg[9]/RN    1
@(R)->Clk_port(R)	0.301    0.039/*         -0.301/*        CONTROL_UNIT/cw3_reg[1]/RN    1
@(R)->Clk_port(R)	0.301    0.039/*         -0.301/*        CONTROL_UNIT/cw1_reg[0]/RN    1
@(R)->Clk_port(R)	0.301    0.039/*         -0.301/*        CONTROL_UNIT/cw1_reg[1]/RN    1
@(R)->Clk_port(R)	0.301    0.040/*         -0.301/*        CONTROL_UNIT/cw2_reg[5]/RN    1
@(R)->Clk_port(R)	0.301    0.040/*         -0.301/*        CONTROL_UNIT/cw1_reg[5]/RN    1
@(R)->Clk_port(R)	0.301    0.040/*         -0.301/*        CONTROL_UNIT/cw2_reg[4]/RN    1
Clk_port(R)->Clk_port(R)	0.006    0.063/*         -0.006/*        CONTROL_UNIT/cw2_reg[4]/D    1
Clk_port(R)->Clk_port(R)	0.203    0.072/*         -0.203/*        DATA_PATH/EXECUTE/ALUoutput/FF_11/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.203    0.072/*         -0.203/*        DATA_PATH/EXECUTE/ALUoutput/FF_5/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.203    0.072/*         -0.203/*        DATA_PATH/EXECUTE/ALUoutput/FF_6/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.204    0.072/*         -0.204/*        DATA_PATH/EXECUTE/ALUoutput/FF_8/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.204    0.072/*         -0.204/*        DATA_PATH/EXECUTE/ALUoutput/FF_0/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.002    */0.074         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.074         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.074         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[29][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.075         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.076         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.076         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.076         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.076         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.076         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][27]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_8/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_15/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.076         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[20][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.076         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[22][20]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_9/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_27/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_18/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_4/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_27/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_18/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_20/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.076         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[18][24]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_5/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_8/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_25/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_15/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_16/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_26/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.076         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.076         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[26][13]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_10/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_14/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_14/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_29/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_22/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_30/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_3/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_11/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_5/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_28/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_25/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_24/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_23/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_6/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_6/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_16/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_7/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_20/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_31/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_2/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_0/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_9/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_12/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_19/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_30/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.076         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][30]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_23/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_12/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_11/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_7/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_2/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_28/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_29/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_26/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_17/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_21/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_22/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_21/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.076         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[23][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.076         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[30][30]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_10/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_3/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_31/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.076         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[16][3]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_4/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_1/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_17/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.076         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[21][14]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_13/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.076         */-0.003        DATA_PATH/DECODE/Imm/FF_0/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.077         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[24][30]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.077         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_19/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.077         */-0.003        DATA_PATH/DECODE/Imm/FF_1/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.077         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_13/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.077         */-0.003        DATA_PATH/EXECUTE/ALUoutput/FF_24/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.079         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_11/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.079         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_8/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.079         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_17/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.079         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_27/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.079         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_15/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.080         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_14/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.080         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_19/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.080         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_10/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.080         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_2/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.080         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_30/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.080         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_7/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.080         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_1/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.080         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_29/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.080         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_16/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.080         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_4/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.080         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_0/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.080         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_26/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.080         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_12/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.080         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_31/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.080         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_3/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.080         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_9/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/EXECUTE/IR3/FF_9/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/MEMORY/IR4/FF_0/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/EXECUTE/IR3/FF_28/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/EXECUTE/IR3/FF_26/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/EXECUTE/IR3/FF_10/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        CONTROL_UNIT/cw3_reg[1]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/MEMORY/IR4/FF_22/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        CONTROL_UNIT/cw2_reg[5]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/MEMORY/IR4/FF_26/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/EXECUTE/IR3/FF_0/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/MEMORY/IR4/FF_1/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/MEMORY/IR4/FF_30/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/MEMORY/IR4/FF_19/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        CONTROL_UNIT/cw2_reg[0]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/EXECUTE/IR3/FF_6/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/EXECUTE/IR3/FF_2/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/DECODE/NPC2/FF_15/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/DECODE/NPC2/FF_13/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/DECODE/NPC2/FF_11/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/DECODE/NPC2/FF_6/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/EXECUTE/IR3/FF_22/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/EXECUTE/IR3/FF_18/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.081         */-0.003        DATA_PATH/EXECUTE/IR3/FF_27/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_9/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_6/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_16/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_15/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_18/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_13/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_17/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_22/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_10/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_3/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_30/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_23/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_20/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_11/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_8/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_28/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_5/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_31/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_22/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_17/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_14/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_20/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_29/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        CONTROL_UNIT/cw2_reg[3]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_31/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_2/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_24/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_13/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_5/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_4/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_29/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_17/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_7/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        CONTROL_UNIT/cw2_reg[1]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_25/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_8/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_1/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_16/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_10/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_16/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_14/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        CONTROL_UNIT/cw3_reg[0]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_21/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_18/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_19/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_8/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_3/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_31/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_25/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_2/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_24/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_19/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_14/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_5/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_21/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_30/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_4/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_1/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_24/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_20/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_27/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_0/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_12/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/MEMORY/IR4/FF_23/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/EXECUTE/IR3/FF_4/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.082         */-0.003        DATA_PATH/DECODE/NPC2/FF_7/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.083         */-0.003        DATA_PATH/MEMORY/IR4/FF_29/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.083         */-0.003        DATA_PATH/EXECUTE/IR3/FF_11/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.083         */-0.003        DATA_PATH/MEMORY/IR4/FF_15/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.083         */-0.003        DATA_PATH/DECODE/NPC2/FF_21/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.083         */-0.003        DATA_PATH/MEMORY/IR4/FF_12/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.083         */-0.003        DATA_PATH/DECODE/NPC2/FF_9/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.083         */-0.003        DATA_PATH/DECODE/NPC2/FF_27/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.083         */-0.003        DATA_PATH/DECODE/NPC2/FF_23/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.083         */-0.003        DATA_PATH/DECODE/NPC2/FF_28/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.083         */-0.003        DATA_PATH/DECODE/NPC2/FF_26/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.084         */-0.003        DATA_PATH/DECODE/NPC2/FF_25/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][15]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.086         */-0.003        DATA_PATH/DECODE/IR2/FF_9/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.086         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][10]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.087         */-0.003        DATA_PATH/DECODE/IR2/FF_8/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/IR2/FF_7/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][7]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.087         */-0.003        DATA_PATH/DECODE/IR2/FF_6/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[27][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.087         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[31][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[17][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][12]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][0]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.088         */-0.003        DATA_PATH/DECODE/IR2/FF_4/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][16]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][30]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[28][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][17]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][3]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][9]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[10][13]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][28]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][20]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][8]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][1]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][19]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][10]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][29]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[19][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.088         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][1]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.089         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_26/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][18]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[8][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][4]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][14]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.089         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_29/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][15]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][31]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.089         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_27/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[14][22]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[9][31]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][0]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][7]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][5]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][24]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[1][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[5][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][26]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[7][23]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][2]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][11]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.089         */-0.003        DATA_PATH/DECODE/IR2/FF_12/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[6][6]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[11][11]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[25][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][25]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[3][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[12][21]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.089         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.090         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][14]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.090         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[4][29]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.090         */-0.003        DATA_PATH/DECODE/IR2/FF_13/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.090         */-0.003        DATA_PATH/DECODE/IR2/FF_11/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.090         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[13][17]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.090         */-0.003        DATA_PATH/DECODE/IR2/FF_14/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.090         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[0][27]/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.090         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[2][27]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.090         */-0.003        DATA_PATH/EXECUTE/IR3/FF_7/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.002    */0.091         */-0.002        DATA_PATH/DECODE/RF/REGISTERS_reg[15][27]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.091         */-0.003        DATA_PATH/DECODE/IR2/FF_20/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.091         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_23/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.091         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_28/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.092         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_22/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.092         */-0.003        DATA_PATH/DECODE/IR2/FF_25/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.094         */-0.003        DATA_PATH/DECODE/IR2/FF_27/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.094         */-0.003        DATA_PATH/DECODE/IR2/FF_26/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.094         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_17/Q_reg/D    1
@(R)->Clk_port(R)	0.244    0.095/*         -0.244/*        CONTROL_UNIT/aluOpcode1_reg[1]/SN    1
@(R)->Clk_port(R)	0.244    0.095/*         -0.244/*        CONTROL_UNIT/aluOpcode1_reg[3]/SN    1
Clk_port(R)->Clk_port(R)	0.003    */0.095         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_18/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.095         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_21/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.096         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_16/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.096         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_20/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.097         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_13/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.097         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_12/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.098         */-0.003        DATA_PATH/DECODE/IR2/FF_19/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.098         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_19/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.099         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_23/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.099         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_10/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.099         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_2/Q_reg/D    1
@(R)->Clk_port(R)	0.200    0.099/*         -0.200/*        DATA_PATH/DECODE/Imm/FF_21/Q_reg/RN    1
@(R)->Clk_port(R)	0.200    0.099/*         -0.200/*        DATA_PATH/DECODE/Imm/FF_22/Q_reg/RN    1
@(R)->Clk_port(R)	0.200    0.099/*         -0.200/*        DATA_PATH/DECODE/Imm/FF_27/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.099         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_3/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.100         */-0.003        DATA_PATH/DECODE/IR2/FF_0/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.100         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_20/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.100         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_8/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.100         */-0.003        DATA_PATH/DECODE/IR2/FF_2/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.100         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_21/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.100         */-0.003        DATA_PATH/DECODE/IR2/FF_23/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.100         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_13/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.100         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_25/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.100         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_5/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.100         */-0.003        DATA_PATH/DECODE/IR2/FF_17/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.101         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_28/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.101         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_6/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.101         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_9/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.101         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_18/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.101         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_11/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.101         */-0.003        DATA_PATH/DECODE/NPC2/FF_12/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.101         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_6/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.101         */-0.003        DATA_PATH/EXECUTE/B_outregister/FF_24/Q_reg/D    1
@(R)->Clk_port(R)	0.200    0.102/*         -0.200/*        DATA_PATH/EXECUTE/B_outregister/FF_27/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.102         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_14/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.102         */-0.003        DATA_PATH/DECODE/NPC2/FF_3/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.102         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_5/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.102         */-0.003        DATA_PATH/DECODE/IR2/FF_24/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.102         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_1/Q_reg/D    1
@(R)->Clk_port(R)	0.201    0.102/*         -0.201/*        DATA_PATH/EXECUTE/B_outregister/FF_20/Q_reg/RN    1
@(R)->Clk_port(R)	0.201    0.102/*         -0.201/*        DATA_PATH/EXECUTE/B_outregister/FF_21/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.103         */-0.003        DATA_PATH/DECODE/IR2/FF_18/Q_reg/D    1
@(R)->Clk_port(R)	0.201    0.104/*         -0.201/*        DATA_PATH/EXECUTE/B_outregister/FF_26/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.104         */-0.003        DATA_PATH/DECODE/IR2/FF_30/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.007    0.104/*         -0.007/*        DATA_PATH/EXECUTE/COND/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.104         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_4/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.105         */-0.003        DATA_PATH/DECODE/IR2/FF_28/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.105         */-0.003        DATA_PATH/DECODE/IR2/FF_22/Q_reg/D    1
@(R)->Clk_port(R)	0.201    0.105/*         -0.201/*        DATA_PATH/EXECUTE/B_outregister/FF_24/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.107         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_7/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.107         */-0.003        DATA_PATH/DECODE/IR2/FF_10/Q_reg/D    1
@(R)->Clk_port(R)	0.202    0.109/*         -0.202/*        DATA_PATH/EXECUTE/B_outregister/FF_22/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.110         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_25/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.111         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_24/Q_reg/D    1
@(R)->Clk_port(R)	0.203    0.113/*         -0.203/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_8/Q_reg/RN    1
@(R)->Clk_port(R)	0.203    0.113/*         -0.203/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_6/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.008    0.114/*         -0.008/*        DATA_PATH/FETCH/NPC/FF_0/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.114         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_30/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.115         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_31/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.118         */-0.003        DATA_PATH/FETCH/PC/FF_30/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.118         */-0.003        DATA_PATH/FETCH/PC/FF_26/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.118         */-0.003        DATA_PATH/FETCH/PC/FF_25/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.118         */-0.003        DATA_PATH/FETCH/PC/FF_27/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.119         */-0.003        DATA_PATH/FETCH/PC/FF_29/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.119         */-0.003        DATA_PATH/FETCH/PC/FF_24/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.119         */-0.003        DATA_PATH/DECODE/IR2/FF_31/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.121         */-0.003        DATA_PATH/FETCH/PC/FF_23/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.122         */-0.003        DATA_PATH/FETCH/PC/FF_22/Q_reg/D    1
@(R)->Clk_port(R)	0.204    0.122/*         -0.204/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_0/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.122/*         -0.204/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_5/Q_reg/RN    1
@(R)->Clk_port(R)	0.219    0.122/*         -0.219/*        CONTROL_UNIT/cw1_reg[4]/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.123         */-0.003        DATA_PATH/FETCH/PC/FF_28/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.124         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_15/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.124         */-0.003        DATA_PATH/DECODE/IR2/FF_16/Q_reg/D    1
@(R)->Clk_port(R)	0.204    0.124/*         -0.204/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_4/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.124         */-0.003        DATA_PATH/DECODE/IR2/FF_1/Q_reg/D    1
@(R)->Clk_port(R)	0.204    0.124/*         -0.204/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_11/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.125/*         -0.204/*        DATA_PATH/EXECUTE/ALUoutput/FF_4/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	-0.025   */0.126         */0.025         CONTROL_UNIT/cw1_reg[4]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.126         */-0.003        DATA_PATH/DECODE/IR2/FF_5/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.126         */-0.003        DATA_PATH/FETCH/PC/FF_21/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.127         */-0.003        DATA_PATH/FETCH/PC/FF_20/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.127         */-0.003        DATA_PATH/FETCH/PC/FF_17/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.127         */-0.003        DATA_PATH/FETCH/PC/FF_18/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.128         */-0.003        DATA_PATH/DECODE/IR2/FF_29/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.128         */-0.003        DATA_PATH/FETCH/PC/FF_16/Q_reg/D    1
@(R)->Clk_port(R)	0.204    0.129/*         -0.204/*        DATA_PATH/DECODE/NPC2/FF_9/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.129/*         -0.204/*        DATA_PATH/DECODE/NPC2/FF_5/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.129/*         -0.204/*        DATA_PATH/EXECUTE/ALUoutput/FF_7/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.012    0.129/*         -0.012/*        DATA_PATH/FETCH/NPC/FF_8/Q_reg/D    1
@(R)->Clk_port(R)	0.204    0.130/*         -0.204/*        DATA_PATH/DECODE/NPC2/FF_10/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.130/*         -0.205/*        DATA_PATH/EXECUTE/ALUoutput/FF_9/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.130         */-0.003        DATA_PATH/FETCH/PC/FF_19/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.130         */-0.003        DATA_PATH/FETCH/PC/FF_15/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.012    0.130/*         -0.012/*        DATA_PATH/FETCH/NPC/FF_10/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.130         */-0.003        DATA_PATH/FETCH/PC/FF_13/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.130         */-0.003        DATA_PATH/MEMORY/ALU_OUT2r/FF_0/Q_reg/D    1
@(R)->Clk_port(R)	0.204    0.130/*         -0.204/*        DATA_PATH/DECODE/NPC2/FF_8/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.130/*         -0.204/*        DATA_PATH/FETCH/NPC/FF_11/Q_reg/RN    1
@(R)->Clk_port(R)	0.202    0.130/*         -0.202/*        DATA_PATH/DECODE/NPC2/FF_11/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.130         */-0.003        DATA_PATH/DECODE/IR2/FF_21/Q_reg/D    1
@(R)->Clk_port(R)	0.204    0.131/*         -0.204/*        DATA_PATH/DECODE/NPC2/FF_7/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.131/*         -0.204/*        DATA_PATH/DECODE/NPC2/FF_0/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.131/*         -0.204/*        DATA_PATH/DECODE/NPC2/FF_6/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.131/*         -0.204/*        DATA_PATH/FETCH/NPC/FF_5/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.131/*         -0.204/*        DATA_PATH/FETCH/NPC/FF_9/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.131/*         -0.204/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_7/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.131/*         -0.204/*        DATA_PATH/FETCH/NPC/FF_7/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.131         */-0.003        DATA_PATH/FETCH/PC/FF_12/Q_reg/D    1
@(R)->Clk_port(R)	0.204    0.131/*         -0.204/*        DATA_PATH/FETCH/NPC/FF_6/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.131/*         -0.205/*        DATA_PATH/FETCH/NPC/FF_10/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.131/*         -0.204/*        DATA_PATH/FETCH/NPC/FF_8/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.131/*         -0.204/*        DATA_PATH/FETCH/PC/FF_9/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.131         */-0.003        DATA_PATH/DECODE/IR2/FF_3/Q_reg/D    1
@(R)->Clk_port(R)	0.204    0.131/*         -0.204/*        DATA_PATH/FETCH/PC/FF_7/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.131/*         -0.204/*        DATA_PATH/FETCH/NPC/FF_0/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.131/*         -0.204/*        DATA_PATH/FETCH/PC/FF_8/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.131/*         -0.204/*        DATA_PATH/FETCH/PC/FF_6/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.131/*         -0.204/*        DATA_PATH/FETCH/PC/FF_5/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.132/*         -0.204/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_14/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.012    0.133/*         -0.012/*        DATA_PATH/FETCH/NPC/FF_2/Q_reg/D    1
@(R)->Clk_port(R)	0.204    0.133/*         -0.204/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_10/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.011    0.134/*         -0.011/*        DATA_PATH/FETCH/NPC/FF_7/Q_reg/D    1
@(R)->Clk_port(R)	0.204    0.134/*         -0.204/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_9/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.215    0.134/*         -0.215/*        DATA_PATH/DECODE/Imm/FF_0/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.134/*         -0.204/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_1/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.134         */-0.003        DATA_PATH/FETCH/PC/FF_10/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.135         */-0.003        DATA_PATH/FETCH/PC/FF_31/Q_reg/D    1
@(R)->Clk_port(R)	0.204    0.135/*         -0.204/*        DATA_PATH/EXECUTE/ALUoutput/FF_14/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.135/*         -0.204/*        DATA_PATH/EXECUTE/ALUoutput/FF_1/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.135/*         -0.204/*        DATA_PATH/EXECUTE/ALUoutput/FF_10/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.135/*         -0.204/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_2/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.135/*         -0.205/*        DATA_PATH/DECODE/NPC2/FF_4/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.136/*         -0.204/*        DATA_PATH/DECODE/NPC2/FF_2/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.136/*         -0.204/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_12/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.136/*         -0.204/*        DATA_PATH/DECODE/NPC2/FF_3/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.136/*         -0.204/*        DATA_PATH/DECODE/NPC2/FF_14/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.136/*         -0.204/*        DATA_PATH/EXECUTE/ALUoutput/FF_2/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.136/*         -0.204/*        DATA_PATH/FETCH/NPC/FF_4/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.136/*         -0.204/*        DATA_PATH/FETCH/NPC/FF_12/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.136/*         -0.204/*        DATA_PATH/EXECUTE/ALUoutput/FF_3/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.136/*         -0.204/*        DATA_PATH/FETCH/NPC/FF_3/Q_reg/RN    1
@(R)->Clk_port(R)	0.205    0.136/*         -0.205/*        DATA_PATH/DECODE/NPC2/FF_12/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.137/*         -0.204/*        DATA_PATH/FETCH/NPC/FF_2/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.137/*         -0.204/*        DATA_PATH/FETCH/NPC/FF_1/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.012    0.137/*         -0.012/*        DATA_PATH/FETCH/NPC/FF_9/Q_reg/D    1
@(R)->Clk_port(R)	0.204    0.137/*         -0.204/*        DATA_PATH/EXECUTE/ALUoutput/FF_12/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.137/*         -0.204/*        DATA_PATH/DECODE/NPC2/FF_1/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.137/*         -0.204/*        DATA_PATH/FETCH/NPC/FF_14/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.137/*         -0.204/*        DATA_PATH/EXECUTE/ALUoutput/FF_13/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.137/*         -0.204/*        DATA_PATH/DECODE/NPC2/FF_13/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.137         */-0.003        DATA_PATH/FETCH/PC/FF_3/Q_reg/D    1
@(R)->Clk_port(R)	0.204    0.137/*         -0.204/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_3/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.012    0.137/*         -0.012/*        DATA_PATH/FETCH/NPC/FF_12/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.137         */-0.003        DATA_PATH/FETCH/PC/FF_14/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.137         */-0.003        DATA_PATH/FETCH/PC/FF_8/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.138         */-0.003        DATA_PATH/FETCH/PC/FF_11/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.138         */-0.003        DATA_PATH/FETCH/PC/FF_2/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.139         */-0.003        DATA_PATH/FETCH/PC/FF_6/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.140         */-0.003        DATA_PATH/FETCH/PC/FF_9/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.010    0.140/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[17]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.140/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[2]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.140         */-0.003        DATA_PATH/FETCH/PC/FF_1/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.141         */-0.003        DATA_PATH/FETCH/PC/FF_5/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.010    0.141/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[20]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.141/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[5]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.141/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[28]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.141/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[11]/D    1
Clk_port(R)->Clk_port(R)	0.012    0.142/*         -0.012/*        DATA_PATH/FETCH/NPC/FF_11/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.010    0.142/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[19]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.142/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[6]/D    1
Clk_port(R)->Clk_port(R)	0.011    0.142/*         -0.011/*        DATA_PATH/FETCH/NPC/FF_21/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.010    0.143/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[1]/D    1
Clk_port(R)->Clk_port(R)	0.011    0.143/*         -0.011/*        DATA_PATH/DECODE/RF/OUT2_reg[8]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.143/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[7]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.143/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[21]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.143/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[4]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.143/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[3]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.143/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[12]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.143/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[15]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.143/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[14]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.143/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[9]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.143/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[24]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.143/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[10]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.143         */-0.003        DATA_PATH/FETCH/PC/FF_7/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.010    0.144/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[25]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.144/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[27]/D    1
@(R)->Clk_port(R)	0.215    0.144/*         -0.215/*        DATA_PATH/FETCH/IR/FF_8/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.010    0.144/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[23]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.144/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[7]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.144/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[18]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.144/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[0]/D    1
@(R)->Clk_port(R)	0.216    0.144/*         -0.216/*        DATA_PATH/FETCH/IR/FF_7/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.010    0.144/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[10]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.145/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[5]/D    1
@(R)->Clk_port(R)	0.216    0.145/*         -0.216/*        DATA_PATH/FETCH/IR/FF_10/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.145         */-0.003        DATA_PATH/FETCH/PC/FF_4/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.010    0.145/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[9]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.145/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[26]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.145/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[13]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.145/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[12]/D    1
Clk_port(R)->Clk_port(R)	0.011    0.145/*         -0.011/*        DATA_PATH/FETCH/NPC/FF_23/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.010    0.146/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[1]/D    1
Clk_port(R)->Clk_port(R)	0.011    0.146/*         -0.011/*        DATA_PATH/DECODE/RF/OUT1_reg[14]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.146/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[4]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.146/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[16]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.146/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[29]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.147/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[30]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.147/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[6]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.147/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[8]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.147/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[11]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.147         */-0.003        CONTROL_UNIT/aluOpcode1_reg[3]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.147/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[22]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.147/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[0]/D    1
Clk_port(R)->Clk_port(R)	0.012    0.147/*         -0.012/*        DATA_PATH/FETCH/NPC/FF_22/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.012    0.147/*         -0.012/*        DATA_PATH/FETCH/NPC/FF_26/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.147         */-0.003        DATA_PATH/FETCH/NPC/FF_3/Q_reg/D    1
@(R)->Clk_port(R)	0.216    0.148/*         -0.216/*        DATA_PATH/FETCH/IR/FF_4/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.148         */-0.003        CONTROL_UNIT/cw1_reg[5]/D    1
Clk_port(R)->Clk_port(R)	0.011    0.149/*         -0.011/*        DATA_PATH/FETCH/NPC/FF_20/Q_reg/D    1
@(R)->Clk_port(R)	0.216    0.149/*         -0.216/*        DATA_PATH/EXECUTE/B_outregister/FF_0/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.012    0.150/*         -0.012/*        DATA_PATH/FETCH/NPC/FF_28/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.011    0.150/*         -0.011/*        DATA_PATH/FETCH/NPC/FF_25/Q_reg/D    1
@(R)->Clk_port(R)	0.216    0.150/*         -0.216/*        DATA_PATH/FETCH/IR/FF_6/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.151/*         -0.215/*        DATA_PATH/EXECUTE/IR3/FF_10/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.011    0.151/*         -0.011/*        DATA_PATH/FETCH/NPC/FF_24/Q_reg/D    1
@(R)->Clk_port(R)	0.216    0.152/*         -0.216/*        DATA_PATH/DECODE/IR2/FF_6/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.152/*         -0.216/*        DATA_PATH/DECODE/IR2/FF_10/Q_reg/RN    1
@(R)->Clk_port(R)	0.214    0.152/*         -0.214/*        DATA_PATH/DECODE/Imm/FF_2/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.012    0.153/*         -0.012/*        DATA_PATH/FETCH/NPC/FF_27/Q_reg/D    1
@(R)->Clk_port(R)	0.216    0.155/*         -0.216/*        DATA_PATH/DECODE/IR2/FF_4/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.156         */-0.003        CONTROL_UNIT/aluOpcode1_reg[0]/D    1
@(R)->Clk_port(R)	0.216    0.157/*         -0.216/*        DATA_PATH/MEMORY/IR4/FF_10/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.158/*         -0.216/*        DATA_PATH/EXECUTE/IR3/FF_6/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.012    0.159/*         -0.012/*        DATA_PATH/FETCH/NPC/FF_29/Q_reg/D    1
@(R)->Clk_port(R)	0.216    0.160/*         -0.216/*        DATA_PATH/EXECUTE/IR3/FF_4/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.160         */-0.003        DATA_PATH/DECODE/IR2/FF_15/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.161         */-0.003        CONTROL_UNIT/aluOpcode1_reg[2]/D    1
@(R)->Clk_port(R)	0.216    0.161/*         -0.216/*        DATA_PATH/MEMORY/IR4/FF_4/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.161/*         -0.216/*        DATA_PATH/FETCH/IR/FF_11/Q_reg/RN    1
@(R)->Clk_port(R)	0.212    0.164/*         -0.212/*        DATA_PATH/MEMORY/IR4/FF_6/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.165/*         -0.216/*        DATA_PATH/FETCH/IR/FF_12/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.007    0.167/*         -0.007/*        CONTROL_UNIT/aluOpcode1_reg[1]/D    1
@(R)->Clk_port(R)	0.216    0.167/*         -0.216/*        DATA_PATH/DECODE/IR2/FF_11/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.168/*         -0.216/*        DATA_PATH/FETCH/IR/FF_2/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.169         */-0.003        DATA_PATH/FETCH/NPC/FF_13/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.170         */-0.003        DATA_PATH/FETCH/NPC/FF_17/Q_reg/D    1
@(R)->Clk_port(R)	0.212    0.170/*         -0.212/*        DATA_PATH/FETCH/IR/FF_0/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.170/*         -0.216/*        DATA_PATH/DECODE/IR2/FF_12/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.171/*         -0.216/*        DATA_PATH/FETCH/IR/FF_3/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.171         */-0.003        DATA_PATH/FETCH/NPC/FF_16/Q_reg/D    1
@(R)->Clk_port(R)	0.217    0.172/*         -0.217/*        DATA_PATH/DECODE/IR2/FF_2/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.174/*         -0.216/*        DATA_PATH/DECODE/IR2/FF_3/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	-0.016   0.174/*         0.016/*         DATA_PATH/FETCH/PC/FF_0/Q_reg/SE    1
@(R)->Clk_port(R)	0.212    0.174/*         -0.212/*        DATA_PATH/DECODE/IR2/FF_0/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.174/*         -0.216/*        DATA_PATH/EXECUTE/IR3/FF_0/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.175/*         -0.216/*        DATA_PATH/MEMORY/IR4/FF_0/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.175/*         -0.216/*        DATA_PATH/EXECUTE/IR3/FF_2/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.175/*         -0.216/*        DATA_PATH/FETCH/IR/FF_31/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.012    0.176/*         -0.012/*        DATA_PATH/FETCH/NPC/FF_1/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.005    0.176/*         -0.005/*        DATA_PATH/FETCH/NPC/FF_5/Q_reg/D    1
@(R)->Clk_port(R)	0.216    0.177/*         -0.216/*        DATA_PATH/EXECUTE/IR3/FF_3/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.177/*         -0.216/*        DATA_PATH/MEMORY/IR4/FF_3/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.178/*         -0.217/*        DATA_PATH/MEMORY/IR4/FF_2/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.010    0.178/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[28]/D    1
@(R)->Clk_port(R)	0.216    0.179/*         -0.216/*        DATA_PATH/DECODE/IR2/FF_1/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	-0.018   0.179/*         0.018/*         CONTROL_UNIT/cw1_reg[4]/SE    1
@(R)->Clk_port(R)	0.216    0.180/*         -0.216/*        DATA_PATH/DECODE/IR2/FF_5/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.010    0.180/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[3]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.181/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[18]/D    1
@(R)->Clk_port(R)	0.217    0.181/*         -0.217/*        DATA_PATH/DECODE/IR2/FF_31/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.010    0.181/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[20]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.181/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[21]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.181/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[19]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.182         */-0.003        CONTROL_UNIT/cw1_reg[9]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.182/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[16]/D    1
@(R)->Clk_port(R)	0.216    0.182/*         -0.216/*        DATA_PATH/DECODE/IR2/FF_30/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.010    0.182/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[26]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.182/*         -0.010/*        DATA_PATH/DECODE/RF/OUT1_reg[31]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.182         */-0.003        CONTROL_UNIT/cw1_reg[6]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.183/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[2]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.183/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[15]/D    1
@(R)->Clk_port(R)	0.217    0.183/*         -0.217/*        DATA_PATH/DECODE/IR2/FF_27/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.010    0.183/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[13]/D    1
Clk_port(R)->Clk_port(R)	0.011    0.184/*         -0.011/*        DATA_PATH/DECODE/RF/OUT2_reg[23]/D    1
@(R)->Clk_port(R)	0.216    0.184/*         -0.216/*        DATA_PATH/DECODE/IR2/FF_26/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.010    0.184/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[17]/D    1
@(R)->Clk_port(R)	0.216    0.185/*         -0.216/*        DATA_PATH/DECODE/IR2/FF_28/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.003    */0.185         */-0.003        CONTROL_UNIT/cw1_reg[7]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.185         */-0.003        DATA_PATH/FETCH/NPC/FF_14/Q_reg/D    1
@(R)->Clk_port(R)	0.216    0.185/*         -0.216/*        DATA_PATH/EXECUTE/IR3/FF_26/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.013    0.185/*         -0.013/*        DATA_PATH/FETCH/NPC/FF_4/Q_reg/D    1
@(R)->Clk_port(R)	0.217    0.185/*         -0.217/*        DATA_PATH/EXECUTE/IR3/FF_28/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.010    0.186/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[24]/D    1
@(R)->Clk_port(R)	0.216    0.186/*         -0.216/*        DATA_PATH/EXECUTE/IR3/FF_27/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.186/*         -0.216/*        DATA_PATH/EXECUTE/IR3/FF_30/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.186/*         -0.216/*        DATA_PATH/DECODE/IR2/FF_29/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.186/*         -0.216/*        DATA_PATH/EXECUTE/IR3/FF_31/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.010    0.186/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[29]/D    1
@(R)->Clk_port(R)	0.216    0.186/*         -0.216/*        DATA_PATH/EXECUTE/IR3/FF_5/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.186/*         -0.216/*        DATA_PATH/MEMORY/IR4/FF_27/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.186/*         -0.217/*        DATA_PATH/MEMORY/IR4/FF_26/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.186/*         -0.216/*        DATA_PATH/MEMORY/IR4/FF_5/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.186/*         -0.216/*        DATA_PATH/EXECUTE/IR3/FF_29/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.187/*         -0.216/*        DATA_PATH/EXECUTE/IR3/FF_1/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.187/*         -0.216/*        DATA_PATH/MEMORY/IR4/FF_28/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.187/*         -0.217/*        DATA_PATH/MEMORY/IR4/FF_1/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.187/*         -0.216/*        DATA_PATH/MEMORY/IR4/FF_29/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.187/*         -0.216/*        DATA_PATH/MEMORY/IR4/FF_21/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.187/*         -0.217/*        DATA_PATH/MEMORY/IR4/FF_30/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.187/*         -0.216/*        DATA_PATH/MEMORY/IR4/FF_31/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.187/*         -0.216/*        DATA_PATH/MEMORY/IR4/FF_25/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.010    0.188/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[22]/D    1
Clk_port(R)->Clk_port(R)	0.012    0.188/*         -0.012/*        DATA_PATH/FETCH/NPC/FF_6/Q_reg/D    1
@(R)->Clk_port(R)	0.216    0.188/*         -0.216/*        DATA_PATH/MEMORY/IR4/FF_24/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.188/*         -0.217/*        DATA_PATH/EXECUTE/IR3/FF_21/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.188/*         -0.216/*        DATA_PATH/DECODE/IR2/FF_21/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.188/*         -0.216/*        DATA_PATH/EXECUTE/IR3/FF_25/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.188/*         -0.216/*        DATA_PATH/EXECUTE/IR3/FF_24/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.188/*         -0.216/*        DATA_PATH/MEMORY/IR4/FF_23/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.188/*         -0.216/*        DATA_PATH/MEMORY/IR4/FF_22/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.188/*         -0.216/*        DATA_PATH/EXECUTE/IR3/FF_22/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.188/*         -0.216/*        DATA_PATH/DECODE/IR2/FF_24/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.189/*         -0.216/*        DATA_PATH/DECODE/IR2/FF_25/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.189/*         -0.217/*        DATA_PATH/EXECUTE/IR3/FF_23/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.010    0.189/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[30]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.189         */-0.003        DATA_PATH/FETCH/NPC/FF_31/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.007    0.189/*         -0.007/*        CONTROL_UNIT/cw1_reg[1]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.190/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[31]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.190/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[27]/D    1
Clk_port(R)->Clk_port(R)	0.010    0.191/*         -0.010/*        DATA_PATH/DECODE/RF/OUT2_reg[25]/D    1
Clk_port(R)->Clk_port(R)	0.012    0.191/*         -0.012/*        DATA_PATH/FETCH/NPC/FF_18/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.195         */-0.003        CONTROL_UNIT/cw1_reg[0]/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.196         */-0.003        DATA_PATH/FETCH/NPC/FF_15/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.005    0.197/*         -0.005/*        DATA_PATH/FETCH/NPC/FF_30/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.003    */0.209         */-0.003        CONTROL_UNIT/cw1_reg[3]/D    1
Clk_port(R)->Clk_port(R)	0.005    0.211/*         -0.005/*        DATA_PATH/FETCH/NPC/FF_19/Q_reg/D    1
Clk_port(R)->Clk_port(R)	0.061    */0.240         */-0.061        CONTROL_UNIT/cw1_reg[8]/D    1
Clk_port(R)->Clk_port(R)	0.217    0.247/*         -0.217/*        DATA_PATH/EXECUTE/ALUoutput/FF_16/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.216    0.248/*         -0.216/*        DATA_PATH/EXECUTE/ALUoutput/FF_15/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.215    0.248/*         -0.215/*        DATA_PATH/EXECUTE/ALUoutput/FF_17/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.215    0.250/*         -0.215/*        DATA_PATH/EXECUTE/ALUoutput/FF_19/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.216    0.252/*         -0.216/*        DATA_PATH/EXECUTE/ALUoutput/FF_18/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.217    0.254/*         -0.217/*        DATA_PATH/EXECUTE/ALUoutput/FF_20/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.217    0.254/*         -0.217/*        DATA_PATH/EXECUTE/ALUoutput/FF_21/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.217    0.256/*         -0.217/*        DATA_PATH/EXECUTE/ALUoutput/FF_22/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.217    0.257/*         -0.217/*        DATA_PATH/EXECUTE/ALUoutput/FF_29/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.216    0.257/*         -0.216/*        DATA_PATH/EXECUTE/ALUoutput/FF_23/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.217    0.257/*         -0.217/*        DATA_PATH/EXECUTE/ALUoutput/FF_30/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.217    0.257/*         -0.217/*        DATA_PATH/EXECUTE/ALUoutput/FF_31/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.216    0.258/*         -0.216/*        DATA_PATH/EXECUTE/ALUoutput/FF_24/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.217    0.258/*         -0.217/*        DATA_PATH/EXECUTE/ALUoutput/FF_27/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.217    0.258/*         -0.217/*        DATA_PATH/EXECUTE/ALUoutput/FF_28/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.217    0.259/*         -0.217/*        DATA_PATH/EXECUTE/ALUoutput/FF_26/Q_reg/RN    1
Clk_port(R)->Clk_port(R)	0.217    0.259/*         -0.217/*        DATA_PATH/EXECUTE/ALUoutput/FF_25/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.277/*         -0.204/*        DATA_PATH/FETCH/IR/FF_5/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.280/*         -0.204/*        DATA_PATH/DECODE/IR2/FF_13/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.281/*         -0.204/*        DATA_PATH/EXECUTE/IR3/FF_12/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.282/*         -0.204/*        DATA_PATH/DECODE/IR2/FF_14/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.282/*         -0.204/*        DATA_PATH/MEMORY/IR4/FF_11/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.284/*         -0.204/*        DATA_PATH/MEMORY/IR4/FF_12/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.284/*         -0.204/*        DATA_PATH/EXECUTE/IR3/FF_14/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.285/*         -0.204/*        DATA_PATH/EXECUTE/IR3/FF_11/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.286/*         -0.204/*        DATA_PATH/FETCH/IR/FF_1/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.287/*         -0.204/*        DATA_PATH/FETCH/IR/FF_26/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.287/*         -0.204/*        DATA_PATH/FETCH/IR/FF_27/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.288/*         -0.204/*        DATA_PATH/EXECUTE/IR3/FF_13/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.289/*         -0.204/*        DATA_PATH/MEMORY/IR4/FF_14/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.290/*         -0.204/*        DATA_PATH/MEMORY/IR4/FF_13/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.290/*         -0.204/*        DATA_PATH/MEMORY/IR4/FF_18/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.290/*         -0.204/*        DATA_PATH/DECODE/IR2/FF_18/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.291/*         -0.204/*        DATA_PATH/MEMORY/IR4/FF_20/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.291/*         -0.204/*        DATA_PATH/FETCH/IR/FF_30/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.291/*         -0.204/*        DATA_PATH/FETCH/IR/FF_19/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.291/*         -0.204/*        DATA_PATH/FETCH/IR/FF_29/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.291/*         -0.204/*        DATA_PATH/MEMORY/IR4/FF_19/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.291/*         -0.204/*        DATA_PATH/FETCH/IR/FF_28/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.291/*         -0.204/*        DATA_PATH/MEMORY/IR4/FF_17/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.291/*         -0.204/*        DATA_PATH/EXECUTE/IR3/FF_18/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.292/*         -0.204/*        DATA_PATH/DECODE/IR2/FF_19/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.292/*         -0.204/*        DATA_PATH/MEMORY/IR4/FF_15/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.292/*         -0.204/*        DATA_PATH/FETCH/IR/FF_20/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.292/*         -0.204/*        DATA_PATH/EXECUTE/IR3/FF_17/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.292/*         -0.204/*        DATA_PATH/EXECUTE/IR3/FF_19/Q_reg/RN    1
@(R)->Clk_port(R)	0.202    0.293/*         -0.202/*        DATA_PATH/MEMORY/IR4/FF_16/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.293/*         -0.204/*        DATA_PATH/DECODE/IR2/FF_20/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.293/*         -0.204/*        DATA_PATH/FETCH/IR/FF_21/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.293/*         -0.204/*        DATA_PATH/FETCH/IR/FF_22/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.293/*         -0.204/*        DATA_PATH/EXECUTE/IR3/FF_20/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.293/*         -0.204/*        DATA_PATH/DECODE/IR2/FF_22/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.293/*         -0.204/*        DATA_PATH/FETCH/IR/FF_25/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.293/*         -0.204/*        DATA_PATH/FETCH/IR/FF_24/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.293/*         -0.204/*        DATA_PATH/EXECUTE/IR3/FF_16/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.293/*         -0.204/*        DATA_PATH/EXECUTE/IR3/FF_15/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.293/*         -0.204/*        DATA_PATH/FETCH/IR/FF_13/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.293/*         -0.204/*        DATA_PATH/DECODE/IR2/FF_17/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.293/*         -0.204/*        DATA_PATH/DECODE/IR2/FF_16/Q_reg/RN    1
@(R)->Clk_port(R)	0.202    0.293/*         -0.202/*        DATA_PATH/FETCH/IR/FF_14/Q_reg/RN    1
@(R)->Clk_port(R)	0.202    0.293/*         -0.202/*        DATA_PATH/DECODE/IR2/FF_23/Q_reg/RN    1
@(R)->Clk_port(R)	0.202    0.293/*         -0.202/*        DATA_PATH/FETCH/IR/FF_23/Q_reg/RN    1
@(R)->Clk_port(R)	0.204    0.293/*         -0.204/*        DATA_PATH/DECODE/IR2/FF_15/Q_reg/RN    1
@(R)->Clk_port(R)	0.202    0.293/*         -0.202/*        DATA_PATH/FETCH/IR/FF_18/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.304/*         -0.215/*        DATA_PATH/FETCH/NPC/FF_13/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.304/*         -0.215/*        DATA_PATH/DECODE/NPC2/FF_16/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.306/*         -0.215/*        DATA_PATH/DECODE/NPC2/FF_17/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.306/*         -0.215/*        DATA_PATH/DECODE/NPC2/FF_19/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.306/*         -0.215/*        DATA_PATH/DECODE/NPC2/FF_18/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.306/*         -0.215/*        DATA_PATH/FETCH/NPC/FF_17/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.306/*         -0.215/*        DATA_PATH/FETCH/PC/FF_14/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.306/*         -0.215/*        DATA_PATH/FETCH/PC/FF_15/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.307/*         -0.215/*        DATA_PATH/FETCH/NPC/FF_19/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.307/*         -0.215/*        DATA_PATH/FETCH/PC/FF_3/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.307/*         -0.215/*        DATA_PATH/FETCH/PC/FF_12/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.307/*         -0.215/*        DATA_PATH/FETCH/PC/FF_16/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.307/*         -0.215/*        DATA_PATH/FETCH/PC/FF_17/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.307/*         -0.215/*        DATA_PATH/FETCH/PC/FF_13/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.307/*         -0.215/*        DATA_PATH/FETCH/PC/FF_10/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.307/*         -0.215/*        DATA_PATH/FETCH/PC/FF_11/Q_reg/RN    1
@(R)->Clk_port(R)	0.215    0.307/*         -0.215/*        DATA_PATH/FETCH/PC/FF_4/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.307/*         -0.216/*        DATA_PATH/FETCH/PC/FF_2/Q_reg/RN    1
@(R)->Clk_port(R)	0.211    0.308/*         -0.211/*        DATA_PATH/FETCH/PC/FF_1/Q_reg/RN    1
@(R)->Clk_port(R)	0.128    0.391/*         -0.128/*        DATA_PATH/FETCH/PC/FF_0/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.465/*         -0.216/*        DATA_PATH/FETCH/NPC/FF_16/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.469/*         -0.217/*        DATA_PATH/FETCH/NPC/FF_15/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.472/*         -0.216/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_19/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.472/*         -0.216/*        DATA_PATH/DECODE/NPC2/FF_15/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.472/*         -0.216/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_13/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.472/*         -0.217/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_17/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.473/*         -0.217/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_15/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.473/*         -0.216/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_28/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.476/*         -0.217/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_16/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.477/*         -0.217/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_20/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.478/*         -0.216/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_18/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.478/*         -0.217/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_21/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.481/*         -0.216/*        DATA_PATH/DECODE/NPC2/FF_21/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.481/*         -0.217/*        DATA_PATH/DECODE/NPC2/FF_20/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.484/*         -0.217/*        DATA_PATH/FETCH/NPC/FF_18/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.484/*         -0.216/*        DATA_PATH/FETCH/PC/FF_18/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.485/*         -0.217/*        DATA_PATH/FETCH/NPC/FF_20/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.486/*         -0.216/*        DATA_PATH/FETCH/NPC/FF_21/Q_reg/RN    1
@(R)->Clk_port(R)	0.212    0.486/*         -0.212/*        DATA_PATH/FETCH/PC/FF_19/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.487/*         -0.216/*        DATA_PATH/FETCH/PC/FF_20/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.487/*         -0.216/*        DATA_PATH/FETCH/PC/FF_21/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.487/*         -0.216/*        DATA_PATH/FETCH/NPC/FF_29/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.487/*         -0.216/*        DATA_PATH/FETCH/NPC/FF_30/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.487/*         -0.217/*        DATA_PATH/DECODE/NPC2/FF_31/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.487/*         -0.217/*        DATA_PATH/FETCH/PC/FF_22/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.487/*         -0.217/*        DATA_PATH/DECODE/NPC2/FF_30/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.487/*         -0.217/*        DATA_PATH/FETCH/NPC/FF_31/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.490/*         -0.217/*        DATA_PATH/DECODE/NPC2/FF_22/Q_reg/RN    1
@(R)->Clk_port(R)	0.212    0.490/*         -0.212/*        DATA_PATH/DECODE/NPC2/FF_29/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.493/*         -0.217/*        DATA_PATH/DECODE/NPC2/FF_28/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.493/*         -0.217/*        DATA_PATH/DECODE/NPC2/FF_25/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.494/*         -0.217/*        DATA_PATH/DECODE/NPC2/FF_26/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.494/*         -0.217/*        DATA_PATH/DECODE/NPC2/FF_27/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.494/*         -0.217/*        DATA_PATH/DECODE/NPC2/FF_23/Q_reg/RN    1
@(R)->Clk_port(R)	0.218    0.495/*         -0.218/*        DATA_PATH/DECODE/NPC2/FF_24/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.496/*         -0.217/*        DATA_PATH/FETCH/NPC/FF_28/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.496/*         -0.217/*        DATA_PATH/FETCH/NPC/FF_24/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.496/*         -0.217/*        DATA_PATH/FETCH/NPC/FF_22/Q_reg/RN    1
@(R)->Clk_port(R)	0.218    0.496/*         -0.218/*        DATA_PATH/FETCH/NPC/FF_25/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.496/*         -0.217/*        DATA_PATH/FETCH/NPC/FF_23/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.496/*         -0.217/*        DATA_PATH/FETCH/NPC/FF_27/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.497/*         -0.216/*        DATA_PATH/FETCH/NPC/FF_26/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.498/*         -0.216/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_22/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.499/*         -0.216/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_23/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.499/*         -0.216/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_24/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.500/*         -0.217/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_29/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.500/*         -0.217/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_31/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.500/*         -0.217/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_27/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.500/*         -0.217/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_26/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.500/*         -0.217/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_30/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.501/*         -0.216/*        DATA_PATH/FETCH/PC/FF_26/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.502/*         -0.217/*        DATA_PATH/FETCH/PC/FF_27/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.502/*         -0.216/*        DATA_PATH/FETCH/PC/FF_25/Q_reg/RN    1
@(R)->Clk_port(R)	0.218    0.502/*         -0.218/*        DATA_PATH/MEMORY/ALU_OUT2r/FF_25/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.502/*         -0.216/*        DATA_PATH/FETCH/PC/FF_24/Q_reg/RN    1
@(R)->Clk_port(R)	0.216    0.502/*         -0.216/*        DATA_PATH/FETCH/PC/FF_28/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.502/*         -0.217/*        DATA_PATH/FETCH/PC/FF_23/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.502/*         -0.217/*        DATA_PATH/FETCH/PC/FF_31/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.502/*         -0.217/*        DATA_PATH/FETCH/PC/FF_29/Q_reg/RN    1
@(R)->Clk_port(R)	0.217    0.502/*         -0.217/*        DATA_PATH/FETCH/PC/FF_30/Q_reg/RN    1
