

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_0_0'
================================================================
* Date:           Sun Apr  9 02:04:19 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 1.818 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 16.000 ns | 16.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                      |                                                            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                               Instance                               |                           Module                           |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s_fu_56  |product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s  |        3|        3| 12.000 ns | 12.000 ns |    1|    1| function |
        |grp_product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s_fu_64  |product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s  |        3|        3| 12.000 ns | 12.000 ns |    1|    1| function |
        |grp_product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s_fu_72  |product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s  |        3|        3| 12.000 ns | 12.000 ns |    1|    1| function |
        +----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|      48|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      3|       87|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|       9|    -|
|Register             |        -|      -|       65|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      3|      152|      57|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+------------------------------------------------------------+---------+-------+----+----+-----+
    |                               Instance                               |                           Module                           | BRAM_18K| DSP48E| FF | LUT| URAM|
    +----------------------------------------------------------------------+------------------------------------------------------------+---------+-------+----+----+-----+
    |grp_product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s_fu_56  |product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s  |        0|      1|  29|   0|    0|
    |grp_product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s_fu_64  |product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s  |        0|      1|  29|   0|    0|
    |grp_product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s_fu_72  |product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s  |        0|      1|  29|   0|    0|
    +----------------------------------------------------------------------+------------------------------------------------------------+---------+-------+----+----+-----+
    |Total                                                                 |                                                            |        0|      3|  87|   0|    0|
    +----------------------------------------------------------------------+------------------------------------------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln703_1_fu_86_p2  |     +    |      0|  0|  16|          16|          10|
    |add_ln703_2_fu_92_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_fu_80_p2    |     +    |      0|  0|  16|          16|          16|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  48|          48|          42|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_ce_reg              |   1|   0|    1|          0|
    |ap_return_int_reg      |  16|   0|   16|          0|
    |data_0_V_read_int_reg  |  16|   0|   16|          0|
    |data_1_V_read_int_reg  |  16|   0|   16|          0|
    |data_2_V_read_int_reg  |  16|   0|   16|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  65|   0|   65|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                                  Source Object                                  |    C Type    |
+---------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.0.0 | return value |
|ap_return      | out |   16| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.0.0 | return value |
|data_0_V_read  |  in |   16|   ap_none  |                                  data_0_V_read                                  |    scalar    |
|data_1_V_read  |  in |   16|   ap_none  |                                  data_1_V_read                                  |    scalar    |
|data_2_V_read  |  in |   16|   ap_none  |                                  data_2_V_read                                  |    scalar    |
+---------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+

