Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PWM_Over_wrapper_behav xil_defaultlib.PWM_Over_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture comparatorbehav of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture pwm_over_comparator_0_3_arch of entity xil_defaultlib.PWM_Over_Comparator_0_3 [pwm_over_comparator_0_3_default]
Compiling architecture controllerbehav of entity xil_defaultlib.Controller [controller_default]
Compiling architecture pwm_over_controller_0_1_arch of entity xil_defaultlib.PWM_Over_Controller_0_1 [pwm_over_controller_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.DataChecker [datachecker_default]
Compiling architecture pwm_over_datachecker_0_1_arch of entity xil_defaultlib.PWM_Over_DataChecker_0_1 [pwm_over_datachecker_0_1_default]
Compiling architecture regbehav of entity xil_defaultlib.Reg [reg_default]
Compiling architecture pwm_over_reg_0_2_arch of entity xil_defaultlib.PWM_Over_Reg_0_2 [pwm_over_reg_0_2_default]
Compiling architecture upcounterbehav of entity xil_defaultlib.Upcounter [upcounter_default]
Compiling architecture pwm_over_upcounter_0_1_arch of entity xil_defaultlib.PWM_Over_Upcounter_0_1 [pwm_over_upcounter_0_1_default]
Compiling architecture structure of entity xil_defaultlib.PWM_Over [pwm_over_default]
Compiling architecture structure of entity xil_defaultlib.pwm_over_wrapper
Built simulation snapshot PWM_Over_wrapper_behav
