This is an UART sample design for DIGILENT ATLYS board.

Contents
================================================================================
ise: Xilinx ISE Project file (Webpack edition)
src: source codes
test: test bench for src/uart.v
