// Seed: 1485243715
module module_0;
  assign id_1 = 1;
  wire id_2;
  initial assume ("" == 1);
endmodule
module module_1;
  assign id_1 = 1;
  module_0();
endmodule
module module_2 (
    output wor id_0,
    input supply0 id_1,
    input wor id_2
);
  module_0();
  uwire id_4 = id_1;
  wire  id_5;
endmodule
module module_3 (
    input tri1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wire id_4,
    input wor id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    output tri id_12
);
  wire id_14;
  tri  id_15;
  assign id_15 = 1;
  module_0();
  wire id_16;
  xor (id_1, id_10, id_11, id_14, id_15, id_3, id_4, id_5, id_6, id_7, id_8);
  id_17(
      .id_0(1)
  );
endmodule
