
MUTEX_Demonstration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077a4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000022c  08007934  08007934  00017934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b60  08007b60  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08007b60  08007b60  00017b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b68  08007b68  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b68  08007b68  00017b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b6c  08007b6c  00017b6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08007b70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          0000cc70  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  2000cce8  2000cce8  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 14 .debug_info   00013c6a  00000000  00000000  000200eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002f07  00000000  00000000  00033d55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000012a0  00000000  00000000  00036c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e89  00000000  00000000  00037f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024303  00000000  00000000  00038d89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00015cf3  00000000  00000000  0005d08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000dd56a  00000000  00000000  00072d7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000593c  00000000  00000000  001502ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000071  00000000  00000000  00155c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800791c 	.word	0x0800791c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800791c 	.word	0x0800791c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <vApplicationStackOverflowHook>:
/* USER CODE BEGIN 0 */

/* FreeRTOS calls this automatically if a task overflows its stack.
 pcTaskName tells you WHICH task caused the overflow.
 The for(;;) hangs the program so you can see it in the debugger. */
void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName) {
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
 8000584:	6039      	str	r1, [r7, #0]
	(void) xTask; /* Suppress unused variable warning */
	(void) pcTaskName; /* Suppress unused variable warning */
	for (;;)
 8000586:	e7fe      	b.n	8000586 <vApplicationStackOverflowHook+0xa>

08000588 <vApplicationMallocFailedHook>:

/* FreeRTOS calls this automatically when heap memory runs out.
 This happens when xTaskCreate, xQueueCreate, xSemaphoreCreate etc. fail
 because when configTOTAL_HEAP_SIZE is too small.
 The for(;;) hangs the program so you can catch it in the debugger. */
void vApplicationMallocFailedHook(void) {
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
	for (;;)
 800058c:	e7fe      	b.n	800058c <vApplicationMallocFailedHook+0x4>
	...

08000590 <vPrint>:
static const char *pcTask1String = "Task1 ::::: Hello from low-priority task, this is a task1's string to show the problem\r\n";
static const char *pcTask2String = "Task2 ----- Hello from high-priority task, this string can interrupt Task1 anytime if USE_MUTEX not defined\r\n";

/* ----  print helper ---- */
static void vPrint(const char *fmt, ...)
{
 8000590:	b40f      	push	{r0, r1, r2, r3}
 8000592:	b580      	push	{r7, lr}
 8000594:	b082      	sub	sp, #8
 8000596:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, fmt);
 8000598:	f107 0314 	add.w	r3, r7, #20
 800059c:	607b      	str	r3, [r7, #4]
    vsnprintf(g_acBuf, sizeof(g_acBuf), fmt, args);
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	693a      	ldr	r2, [r7, #16]
 80005a2:	21c8      	movs	r1, #200	; 0xc8
 80005a4:	480a      	ldr	r0, [pc, #40]	; (80005d0 <vPrint+0x40>)
 80005a6:	f006 f943 	bl	8006830 <vsniprintf>
    va_end(args);
    HAL_UART_Transmit(&huart2, (uint8_t *)g_acBuf,
                       (uint16_t)strlen(g_acBuf), HAL_MAX_DELAY);
 80005aa:	4809      	ldr	r0, [pc, #36]	; (80005d0 <vPrint+0x40>)
 80005ac:	f7ff fe10 	bl	80001d0 <strlen>
 80005b0:	4603      	mov	r3, r0
    HAL_UART_Transmit(&huart2, (uint8_t *)g_acBuf,
 80005b2:	b29a      	uxth	r2, r3
 80005b4:	f04f 33ff 	mov.w	r3, #4294967295
 80005b8:	4905      	ldr	r1, [pc, #20]	; (80005d0 <vPrint+0x40>)
 80005ba:	4806      	ldr	r0, [pc, #24]	; (80005d4 <vPrint+0x44>)
 80005bc:	f002 f802 	bl	80025c4 <HAL_UART_Transmit>
}
 80005c0:	bf00      	nop
 80005c2:	3708      	adds	r7, #8
 80005c4:	46bd      	mov	sp, r7
 80005c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80005ca:	b004      	add	sp, #16
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	200000dc 	.word	0x200000dc
 80005d4:	20000094 	.word	0x20000094

080005d8 <vTask1>:
 *  Runs whenever Task2 is blocked (sleeping).
 *  Prints its string character by character so you can clearly
 *  see when Task2 preempts it mid-print if USE_MUTEX not defined.
 * ========================================================================= */
static void vTask1(void *pvParam)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]

    for (;;)
    {
#ifdef USE_MUTEX
        /* LOCK - Task2 cannot interrupt our printing even if it wakes up */
        xSemaphoreTake(g_xMutex, portMAX_DELAY);
 80005e0:	4b11      	ldr	r3, [pc, #68]	; (8000628 <vTask1+0x50>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	f04f 31ff 	mov.w	r1, #4294967295
 80005e8:	4618      	mov	r0, r3
 80005ea:	f003 fb55 	bl	8003c98 <xQueueSemaphoreTake>
        /*
         * Print one character at a time.
         * Without mutex, Task2 can preempt us between ANY two characters.
         * With mutex, Task2 must wait until we release.
         */
        pcChar = pcTask1String;
 80005ee:	4b0f      	ldr	r3, [pc, #60]	; (800062c <vTask1+0x54>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	60fb      	str	r3, [r7, #12]
        while (*pcChar != '\0')
 80005f4:	e009      	b.n	800060a <vTask1+0x32>
        {
            HAL_UART_Transmit(&huart2, (uint8_t *)pcChar, 1, HAL_MAX_DELAY);
 80005f6:	f04f 33ff 	mov.w	r3, #4294967295
 80005fa:	2201      	movs	r2, #1
 80005fc:	68f9      	ldr	r1, [r7, #12]
 80005fe:	480c      	ldr	r0, [pc, #48]	; (8000630 <vTask1+0x58>)
 8000600:	f001 ffe0 	bl	80025c4 <HAL_UART_Transmit>
            pcChar++;
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	3301      	adds	r3, #1
 8000608:	60fb      	str	r3, [r7, #12]
        while (*pcChar != '\0')
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d1f1      	bne.n	80005f6 <vTask1+0x1e>
        }

#ifdef USE_MUTEX
        /* UNLOCK - now Task2 can take the mutex and print */
        xSemaphoreGive(g_xMutex);
 8000612:	4b05      	ldr	r3, [pc, #20]	; (8000628 <vTask1+0x50>)
 8000614:	6818      	ldr	r0, [r3, #0]
 8000616:	2300      	movs	r3, #0
 8000618:	2200      	movs	r2, #0
 800061a:	2100      	movs	r1, #0
 800061c:	f003 f95e 	bl	80038dc <xQueueGenericSend>
#endif

        /* Small delay before printing again */
        vTaskDelay(pdMS_TO_TICKS(100));
 8000620:	2064      	movs	r0, #100	; 0x64
 8000622:	f003 ff67 	bl	80044f4 <vTaskDelay>
        xSemaphoreTake(g_xMutex, portMAX_DELAY);
 8000626:	e7db      	b.n	80005e0 <vTask1+0x8>
 8000628:	200001a4 	.word	0x200001a4
 800062c:	20000000 	.word	0x20000000
 8000630:	20000094 	.word	0x20000094

08000634 <vTask2>:
 *    - Short sleep = Task2 wakes up while Task1 is mid-print = GARBLE
 *    - Long sleep  = Task1 might finish in time = clean (by luck)
 *    - You never know when Task2 will wake up = unpredictable corruption
 * ========================================================================= */
static void vTask2(void *pvParam)
{
 8000634:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000638:	b084      	sub	sp, #16
 800063a:	af00      	add	r7, sp, #0
 800063c:	6078      	str	r0, [r7, #4]

    for (;;)
    {
#ifdef USE_MUTEX
        /* LOCK - Task1 cannot be printing right now, or we wait for it */
        xSemaphoreTake(g_xMutex, portMAX_DELAY);
 800063e:	4b35      	ldr	r3, [pc, #212]	; (8000714 <vTask2+0xe0>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	f04f 31ff 	mov.w	r1, #4294967295
 8000646:	4618      	mov	r0, r3
 8000648:	f003 fb26 	bl	8003c98 <xQueueSemaphoreTake>
#endif

        /* Print one character at a time */
        pcChar = pcTask2String;
 800064c:	4b32      	ldr	r3, [pc, #200]	; (8000718 <vTask2+0xe4>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	60fb      	str	r3, [r7, #12]
        while (*pcChar != '\0')
 8000652:	e009      	b.n	8000668 <vTask2+0x34>
        {
            HAL_UART_Transmit(&huart2, (uint8_t *)pcChar, 1, HAL_MAX_DELAY);
 8000654:	f04f 33ff 	mov.w	r3, #4294967295
 8000658:	2201      	movs	r2, #1
 800065a:	68f9      	ldr	r1, [r7, #12]
 800065c:	482f      	ldr	r0, [pc, #188]	; (800071c <vTask2+0xe8>)
 800065e:	f001 ffb1 	bl	80025c4 <HAL_UART_Transmit>
            pcChar++;
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	3301      	adds	r3, #1
 8000666:	60fb      	str	r3, [r7, #12]
        while (*pcChar != '\0')
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d1f1      	bne.n	8000654 <vTask2+0x20>
        }

#ifdef USE_MUTEX
        /* UNLOCK */
        xSemaphoreGive(g_xMutex);
 8000670:	4b28      	ldr	r3, [pc, #160]	; (8000714 <vTask2+0xe0>)
 8000672:	6818      	ldr	r0, [r3, #0]
 8000674:	2300      	movs	r3, #0
 8000676:	2200      	movs	r2, #0
 8000678:	2100      	movs	r1, #0
 800067a:	f003 f92f 	bl	80038dc <xQueueGenericSend>
         * Sleep for RANDOM ticks (1 to 500).
         * This is what causes the unpredictable preemption.
         * Task1 starts running during this sleep.
         * When this expires, Task2 wakes up and PREEMPTS Task1.
         */
        vTaskDelay(pdMS_TO_TICKS(rand() % 500));
 800067e:	f005 ff69 	bl	8006554 <rand>
 8000682:	4602      	mov	r2, r0
 8000684:	4b26      	ldr	r3, [pc, #152]	; (8000720 <vTask2+0xec>)
 8000686:	fb83 1302 	smull	r1, r3, r3, r2
 800068a:	1159      	asrs	r1, r3, #5
 800068c:	17d3      	asrs	r3, r2, #31
 800068e:	1acb      	subs	r3, r1, r3
 8000690:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000694:	fb01 f303 	mul.w	r3, r1, r3
 8000698:	1ad3      	subs	r3, r2, r3
 800069a:	17da      	asrs	r2, r3, #31
 800069c:	4698      	mov	r8, r3
 800069e:	4691      	mov	r9, r2
 80006a0:	4642      	mov	r2, r8
 80006a2:	464b      	mov	r3, r9
 80006a4:	f04f 0000 	mov.w	r0, #0
 80006a8:	f04f 0100 	mov.w	r1, #0
 80006ac:	0159      	lsls	r1, r3, #5
 80006ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80006b2:	0150      	lsls	r0, r2, #5
 80006b4:	4602      	mov	r2, r0
 80006b6:	460b      	mov	r3, r1
 80006b8:	ebb2 0408 	subs.w	r4, r2, r8
 80006bc:	eb63 0509 	sbc.w	r5, r3, r9
 80006c0:	f04f 0200 	mov.w	r2, #0
 80006c4:	f04f 0300 	mov.w	r3, #0
 80006c8:	00ab      	lsls	r3, r5, #2
 80006ca:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80006ce:	00a2      	lsls	r2, r4, #2
 80006d0:	4614      	mov	r4, r2
 80006d2:	461d      	mov	r5, r3
 80006d4:	eb14 0a08 	adds.w	sl, r4, r8
 80006d8:	eb45 0b09 	adc.w	fp, r5, r9
 80006dc:	f04f 0200 	mov.w	r2, #0
 80006e0:	f04f 0300 	mov.w	r3, #0
 80006e4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80006e8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80006ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80006f0:	4692      	mov	sl, r2
 80006f2:	469b      	mov	fp, r3
 80006f4:	4650      	mov	r0, sl
 80006f6:	4659      	mov	r1, fp
 80006f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80006fc:	f04f 0300 	mov.w	r3, #0
 8000700:	f7ff fdbe 	bl	8000280 <__aeabi_uldivmod>
 8000704:	4602      	mov	r2, r0
 8000706:	460b      	mov	r3, r1
 8000708:	4613      	mov	r3, r2
 800070a:	4618      	mov	r0, r3
 800070c:	f003 fef2 	bl	80044f4 <vTaskDelay>
        xSemaphoreTake(g_xMutex, portMAX_DELAY);
 8000710:	e795      	b.n	800063e <vTask2+0xa>
 8000712:	bf00      	nop
 8000714:	200001a4 	.word	0x200001a4
 8000718:	20000004 	.word	0x20000004
 800071c:	20000094 	.word	0x20000094
 8000720:	10624dd3 	.word	0x10624dd3

08000724 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800072a:	f000 fc29 	bl	8000f80 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800072e:	f000 f833 	bl	8000798 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000732:	f000 f8c5 	bl	80008c0 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000736:	f000 f899 	bl	800086c <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
#ifdef USE_MUTEX
    vPrint("\r\n=== Mutex ENABLED - output should be CLEAN ===\r\n\r\n");
 800073a:	4811      	ldr	r0, [pc, #68]	; (8000780 <main+0x5c>)
 800073c:	f7ff ff28 	bl	8000590 <vPrint>
    g_xMutex = xSemaphoreCreateMutex();
 8000740:	2001      	movs	r0, #1
 8000742:	f003 f8b2 	bl	80038aa <xQueueCreateMutex>
 8000746:	4603      	mov	r3, r0
 8000748:	4a0e      	ldr	r2, [pc, #56]	; (8000784 <main+0x60>)
 800074a:	6013      	str	r3, [r2, #0]
#else
    vPrint("\r\n=== Mutex DISABLED - output will be GARBLED ===\r\n\r\n");
#endif

    /* Task1 = low priority, Task2 = high priority */
    xTaskCreate(vTask1, "Task1-Low",  500, NULL, 1, NULL);
 800074c:	2300      	movs	r3, #0
 800074e:	9301      	str	r3, [sp, #4]
 8000750:	2301      	movs	r3, #1
 8000752:	9300      	str	r3, [sp, #0]
 8000754:	2300      	movs	r3, #0
 8000756:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800075a:	490b      	ldr	r1, [pc, #44]	; (8000788 <main+0x64>)
 800075c:	480b      	ldr	r0, [pc, #44]	; (800078c <main+0x68>)
 800075e:	f003 fd7f 	bl	8004260 <xTaskCreate>
    xTaskCreate(vTask2, "Task2-High", 500, NULL, 2, NULL);
 8000762:	2300      	movs	r3, #0
 8000764:	9301      	str	r3, [sp, #4]
 8000766:	2302      	movs	r3, #2
 8000768:	9300      	str	r3, [sp, #0]
 800076a:	2300      	movs	r3, #0
 800076c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000770:	4907      	ldr	r1, [pc, #28]	; (8000790 <main+0x6c>)
 8000772:	4808      	ldr	r0, [pc, #32]	; (8000794 <main+0x70>)
 8000774:	f003 fd74 	bl	8004260 <xTaskCreate>

    vTaskStartScheduler();
 8000778:	f003 ff3a 	bl	80045f0 <vTaskStartScheduler>
		/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 800077c:	e7fe      	b.n	800077c <main+0x58>
 800077e:	bf00      	nop
 8000780:	08007a00 	.word	0x08007a00
 8000784:	200001a4 	.word	0x200001a4
 8000788:	08007a38 	.word	0x08007a38
 800078c:	080005d9 	.word	0x080005d9
 8000790:	08007a44 	.word	0x08007a44
 8000794:	08000635 	.word	0x08000635

08000798 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b094      	sub	sp, #80	; 0x50
 800079c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800079e:	f107 0320 	add.w	r3, r7, #32
 80007a2:	2230      	movs	r2, #48	; 0x30
 80007a4:	2100      	movs	r1, #0
 80007a6:	4618      	mov	r0, r3
 80007a8:	f006 f850 	bl	800684c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80007ac:	f107 030c 	add.w	r3, r7, #12
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
 80007b4:	605a      	str	r2, [r3, #4]
 80007b6:	609a      	str	r2, [r3, #8]
 80007b8:	60da      	str	r2, [r3, #12]
 80007ba:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80007bc:	2300      	movs	r3, #0
 80007be:	60bb      	str	r3, [r7, #8]
 80007c0:	4b28      	ldr	r3, [pc, #160]	; (8000864 <SystemClock_Config+0xcc>)
 80007c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c4:	4a27      	ldr	r2, [pc, #156]	; (8000864 <SystemClock_Config+0xcc>)
 80007c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007ca:	6413      	str	r3, [r2, #64]	; 0x40
 80007cc:	4b25      	ldr	r3, [pc, #148]	; (8000864 <SystemClock_Config+0xcc>)
 80007ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007d4:	60bb      	str	r3, [r7, #8]
 80007d6:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007d8:	2300      	movs	r3, #0
 80007da:	607b      	str	r3, [r7, #4]
 80007dc:	4b22      	ldr	r3, [pc, #136]	; (8000868 <SystemClock_Config+0xd0>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a21      	ldr	r2, [pc, #132]	; (8000868 <SystemClock_Config+0xd0>)
 80007e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007e6:	6013      	str	r3, [r2, #0]
 80007e8:	4b1f      	ldr	r3, [pc, #124]	; (8000868 <SystemClock_Config+0xd0>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007f0:	607b      	str	r3, [r7, #4]
 80007f2:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007f4:	2302      	movs	r3, #2
 80007f6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007f8:	2301      	movs	r3, #1
 80007fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007fc:	2310      	movs	r3, #16
 80007fe:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000800:	2302      	movs	r3, #2
 8000802:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000804:	2300      	movs	r3, #0
 8000806:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8000808:	2308      	movs	r3, #8
 800080a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 800080c:	23a8      	movs	r3, #168	; 0xa8
 800080e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000810:	2302      	movs	r3, #2
 8000812:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8000814:	2307      	movs	r3, #7
 8000816:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000818:	f107 0320 	add.w	r3, r7, #32
 800081c:	4618      	mov	r0, r3
 800081e:	f000 ff1b 	bl	8001658 <HAL_RCC_OscConfig>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <SystemClock_Config+0x94>
		Error_Handler();
 8000828:	f000 f9ba 	bl	8000ba0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800082c:	230f      	movs	r3, #15
 800082e:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000830:	2302      	movs	r3, #2
 8000832:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000834:	2300      	movs	r3, #0
 8000836:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000838:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800083c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800083e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000842:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8000844:	f107 030c 	add.w	r3, r7, #12
 8000848:	2105      	movs	r1, #5
 800084a:	4618      	mov	r0, r3
 800084c:	f001 f97c 	bl	8001b48 <HAL_RCC_ClockConfig>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <SystemClock_Config+0xc2>
		Error_Handler();
 8000856:	f000 f9a3 	bl	8000ba0 <Error_Handler>
	}
}
 800085a:	bf00      	nop
 800085c:	3750      	adds	r7, #80	; 0x50
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	40023800 	.word	0x40023800
 8000868:	40007000 	.word	0x40007000

0800086c <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000870:	4b11      	ldr	r3, [pc, #68]	; (80008b8 <MX_USART2_UART_Init+0x4c>)
 8000872:	4a12      	ldr	r2, [pc, #72]	; (80008bc <MX_USART2_UART_Init+0x50>)
 8000874:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000876:	4b10      	ldr	r3, [pc, #64]	; (80008b8 <MX_USART2_UART_Init+0x4c>)
 8000878:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800087c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800087e:	4b0e      	ldr	r3, [pc, #56]	; (80008b8 <MX_USART2_UART_Init+0x4c>)
 8000880:	2200      	movs	r2, #0
 8000882:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000884:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <MX_USART2_UART_Init+0x4c>)
 8000886:	2200      	movs	r2, #0
 8000888:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800088a:	4b0b      	ldr	r3, [pc, #44]	; (80008b8 <MX_USART2_UART_Init+0x4c>)
 800088c:	2200      	movs	r2, #0
 800088e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000890:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <MX_USART2_UART_Init+0x4c>)
 8000892:	220c      	movs	r2, #12
 8000894:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000896:	4b08      	ldr	r3, [pc, #32]	; (80008b8 <MX_USART2_UART_Init+0x4c>)
 8000898:	2200      	movs	r2, #0
 800089a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800089c:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <MX_USART2_UART_Init+0x4c>)
 800089e:	2200      	movs	r2, #0
 80008a0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80008a2:	4805      	ldr	r0, [pc, #20]	; (80008b8 <MX_USART2_UART_Init+0x4c>)
 80008a4:	f001 fe3e 	bl	8002524 <HAL_UART_Init>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 80008ae:	f000 f977 	bl	8000ba0 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80008b2:	bf00      	nop
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	20000094 	.word	0x20000094
 80008bc:	40004400 	.word	0x40004400

080008c0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b08c      	sub	sp, #48	; 0x30
 80008c4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80008c6:	f107 031c 	add.w	r3, r7, #28
 80008ca:	2200      	movs	r2, #0
 80008cc:	601a      	str	r2, [r3, #0]
 80008ce:	605a      	str	r2, [r3, #4]
 80008d0:	609a      	str	r2, [r3, #8]
 80008d2:	60da      	str	r2, [r3, #12]
 80008d4:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	61bb      	str	r3, [r7, #24]
 80008da:	4ba2      	ldr	r3, [pc, #648]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	4aa1      	ldr	r2, [pc, #644]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 80008e0:	f043 0310 	orr.w	r3, r3, #16
 80008e4:	6313      	str	r3, [r2, #48]	; 0x30
 80008e6:	4b9f      	ldr	r3, [pc, #636]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ea:	f003 0310 	and.w	r3, r3, #16
 80008ee:	61bb      	str	r3, [r7, #24]
 80008f0:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	617b      	str	r3, [r7, #20]
 80008f6:	4b9b      	ldr	r3, [pc, #620]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fa:	4a9a      	ldr	r2, [pc, #616]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 80008fc:	f043 0304 	orr.w	r3, r3, #4
 8000900:	6313      	str	r3, [r2, #48]	; 0x30
 8000902:	4b98      	ldr	r3, [pc, #608]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000906:	f003 0304 	and.w	r3, r3, #4
 800090a:	617b      	str	r3, [r7, #20]
 800090c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	613b      	str	r3, [r7, #16]
 8000912:	4b94      	ldr	r3, [pc, #592]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000916:	4a93      	ldr	r2, [pc, #588]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 8000918:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800091c:	6313      	str	r3, [r2, #48]	; 0x30
 800091e:	4b91      	ldr	r3, [pc, #580]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000926:	613b      	str	r3, [r7, #16]
 8000928:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	60fb      	str	r3, [r7, #12]
 800092e:	4b8d      	ldr	r3, [pc, #564]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000932:	4a8c      	ldr	r2, [pc, #560]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	6313      	str	r3, [r2, #48]	; 0x30
 800093a:	4b8a      	ldr	r3, [pc, #552]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	60bb      	str	r3, [r7, #8]
 800094a:	4b86      	ldr	r3, [pc, #536]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094e:	4a85      	ldr	r2, [pc, #532]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 8000950:	f043 0302 	orr.w	r3, r3, #2
 8000954:	6313      	str	r3, [r2, #48]	; 0x30
 8000956:	4b83      	ldr	r3, [pc, #524]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095a:	f003 0302 	and.w	r3, r3, #2
 800095e:	60bb      	str	r3, [r7, #8]
 8000960:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	607b      	str	r3, [r7, #4]
 8000966:	4b7f      	ldr	r3, [pc, #508]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096a:	4a7e      	ldr	r2, [pc, #504]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 800096c:	f043 0308 	orr.w	r3, r3, #8
 8000970:	6313      	str	r3, [r2, #48]	; 0x30
 8000972:	4b7c      	ldr	r3, [pc, #496]	; (8000b64 <MX_GPIO_Init+0x2a4>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000976:	f003 0308 	and.w	r3, r3, #8
 800097a:	607b      	str	r3, [r7, #4]
 800097c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800097e:	2200      	movs	r2, #0
 8000980:	2108      	movs	r1, #8
 8000982:	4879      	ldr	r0, [pc, #484]	; (8000b68 <MX_GPIO_Init+0x2a8>)
 8000984:	f000 fe4e 	bl	8001624 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 8000988:	2201      	movs	r2, #1
 800098a:	2101      	movs	r1, #1
 800098c:	4877      	ldr	r0, [pc, #476]	; (8000b6c <MX_GPIO_Init+0x2ac>)
 800098e:	f000 fe49 	bl	8001624 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 8000992:	2200      	movs	r2, #0
 8000994:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000998:	4875      	ldr	r0, [pc, #468]	; (8000b70 <MX_GPIO_Init+0x2b0>)
 800099a:	f000 fe43 	bl	8001624 <HAL_GPIO_WritePin>
	LD4_Pin | LD3_Pin | LD5_Pin | GPIO_PIN_15 | Audio_RST_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : CS_I2C_SPI_Pin */
	GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800099e:	2308      	movs	r3, #8
 80009a0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a2:	2301      	movs	r3, #1
 80009a4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009aa:	2300      	movs	r3, #0
 80009ac:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80009ae:	f107 031c 	add.w	r3, r7, #28
 80009b2:	4619      	mov	r1, r3
 80009b4:	486c      	ldr	r0, [pc, #432]	; (8000b68 <MX_GPIO_Init+0x2a8>)
 80009b6:	f000 fc99 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80009ba:	2301      	movs	r3, #1
 80009bc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009be:	2301      	movs	r3, #1
 80009c0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c2:	2300      	movs	r3, #0
 80009c4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c6:	2300      	movs	r3, #0
 80009c8:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009ca:	f107 031c 	add.w	r3, r7, #28
 80009ce:	4619      	mov	r1, r3
 80009d0:	4866      	ldr	r0, [pc, #408]	; (8000b6c <MX_GPIO_Init+0x2ac>)
 80009d2:	f000 fc8b 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pin : PDM_OUT_Pin */
	GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80009d6:	2308      	movs	r3, #8
 80009d8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009da:	2302      	movs	r3, #2
 80009dc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	2300      	movs	r3, #0
 80009e0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e2:	2300      	movs	r3, #0
 80009e4:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009e6:	2305      	movs	r3, #5
 80009e8:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80009ea:	f107 031c 	add.w	r3, r7, #28
 80009ee:	4619      	mov	r1, r3
 80009f0:	485e      	ldr	r0, [pc, #376]	; (8000b6c <MX_GPIO_Init+0x2ac>)
 80009f2:	f000 fc7b 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80009f6:	2301      	movs	r3, #1
 80009f8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009fa:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80009fe:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a00:	2300      	movs	r3, #0
 8000a02:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a04:	f107 031c 	add.w	r3, r7, #28
 8000a08:	4619      	mov	r1, r3
 8000a0a:	485a      	ldr	r0, [pc, #360]	; (8000b74 <MX_GPIO_Init+0x2b4>)
 8000a0c:	f000 fc6e 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pin : I2S3_WS_Pin */
	GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000a10:	2310      	movs	r3, #16
 8000a12:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a14:	2302      	movs	r3, #2
 8000a16:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a20:	2306      	movs	r3, #6
 8000a22:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000a24:	f107 031c 	add.w	r3, r7, #28
 8000a28:	4619      	mov	r1, r3
 8000a2a:	4852      	ldr	r0, [pc, #328]	; (8000b74 <MX_GPIO_Init+0x2b4>)
 8000a2c:	f000 fc5e 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
	GPIO_InitStruct.Pin = SPI1_SCK_Pin | SPI1_MISO_Pin | SPI1_MOSI_Pin;
 8000a30:	23e0      	movs	r3, #224	; 0xe0
 8000a32:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a34:	2302      	movs	r3, #2
 8000a36:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a40:	2305      	movs	r3, #5
 8000a42:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a44:	f107 031c 	add.w	r3, r7, #28
 8000a48:	4619      	mov	r1, r3
 8000a4a:	484a      	ldr	r0, [pc, #296]	; (8000b74 <MX_GPIO_Init+0x2b4>)
 8000a4c:	f000 fc4e 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pin : BOOT1_Pin */
	GPIO_InitStruct.Pin = BOOT1_Pin;
 8000a50:	2304      	movs	r3, #4
 8000a52:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a54:	2300      	movs	r3, #0
 8000a56:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000a5c:	f107 031c 	add.w	r3, r7, #28
 8000a60:	4619      	mov	r1, r3
 8000a62:	4845      	ldr	r0, [pc, #276]	; (8000b78 <MX_GPIO_Init+0x2b8>)
 8000a64:	f000 fc42 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pin : CLK_IN_Pin */
	GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000a68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a6c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6e:	2302      	movs	r3, #2
 8000a70:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a76:	2300      	movs	r3, #0
 8000a78:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a7a:	2305      	movs	r3, #5
 8000a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000a7e:	f107 031c 	add.w	r3, r7, #28
 8000a82:	4619      	mov	r1, r3
 8000a84:	483c      	ldr	r0, [pc, #240]	; (8000b78 <MX_GPIO_Init+0x2b8>)
 8000a86:	f000 fc31 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin PD15
	 Audio_RST_Pin */
	GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | GPIO_PIN_15
 8000a8a:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000a8e:	61fb      	str	r3, [r7, #28]
			| Audio_RST_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a90:	2301      	movs	r3, #1
 8000a92:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a94:	2300      	movs	r3, #0
 8000a96:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a9c:	f107 031c 	add.w	r3, r7, #28
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4833      	ldr	r0, [pc, #204]	; (8000b70 <MX_GPIO_Init+0x2b0>)
 8000aa4:	f000 fc22 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
	GPIO_InitStruct.Pin = I2S3_MCK_Pin | I2S3_SCK_Pin | I2S3_SD_Pin;
 8000aa8:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000aac:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000aba:	2306      	movs	r3, #6
 8000abc:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000abe:	f107 031c 	add.w	r3, r7, #28
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4829      	ldr	r0, [pc, #164]	; (8000b6c <MX_GPIO_Init+0x2ac>)
 8000ac6:	f000 fc11 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pin : VBUS_FS_Pin */
	GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000aca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ace:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000ad8:	f107 031c 	add.w	r3, r7, #28
 8000adc:	4619      	mov	r1, r3
 8000ade:	4825      	ldr	r0, [pc, #148]	; (8000b74 <MX_GPIO_Init+0x2b4>)
 8000ae0:	f000 fc04 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
	GPIO_InitStruct.Pin = OTG_FS_ID_Pin | OTG_FS_DM_Pin | OTG_FS_DP_Pin;
 8000ae4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000ae8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aea:	2302      	movs	r3, #2
 8000aec:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	2300      	movs	r3, #0
 8000af0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af2:	2300      	movs	r3, #0
 8000af4:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000af6:	230a      	movs	r3, #10
 8000af8:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afa:	f107 031c 	add.w	r3, r7, #28
 8000afe:	4619      	mov	r1, r3
 8000b00:	481c      	ldr	r0, [pc, #112]	; (8000b74 <MX_GPIO_Init+0x2b4>)
 8000b02:	f000 fbf3 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000b06:	2320      	movs	r3, #32
 8000b08:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b12:	f107 031c 	add.w	r3, r7, #28
 8000b16:	4619      	mov	r1, r3
 8000b18:	4815      	ldr	r0, [pc, #84]	; (8000b70 <MX_GPIO_Init+0x2b0>)
 8000b1a:	f000 fbe7 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
	GPIO_InitStruct.Pin = Audio_SCL_Pin | Audio_SDA_Pin;
 8000b1e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000b22:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b24:	2312      	movs	r3, #18
 8000b26:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b30:	2304      	movs	r3, #4
 8000b32:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b34:	f107 031c 	add.w	r3, r7, #28
 8000b38:	4619      	mov	r1, r3
 8000b3a:	480f      	ldr	r0, [pc, #60]	; (8000b78 <MX_GPIO_Init+0x2b8>)
 8000b3c:	f000 fbd6 	bl	80012ec <HAL_GPIO_Init>

	/*Configure GPIO pin : MEMS_INT2_Pin */
	GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000b40:	2302      	movs	r3, #2
 8000b42:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b44:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000b48:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000b4e:	f107 031c 	add.w	r3, r7, #28
 8000b52:	4619      	mov	r1, r3
 8000b54:	4804      	ldr	r0, [pc, #16]	; (8000b68 <MX_GPIO_Init+0x2a8>)
 8000b56:	f000 fbc9 	bl	80012ec <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000b5a:	bf00      	nop
 8000b5c:	3730      	adds	r7, #48	; 0x30
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	40023800 	.word	0x40023800
 8000b68:	40021000 	.word	0x40021000
 8000b6c:	40020800 	.word	0x40020800
 8000b70:	40020c00 	.word	0x40020c00
 8000b74:	40020000 	.word	0x40020000
 8000b78:	40020400 	.word	0x40020400

08000b7c <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a04      	ldr	r2, [pc, #16]	; (8000b9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d101      	bne.n	8000b92 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000b8e:	f000 fa19 	bl	8000fc4 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000b92:	bf00      	nop
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40001000 	.word	0x40001000

08000ba0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ba4:	b672      	cpsid	i
}
 8000ba6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000ba8:	e7fe      	b.n	8000ba8 <Error_Handler+0x8>
	...

08000bac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	607b      	str	r3, [r7, #4]
 8000bb6:	4b10      	ldr	r3, [pc, #64]	; (8000bf8 <HAL_MspInit+0x4c>)
 8000bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bba:	4a0f      	ldr	r2, [pc, #60]	; (8000bf8 <HAL_MspInit+0x4c>)
 8000bbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bc0:	6453      	str	r3, [r2, #68]	; 0x44
 8000bc2:	4b0d      	ldr	r3, [pc, #52]	; (8000bf8 <HAL_MspInit+0x4c>)
 8000bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bca:	607b      	str	r3, [r7, #4]
 8000bcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bce:	2300      	movs	r3, #0
 8000bd0:	603b      	str	r3, [r7, #0]
 8000bd2:	4b09      	ldr	r3, [pc, #36]	; (8000bf8 <HAL_MspInit+0x4c>)
 8000bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd6:	4a08      	ldr	r2, [pc, #32]	; (8000bf8 <HAL_MspInit+0x4c>)
 8000bd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bdc:	6413      	str	r3, [r2, #64]	; 0x40
 8000bde:	4b06      	ldr	r3, [pc, #24]	; (8000bf8 <HAL_MspInit+0x4c>)
 8000be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000be6:	603b      	str	r3, [r7, #0]
 8000be8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bea:	bf00      	nop
 8000bec:	370c      	adds	r7, #12
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	40023800 	.word	0x40023800

08000bfc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08a      	sub	sp, #40	; 0x28
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c04:	f107 0314 	add.w	r3, r7, #20
 8000c08:	2200      	movs	r2, #0
 8000c0a:	601a      	str	r2, [r3, #0]
 8000c0c:	605a      	str	r2, [r3, #4]
 8000c0e:	609a      	str	r2, [r3, #8]
 8000c10:	60da      	str	r2, [r3, #12]
 8000c12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a1d      	ldr	r2, [pc, #116]	; (8000c90 <HAL_UART_MspInit+0x94>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d133      	bne.n	8000c86 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	613b      	str	r3, [r7, #16]
 8000c22:	4b1c      	ldr	r3, [pc, #112]	; (8000c94 <HAL_UART_MspInit+0x98>)
 8000c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c26:	4a1b      	ldr	r2, [pc, #108]	; (8000c94 <HAL_UART_MspInit+0x98>)
 8000c28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c2c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c2e:	4b19      	ldr	r3, [pc, #100]	; (8000c94 <HAL_UART_MspInit+0x98>)
 8000c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c36:	613b      	str	r3, [r7, #16]
 8000c38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60fb      	str	r3, [r7, #12]
 8000c3e:	4b15      	ldr	r3, [pc, #84]	; (8000c94 <HAL_UART_MspInit+0x98>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	4a14      	ldr	r2, [pc, #80]	; (8000c94 <HAL_UART_MspInit+0x98>)
 8000c44:	f043 0301 	orr.w	r3, r3, #1
 8000c48:	6313      	str	r3, [r2, #48]	; 0x30
 8000c4a:	4b12      	ldr	r3, [pc, #72]	; (8000c94 <HAL_UART_MspInit+0x98>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	f003 0301 	and.w	r3, r3, #1
 8000c52:	60fb      	str	r3, [r7, #12]
 8000c54:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c56:	230c      	movs	r3, #12
 8000c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c62:	2303      	movs	r3, #3
 8000c64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c66:	2307      	movs	r3, #7
 8000c68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c6a:	f107 0314 	add.w	r3, r7, #20
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4809      	ldr	r0, [pc, #36]	; (8000c98 <HAL_UART_MspInit+0x9c>)
 8000c72:	f000 fb3b 	bl	80012ec <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8000c76:	2200      	movs	r2, #0
 8000c78:	2106      	movs	r1, #6
 8000c7a:	2026      	movs	r0, #38	; 0x26
 8000c7c:	f000 fa7a 	bl	8001174 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c80:	2026      	movs	r0, #38	; 0x26
 8000c82:	f000 fa93 	bl	80011ac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c86:	bf00      	nop
 8000c88:	3728      	adds	r7, #40	; 0x28
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	40004400 	.word	0x40004400
 8000c94:	40023800 	.word	0x40023800
 8000c98:	40020000 	.word	0x40020000

08000c9c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b08e      	sub	sp, #56	; 0x38
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000cac:	2300      	movs	r3, #0
 8000cae:	60fb      	str	r3, [r7, #12]
 8000cb0:	4b33      	ldr	r3, [pc, #204]	; (8000d80 <HAL_InitTick+0xe4>)
 8000cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb4:	4a32      	ldr	r2, [pc, #200]	; (8000d80 <HAL_InitTick+0xe4>)
 8000cb6:	f043 0310 	orr.w	r3, r3, #16
 8000cba:	6413      	str	r3, [r2, #64]	; 0x40
 8000cbc:	4b30      	ldr	r3, [pc, #192]	; (8000d80 <HAL_InitTick+0xe4>)
 8000cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cc0:	f003 0310 	and.w	r3, r3, #16
 8000cc4:	60fb      	str	r3, [r7, #12]
 8000cc6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000cc8:	f107 0210 	add.w	r2, r7, #16
 8000ccc:	f107 0314 	add.w	r3, r7, #20
 8000cd0:	4611      	mov	r1, r2
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f001 f958 	bl	8001f88 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000cd8:	6a3b      	ldr	r3, [r7, #32]
 8000cda:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d103      	bne.n	8000cea <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000ce2:	f001 f929 	bl	8001f38 <HAL_RCC_GetPCLK1Freq>
 8000ce6:	6378      	str	r0, [r7, #52]	; 0x34
 8000ce8:	e004      	b.n	8000cf4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000cea:	f001 f925 	bl	8001f38 <HAL_RCC_GetPCLK1Freq>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	005b      	lsls	r3, r3, #1
 8000cf2:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000cf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cf6:	4a23      	ldr	r2, [pc, #140]	; (8000d84 <HAL_InitTick+0xe8>)
 8000cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8000cfc:	0c9b      	lsrs	r3, r3, #18
 8000cfe:	3b01      	subs	r3, #1
 8000d00:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d02:	4b21      	ldr	r3, [pc, #132]	; (8000d88 <HAL_InitTick+0xec>)
 8000d04:	4a21      	ldr	r2, [pc, #132]	; (8000d8c <HAL_InitTick+0xf0>)
 8000d06:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d08:	4b1f      	ldr	r3, [pc, #124]	; (8000d88 <HAL_InitTick+0xec>)
 8000d0a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d0e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d10:	4a1d      	ldr	r2, [pc, #116]	; (8000d88 <HAL_InitTick+0xec>)
 8000d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d14:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000d16:	4b1c      	ldr	r3, [pc, #112]	; (8000d88 <HAL_InitTick+0xec>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d1c:	4b1a      	ldr	r3, [pc, #104]	; (8000d88 <HAL_InitTick+0xec>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d22:	4b19      	ldr	r3, [pc, #100]	; (8000d88 <HAL_InitTick+0xec>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000d28:	4817      	ldr	r0, [pc, #92]	; (8000d88 <HAL_InitTick+0xec>)
 8000d2a:	f001 f95f 	bl	8001fec <HAL_TIM_Base_Init>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000d34:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d11b      	bne.n	8000d74 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000d3c:	4812      	ldr	r0, [pc, #72]	; (8000d88 <HAL_InitTick+0xec>)
 8000d3e:	f001 f9af 	bl	80020a0 <HAL_TIM_Base_Start_IT>
 8000d42:	4603      	mov	r3, r0
 8000d44:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000d48:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d111      	bne.n	8000d74 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d50:	2036      	movs	r0, #54	; 0x36
 8000d52:	f000 fa2b 	bl	80011ac <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	2b0f      	cmp	r3, #15
 8000d5a:	d808      	bhi.n	8000d6e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	6879      	ldr	r1, [r7, #4]
 8000d60:	2036      	movs	r0, #54	; 0x36
 8000d62:	f000 fa07 	bl	8001174 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d66:	4a0a      	ldr	r2, [pc, #40]	; (8000d90 <HAL_InitTick+0xf4>)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6013      	str	r3, [r2, #0]
 8000d6c:	e002      	b.n	8000d74 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000d74:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3738      	adds	r7, #56	; 0x38
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	40023800 	.word	0x40023800
 8000d84:	431bde83 	.word	0x431bde83
 8000d88:	200001a8 	.word	0x200001a8
 8000d8c:	40001000 	.word	0x40001000
 8000d90:	2000000c 	.word	0x2000000c

08000d94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d98:	e7fe      	b.n	8000d98 <NMI_Handler+0x4>

08000d9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d9a:	b480      	push	{r7}
 8000d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d9e:	e7fe      	b.n	8000d9e <HardFault_Handler+0x4>

08000da0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000da4:	e7fe      	b.n	8000da4 <MemManage_Handler+0x4>

08000da6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000da6:	b480      	push	{r7}
 8000da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000daa:	e7fe      	b.n	8000daa <BusFault_Handler+0x4>

08000dac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000db0:	e7fe      	b.n	8000db0 <UsageFault_Handler+0x4>

08000db2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000db2:	b480      	push	{r7}
 8000db4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000db6:	bf00      	nop
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr

08000dc0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000dc4:	4802      	ldr	r0, [pc, #8]	; (8000dd0 <USART2_IRQHandler+0x10>)
 8000dc6:	f001 fc89 	bl	80026dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000dca:	bf00      	nop
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	20000094 	.word	0x20000094

08000dd4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000dd8:	4802      	ldr	r0, [pc, #8]	; (8000de4 <TIM6_DAC_IRQHandler+0x10>)
 8000dda:	f001 f9d1 	bl	8002180 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000dde:	bf00      	nop
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	200001a8 	.word	0x200001a8

08000de8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  return 1;
 8000dec:	2301      	movs	r3, #1
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr

08000df8 <_kill>:

int _kill(int pid, int sig)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
 8000e00:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e02:	f005 fd71 	bl	80068e8 <__errno>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2216      	movs	r2, #22
 8000e0a:	601a      	str	r2, [r3, #0]
  return -1;
 8000e0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	3708      	adds	r7, #8
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <_exit>:

void _exit (int status)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e20:	f04f 31ff 	mov.w	r1, #4294967295
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f7ff ffe7 	bl	8000df8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e2a:	e7fe      	b.n	8000e2a <_exit+0x12>

08000e2c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	60f8      	str	r0, [r7, #12]
 8000e34:	60b9      	str	r1, [r7, #8]
 8000e36:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e38:	2300      	movs	r3, #0
 8000e3a:	617b      	str	r3, [r7, #20]
 8000e3c:	e00a      	b.n	8000e54 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e3e:	f3af 8000 	nop.w
 8000e42:	4601      	mov	r1, r0
 8000e44:	68bb      	ldr	r3, [r7, #8]
 8000e46:	1c5a      	adds	r2, r3, #1
 8000e48:	60ba      	str	r2, [r7, #8]
 8000e4a:	b2ca      	uxtb	r2, r1
 8000e4c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	3301      	adds	r3, #1
 8000e52:	617b      	str	r3, [r7, #20]
 8000e54:	697a      	ldr	r2, [r7, #20]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	dbf0      	blt.n	8000e3e <_read+0x12>
  }

  return len;
 8000e5c:	687b      	ldr	r3, [r7, #4]
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3718      	adds	r7, #24
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}

08000e66 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e66:	b580      	push	{r7, lr}
 8000e68:	b086      	sub	sp, #24
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	60f8      	str	r0, [r7, #12]
 8000e6e:	60b9      	str	r1, [r7, #8]
 8000e70:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e72:	2300      	movs	r3, #0
 8000e74:	617b      	str	r3, [r7, #20]
 8000e76:	e009      	b.n	8000e8c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	1c5a      	adds	r2, r3, #1
 8000e7c:	60ba      	str	r2, [r7, #8]
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	4618      	mov	r0, r3
 8000e82:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	617b      	str	r3, [r7, #20]
 8000e8c:	697a      	ldr	r2, [r7, #20]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	dbf1      	blt.n	8000e78 <_write+0x12>
  }
  return len;
 8000e94:	687b      	ldr	r3, [r7, #4]
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3718      	adds	r7, #24
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <_close>:

int _close(int file)
{
 8000e9e:	b480      	push	{r7}
 8000ea0:	b083      	sub	sp, #12
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ea6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr

08000eb6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	b083      	sub	sp, #12
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
 8000ebe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ec6:	605a      	str	r2, [r3, #4]
  return 0;
 8000ec8:	2300      	movs	r3, #0
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	370c      	adds	r7, #12
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr

08000ed6 <_isatty>:

int _isatty(int file)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	b083      	sub	sp, #12
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ede:	2301      	movs	r3, #1
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	370c      	adds	r7, #12
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b085      	sub	sp, #20
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ef8:	2300      	movs	r3, #0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3714      	adds	r7, #20
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
	...

08000f08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f0c:	4b06      	ldr	r3, [pc, #24]	; (8000f28 <SystemInit+0x20>)
 8000f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f12:	4a05      	ldr	r2, [pc, #20]	; (8000f28 <SystemInit+0x20>)
 8000f14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	e000ed00 	.word	0xe000ed00

08000f2c <Reset_Handler>:
 8000f2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f64 <LoopFillZerobss+0xe>
 8000f30:	f7ff ffea 	bl	8000f08 <SystemInit>
 8000f34:	480c      	ldr	r0, [pc, #48]	; (8000f68 <LoopFillZerobss+0x12>)
 8000f36:	490d      	ldr	r1, [pc, #52]	; (8000f6c <LoopFillZerobss+0x16>)
 8000f38:	4a0d      	ldr	r2, [pc, #52]	; (8000f70 <LoopFillZerobss+0x1a>)
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	e002      	b.n	8000f44 <LoopCopyDataInit>

08000f3e <CopyDataInit>:
 8000f3e:	58d4      	ldr	r4, [r2, r3]
 8000f40:	50c4      	str	r4, [r0, r3]
 8000f42:	3304      	adds	r3, #4

08000f44 <LoopCopyDataInit>:
 8000f44:	18c4      	adds	r4, r0, r3
 8000f46:	428c      	cmp	r4, r1
 8000f48:	d3f9      	bcc.n	8000f3e <CopyDataInit>
 8000f4a:	4a0a      	ldr	r2, [pc, #40]	; (8000f74 <LoopFillZerobss+0x1e>)
 8000f4c:	4c0a      	ldr	r4, [pc, #40]	; (8000f78 <LoopFillZerobss+0x22>)
 8000f4e:	2300      	movs	r3, #0
 8000f50:	e001      	b.n	8000f56 <LoopFillZerobss>

08000f52 <FillZerobss>:
 8000f52:	6013      	str	r3, [r2, #0]
 8000f54:	3204      	adds	r2, #4

08000f56 <LoopFillZerobss>:
 8000f56:	42a2      	cmp	r2, r4
 8000f58:	d3fb      	bcc.n	8000f52 <FillZerobss>
 8000f5a:	f005 fccb 	bl	80068f4 <__libc_init_array>
 8000f5e:	f7ff fbe1 	bl	8000724 <main>
 8000f62:	4770      	bx	lr
 8000f64:	20020000 	.word	0x20020000
 8000f68:	20000000 	.word	0x20000000
 8000f6c:	20000078 	.word	0x20000078
 8000f70:	08007b70 	.word	0x08007b70
 8000f74:	20000078 	.word	0x20000078
 8000f78:	2000cce8 	.word	0x2000cce8

08000f7c <ADC_IRQHandler>:
 8000f7c:	e7fe      	b.n	8000f7c <ADC_IRQHandler>
	...

08000f80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f84:	4b0e      	ldr	r3, [pc, #56]	; (8000fc0 <HAL_Init+0x40>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a0d      	ldr	r2, [pc, #52]	; (8000fc0 <HAL_Init+0x40>)
 8000f8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f90:	4b0b      	ldr	r3, [pc, #44]	; (8000fc0 <HAL_Init+0x40>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a0a      	ldr	r2, [pc, #40]	; (8000fc0 <HAL_Init+0x40>)
 8000f96:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f9c:	4b08      	ldr	r3, [pc, #32]	; (8000fc0 <HAL_Init+0x40>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a07      	ldr	r2, [pc, #28]	; (8000fc0 <HAL_Init+0x40>)
 8000fa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fa6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fa8:	2003      	movs	r0, #3
 8000faa:	f000 f8d8 	bl	800115e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f7ff fe74 	bl	8000c9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fb4:	f7ff fdfa 	bl	8000bac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fb8:	2300      	movs	r3, #0
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	40023c00 	.word	0x40023c00

08000fc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fc8:	4b06      	ldr	r3, [pc, #24]	; (8000fe4 <HAL_IncTick+0x20>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	461a      	mov	r2, r3
 8000fce:	4b06      	ldr	r3, [pc, #24]	; (8000fe8 <HAL_IncTick+0x24>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4413      	add	r3, r2
 8000fd4:	4a04      	ldr	r2, [pc, #16]	; (8000fe8 <HAL_IncTick+0x24>)
 8000fd6:	6013      	str	r3, [r2, #0]
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	20000010 	.word	0x20000010
 8000fe8:	200001f0 	.word	0x200001f0

08000fec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  return uwTick;
 8000ff0:	4b03      	ldr	r3, [pc, #12]	; (8001000 <HAL_GetTick+0x14>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	200001f0 	.word	0x200001f0

08001004 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001004:	b480      	push	{r7}
 8001006:	b085      	sub	sp, #20
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f003 0307 	and.w	r3, r3, #7
 8001012:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001014:	4b0c      	ldr	r3, [pc, #48]	; (8001048 <__NVIC_SetPriorityGrouping+0x44>)
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800101a:	68ba      	ldr	r2, [r7, #8]
 800101c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001020:	4013      	ands	r3, r2
 8001022:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800102c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001030:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001034:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001036:	4a04      	ldr	r2, [pc, #16]	; (8001048 <__NVIC_SetPriorityGrouping+0x44>)
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	60d3      	str	r3, [r2, #12]
}
 800103c:	bf00      	nop
 800103e:	3714      	adds	r7, #20
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr
 8001048:	e000ed00 	.word	0xe000ed00

0800104c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001050:	4b04      	ldr	r3, [pc, #16]	; (8001064 <__NVIC_GetPriorityGrouping+0x18>)
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	0a1b      	lsrs	r3, r3, #8
 8001056:	f003 0307 	and.w	r3, r3, #7
}
 800105a:	4618      	mov	r0, r3
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	e000ed00 	.word	0xe000ed00

08001068 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001076:	2b00      	cmp	r3, #0
 8001078:	db0b      	blt.n	8001092 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	f003 021f 	and.w	r2, r3, #31
 8001080:	4907      	ldr	r1, [pc, #28]	; (80010a0 <__NVIC_EnableIRQ+0x38>)
 8001082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001086:	095b      	lsrs	r3, r3, #5
 8001088:	2001      	movs	r0, #1
 800108a:	fa00 f202 	lsl.w	r2, r0, r2
 800108e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001092:	bf00      	nop
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	e000e100 	.word	0xe000e100

080010a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	6039      	str	r1, [r7, #0]
 80010ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	db0a      	blt.n	80010ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	b2da      	uxtb	r2, r3
 80010bc:	490c      	ldr	r1, [pc, #48]	; (80010f0 <__NVIC_SetPriority+0x4c>)
 80010be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c2:	0112      	lsls	r2, r2, #4
 80010c4:	b2d2      	uxtb	r2, r2
 80010c6:	440b      	add	r3, r1
 80010c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010cc:	e00a      	b.n	80010e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	4908      	ldr	r1, [pc, #32]	; (80010f4 <__NVIC_SetPriority+0x50>)
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	f003 030f 	and.w	r3, r3, #15
 80010da:	3b04      	subs	r3, #4
 80010dc:	0112      	lsls	r2, r2, #4
 80010de:	b2d2      	uxtb	r2, r2
 80010e0:	440b      	add	r3, r1
 80010e2:	761a      	strb	r2, [r3, #24]
}
 80010e4:	bf00      	nop
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr
 80010f0:	e000e100 	.word	0xe000e100
 80010f4:	e000ed00 	.word	0xe000ed00

080010f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b089      	sub	sp, #36	; 0x24
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	f003 0307 	and.w	r3, r3, #7
 800110a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	f1c3 0307 	rsb	r3, r3, #7
 8001112:	2b04      	cmp	r3, #4
 8001114:	bf28      	it	cs
 8001116:	2304      	movcs	r3, #4
 8001118:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	3304      	adds	r3, #4
 800111e:	2b06      	cmp	r3, #6
 8001120:	d902      	bls.n	8001128 <NVIC_EncodePriority+0x30>
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	3b03      	subs	r3, #3
 8001126:	e000      	b.n	800112a <NVIC_EncodePriority+0x32>
 8001128:	2300      	movs	r3, #0
 800112a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800112c:	f04f 32ff 	mov.w	r2, #4294967295
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	fa02 f303 	lsl.w	r3, r2, r3
 8001136:	43da      	mvns	r2, r3
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	401a      	ands	r2, r3
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001140:	f04f 31ff 	mov.w	r1, #4294967295
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	fa01 f303 	lsl.w	r3, r1, r3
 800114a:	43d9      	mvns	r1, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001150:	4313      	orrs	r3, r2
         );
}
 8001152:	4618      	mov	r0, r3
 8001154:	3724      	adds	r7, #36	; 0x24
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr

0800115e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	b082      	sub	sp, #8
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f7ff ff4c 	bl	8001004 <__NVIC_SetPriorityGrouping>
}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	607a      	str	r2, [r7, #4]
 8001180:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001182:	2300      	movs	r3, #0
 8001184:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001186:	f7ff ff61 	bl	800104c <__NVIC_GetPriorityGrouping>
 800118a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800118c:	687a      	ldr	r2, [r7, #4]
 800118e:	68b9      	ldr	r1, [r7, #8]
 8001190:	6978      	ldr	r0, [r7, #20]
 8001192:	f7ff ffb1 	bl	80010f8 <NVIC_EncodePriority>
 8001196:	4602      	mov	r2, r0
 8001198:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800119c:	4611      	mov	r1, r2
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff ff80 	bl	80010a4 <__NVIC_SetPriority>
}
 80011a4:	bf00      	nop
 80011a6:	3718      	adds	r7, #24
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ff54 	bl	8001068 <__NVIC_EnableIRQ>
}
 80011c0:	bf00      	nop
 80011c2:	3708      	adds	r7, #8
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011d4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80011d6:	f7ff ff09 	bl	8000fec <HAL_GetTick>
 80011da:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d008      	beq.n	80011fa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2280      	movs	r2, #128	; 0x80
 80011ec:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2200      	movs	r2, #0
 80011f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e052      	b.n	80012a0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f022 0216 	bic.w	r2, r2, #22
 8001208:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	695a      	ldr	r2, [r3, #20]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001218:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121e:	2b00      	cmp	r3, #0
 8001220:	d103      	bne.n	800122a <HAL_DMA_Abort+0x62>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001226:	2b00      	cmp	r3, #0
 8001228:	d007      	beq.n	800123a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f022 0208 	bic.w	r2, r2, #8
 8001238:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	681a      	ldr	r2, [r3, #0]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f022 0201 	bic.w	r2, r2, #1
 8001248:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800124a:	e013      	b.n	8001274 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800124c:	f7ff fece 	bl	8000fec <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2b05      	cmp	r3, #5
 8001258:	d90c      	bls.n	8001274 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2220      	movs	r2, #32
 800125e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2203      	movs	r2, #3
 8001264:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2200      	movs	r2, #0
 800126c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001270:	2303      	movs	r3, #3
 8001272:	e015      	b.n	80012a0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	2b00      	cmp	r3, #0
 8001280:	d1e4      	bne.n	800124c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001286:	223f      	movs	r2, #63	; 0x3f
 8001288:	409a      	lsls	r2, r3
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2201      	movs	r2, #1
 8001292:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2200      	movs	r2, #0
 800129a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800129e:	2300      	movs	r3, #0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	2b02      	cmp	r3, #2
 80012ba:	d004      	beq.n	80012c6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2280      	movs	r2, #128	; 0x80
 80012c0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e00c      	b.n	80012e0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2205      	movs	r2, #5
 80012ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f022 0201 	bic.w	r2, r2, #1
 80012dc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80012de:	2300      	movs	r3, #0
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b089      	sub	sp, #36	; 0x24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012f6:	2300      	movs	r3, #0
 80012f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012fa:	2300      	movs	r3, #0
 80012fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012fe:	2300      	movs	r3, #0
 8001300:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001302:	2300      	movs	r3, #0
 8001304:	61fb      	str	r3, [r7, #28]
 8001306:	e16b      	b.n	80015e0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001308:	2201      	movs	r2, #1
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	697a      	ldr	r2, [r7, #20]
 8001318:	4013      	ands	r3, r2
 800131a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	429a      	cmp	r2, r3
 8001322:	f040 815a 	bne.w	80015da <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f003 0303 	and.w	r3, r3, #3
 800132e:	2b01      	cmp	r3, #1
 8001330:	d005      	beq.n	800133e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800133a:	2b02      	cmp	r3, #2
 800133c:	d130      	bne.n	80013a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	2203      	movs	r2, #3
 800134a:	fa02 f303 	lsl.w	r3, r2, r3
 800134e:	43db      	mvns	r3, r3
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	4013      	ands	r3, r2
 8001354:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	68da      	ldr	r2, [r3, #12]
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	fa02 f303 	lsl.w	r3, r2, r3
 8001362:	69ba      	ldr	r2, [r7, #24]
 8001364:	4313      	orrs	r3, r2
 8001366:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001374:	2201      	movs	r2, #1
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	fa02 f303 	lsl.w	r3, r2, r3
 800137c:	43db      	mvns	r3, r3
 800137e:	69ba      	ldr	r2, [r7, #24]
 8001380:	4013      	ands	r3, r2
 8001382:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	091b      	lsrs	r3, r3, #4
 800138a:	f003 0201 	and.w	r2, r3, #1
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	fa02 f303 	lsl.w	r3, r2, r3
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	4313      	orrs	r3, r2
 8001398:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	69ba      	ldr	r2, [r7, #24]
 800139e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f003 0303 	and.w	r3, r3, #3
 80013a8:	2b03      	cmp	r3, #3
 80013aa:	d017      	beq.n	80013dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	005b      	lsls	r3, r3, #1
 80013b6:	2203      	movs	r2, #3
 80013b8:	fa02 f303 	lsl.w	r3, r2, r3
 80013bc:	43db      	mvns	r3, r3
 80013be:	69ba      	ldr	r2, [r7, #24]
 80013c0:	4013      	ands	r3, r2
 80013c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	689a      	ldr	r2, [r3, #8]
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	fa02 f303 	lsl.w	r3, r2, r3
 80013d0:	69ba      	ldr	r2, [r7, #24]
 80013d2:	4313      	orrs	r3, r2
 80013d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f003 0303 	and.w	r3, r3, #3
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	d123      	bne.n	8001430 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	08da      	lsrs	r2, r3, #3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3208      	adds	r2, #8
 80013f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	f003 0307 	and.w	r3, r3, #7
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	220f      	movs	r2, #15
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	43db      	mvns	r3, r3
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	4013      	ands	r3, r2
 800140a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	691a      	ldr	r2, [r3, #16]
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	f003 0307 	and.w	r3, r3, #7
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	fa02 f303 	lsl.w	r3, r2, r3
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	4313      	orrs	r3, r2
 8001420:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	08da      	lsrs	r2, r3, #3
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	3208      	adds	r2, #8
 800142a:	69b9      	ldr	r1, [r7, #24]
 800142c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	005b      	lsls	r3, r3, #1
 800143a:	2203      	movs	r2, #3
 800143c:	fa02 f303 	lsl.w	r3, r2, r3
 8001440:	43db      	mvns	r3, r3
 8001442:	69ba      	ldr	r2, [r7, #24]
 8001444:	4013      	ands	r3, r2
 8001446:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	f003 0203 	and.w	r2, r3, #3
 8001450:	69fb      	ldr	r3, [r7, #28]
 8001452:	005b      	lsls	r3, r3, #1
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	4313      	orrs	r3, r2
 800145c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	69ba      	ldr	r2, [r7, #24]
 8001462:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800146c:	2b00      	cmp	r3, #0
 800146e:	f000 80b4 	beq.w	80015da <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	60fb      	str	r3, [r7, #12]
 8001476:	4b60      	ldr	r3, [pc, #384]	; (80015f8 <HAL_GPIO_Init+0x30c>)
 8001478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147a:	4a5f      	ldr	r2, [pc, #380]	; (80015f8 <HAL_GPIO_Init+0x30c>)
 800147c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001480:	6453      	str	r3, [r2, #68]	; 0x44
 8001482:	4b5d      	ldr	r3, [pc, #372]	; (80015f8 <HAL_GPIO_Init+0x30c>)
 8001484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001486:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800148e:	4a5b      	ldr	r2, [pc, #364]	; (80015fc <HAL_GPIO_Init+0x310>)
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	089b      	lsrs	r3, r3, #2
 8001494:	3302      	adds	r3, #2
 8001496:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800149a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	f003 0303 	and.w	r3, r3, #3
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	220f      	movs	r2, #15
 80014a6:	fa02 f303 	lsl.w	r3, r2, r3
 80014aa:	43db      	mvns	r3, r3
 80014ac:	69ba      	ldr	r2, [r7, #24]
 80014ae:	4013      	ands	r3, r2
 80014b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4a52      	ldr	r2, [pc, #328]	; (8001600 <HAL_GPIO_Init+0x314>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d02b      	beq.n	8001512 <HAL_GPIO_Init+0x226>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a51      	ldr	r2, [pc, #324]	; (8001604 <HAL_GPIO_Init+0x318>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d025      	beq.n	800150e <HAL_GPIO_Init+0x222>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4a50      	ldr	r2, [pc, #320]	; (8001608 <HAL_GPIO_Init+0x31c>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d01f      	beq.n	800150a <HAL_GPIO_Init+0x21e>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a4f      	ldr	r2, [pc, #316]	; (800160c <HAL_GPIO_Init+0x320>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d019      	beq.n	8001506 <HAL_GPIO_Init+0x21a>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a4e      	ldr	r2, [pc, #312]	; (8001610 <HAL_GPIO_Init+0x324>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d013      	beq.n	8001502 <HAL_GPIO_Init+0x216>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4a4d      	ldr	r2, [pc, #308]	; (8001614 <HAL_GPIO_Init+0x328>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d00d      	beq.n	80014fe <HAL_GPIO_Init+0x212>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a4c      	ldr	r2, [pc, #304]	; (8001618 <HAL_GPIO_Init+0x32c>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d007      	beq.n	80014fa <HAL_GPIO_Init+0x20e>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a4b      	ldr	r2, [pc, #300]	; (800161c <HAL_GPIO_Init+0x330>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d101      	bne.n	80014f6 <HAL_GPIO_Init+0x20a>
 80014f2:	2307      	movs	r3, #7
 80014f4:	e00e      	b.n	8001514 <HAL_GPIO_Init+0x228>
 80014f6:	2308      	movs	r3, #8
 80014f8:	e00c      	b.n	8001514 <HAL_GPIO_Init+0x228>
 80014fa:	2306      	movs	r3, #6
 80014fc:	e00a      	b.n	8001514 <HAL_GPIO_Init+0x228>
 80014fe:	2305      	movs	r3, #5
 8001500:	e008      	b.n	8001514 <HAL_GPIO_Init+0x228>
 8001502:	2304      	movs	r3, #4
 8001504:	e006      	b.n	8001514 <HAL_GPIO_Init+0x228>
 8001506:	2303      	movs	r3, #3
 8001508:	e004      	b.n	8001514 <HAL_GPIO_Init+0x228>
 800150a:	2302      	movs	r3, #2
 800150c:	e002      	b.n	8001514 <HAL_GPIO_Init+0x228>
 800150e:	2301      	movs	r3, #1
 8001510:	e000      	b.n	8001514 <HAL_GPIO_Init+0x228>
 8001512:	2300      	movs	r3, #0
 8001514:	69fa      	ldr	r2, [r7, #28]
 8001516:	f002 0203 	and.w	r2, r2, #3
 800151a:	0092      	lsls	r2, r2, #2
 800151c:	4093      	lsls	r3, r2
 800151e:	69ba      	ldr	r2, [r7, #24]
 8001520:	4313      	orrs	r3, r2
 8001522:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001524:	4935      	ldr	r1, [pc, #212]	; (80015fc <HAL_GPIO_Init+0x310>)
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	089b      	lsrs	r3, r3, #2
 800152a:	3302      	adds	r3, #2
 800152c:	69ba      	ldr	r2, [r7, #24]
 800152e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001532:	4b3b      	ldr	r3, [pc, #236]	; (8001620 <HAL_GPIO_Init+0x334>)
 8001534:	689b      	ldr	r3, [r3, #8]
 8001536:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	43db      	mvns	r3, r3
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	4013      	ands	r3, r2
 8001540:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d003      	beq.n	8001556 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	4313      	orrs	r3, r2
 8001554:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001556:	4a32      	ldr	r2, [pc, #200]	; (8001620 <HAL_GPIO_Init+0x334>)
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800155c:	4b30      	ldr	r3, [pc, #192]	; (8001620 <HAL_GPIO_Init+0x334>)
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	43db      	mvns	r3, r3
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	4013      	ands	r3, r2
 800156a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001574:	2b00      	cmp	r3, #0
 8001576:	d003      	beq.n	8001580 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	4313      	orrs	r3, r2
 800157e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001580:	4a27      	ldr	r2, [pc, #156]	; (8001620 <HAL_GPIO_Init+0x334>)
 8001582:	69bb      	ldr	r3, [r7, #24]
 8001584:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001586:	4b26      	ldr	r3, [pc, #152]	; (8001620 <HAL_GPIO_Init+0x334>)
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	43db      	mvns	r3, r3
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	4013      	ands	r3, r2
 8001594:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d003      	beq.n	80015aa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80015aa:	4a1d      	ldr	r2, [pc, #116]	; (8001620 <HAL_GPIO_Init+0x334>)
 80015ac:	69bb      	ldr	r3, [r7, #24]
 80015ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015b0:	4b1b      	ldr	r3, [pc, #108]	; (8001620 <HAL_GPIO_Init+0x334>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	43db      	mvns	r3, r3
 80015ba:	69ba      	ldr	r2, [r7, #24]
 80015bc:	4013      	ands	r3, r2
 80015be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d003      	beq.n	80015d4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80015cc:	69ba      	ldr	r2, [r7, #24]
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80015d4:	4a12      	ldr	r2, [pc, #72]	; (8001620 <HAL_GPIO_Init+0x334>)
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	3301      	adds	r3, #1
 80015de:	61fb      	str	r3, [r7, #28]
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	2b0f      	cmp	r3, #15
 80015e4:	f67f ae90 	bls.w	8001308 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015e8:	bf00      	nop
 80015ea:	bf00      	nop
 80015ec:	3724      	adds	r7, #36	; 0x24
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	40023800 	.word	0x40023800
 80015fc:	40013800 	.word	0x40013800
 8001600:	40020000 	.word	0x40020000
 8001604:	40020400 	.word	0x40020400
 8001608:	40020800 	.word	0x40020800
 800160c:	40020c00 	.word	0x40020c00
 8001610:	40021000 	.word	0x40021000
 8001614:	40021400 	.word	0x40021400
 8001618:	40021800 	.word	0x40021800
 800161c:	40021c00 	.word	0x40021c00
 8001620:	40013c00 	.word	0x40013c00

08001624 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	460b      	mov	r3, r1
 800162e:	807b      	strh	r3, [r7, #2]
 8001630:	4613      	mov	r3, r2
 8001632:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001634:	787b      	ldrb	r3, [r7, #1]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d003      	beq.n	8001642 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800163a:	887a      	ldrh	r2, [r7, #2]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001640:	e003      	b.n	800164a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001642:	887b      	ldrh	r3, [r7, #2]
 8001644:	041a      	lsls	r2, r3, #16
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	619a      	str	r2, [r3, #24]
}
 800164a:	bf00      	nop
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
	...

08001658 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d101      	bne.n	800166a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e267      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	2b00      	cmp	r3, #0
 8001674:	d075      	beq.n	8001762 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001676:	4b88      	ldr	r3, [pc, #544]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	f003 030c 	and.w	r3, r3, #12
 800167e:	2b04      	cmp	r3, #4
 8001680:	d00c      	beq.n	800169c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001682:	4b85      	ldr	r3, [pc, #532]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800168a:	2b08      	cmp	r3, #8
 800168c:	d112      	bne.n	80016b4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800168e:	4b82      	ldr	r3, [pc, #520]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001696:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800169a:	d10b      	bne.n	80016b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800169c:	4b7e      	ldr	r3, [pc, #504]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d05b      	beq.n	8001760 <HAL_RCC_OscConfig+0x108>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d157      	bne.n	8001760 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e242      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016bc:	d106      	bne.n	80016cc <HAL_RCC_OscConfig+0x74>
 80016be:	4b76      	ldr	r3, [pc, #472]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a75      	ldr	r2, [pc, #468]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 80016c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016c8:	6013      	str	r3, [r2, #0]
 80016ca:	e01d      	b.n	8001708 <HAL_RCC_OscConfig+0xb0>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016d4:	d10c      	bne.n	80016f0 <HAL_RCC_OscConfig+0x98>
 80016d6:	4b70      	ldr	r3, [pc, #448]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a6f      	ldr	r2, [pc, #444]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 80016dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016e0:	6013      	str	r3, [r2, #0]
 80016e2:	4b6d      	ldr	r3, [pc, #436]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4a6c      	ldr	r2, [pc, #432]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 80016e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016ec:	6013      	str	r3, [r2, #0]
 80016ee:	e00b      	b.n	8001708 <HAL_RCC_OscConfig+0xb0>
 80016f0:	4b69      	ldr	r3, [pc, #420]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a68      	ldr	r2, [pc, #416]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 80016f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016fa:	6013      	str	r3, [r2, #0]
 80016fc:	4b66      	ldr	r3, [pc, #408]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a65      	ldr	r2, [pc, #404]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 8001702:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001706:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d013      	beq.n	8001738 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001710:	f7ff fc6c 	bl	8000fec <HAL_GetTick>
 8001714:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001716:	e008      	b.n	800172a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001718:	f7ff fc68 	bl	8000fec <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b64      	cmp	r3, #100	; 0x64
 8001724:	d901      	bls.n	800172a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e207      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800172a:	4b5b      	ldr	r3, [pc, #364]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001732:	2b00      	cmp	r3, #0
 8001734:	d0f0      	beq.n	8001718 <HAL_RCC_OscConfig+0xc0>
 8001736:	e014      	b.n	8001762 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001738:	f7ff fc58 	bl	8000fec <HAL_GetTick>
 800173c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800173e:	e008      	b.n	8001752 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001740:	f7ff fc54 	bl	8000fec <HAL_GetTick>
 8001744:	4602      	mov	r2, r0
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	2b64      	cmp	r3, #100	; 0x64
 800174c:	d901      	bls.n	8001752 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800174e:	2303      	movs	r3, #3
 8001750:	e1f3      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001752:	4b51      	ldr	r3, [pc, #324]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800175a:	2b00      	cmp	r3, #0
 800175c:	d1f0      	bne.n	8001740 <HAL_RCC_OscConfig+0xe8>
 800175e:	e000      	b.n	8001762 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001760:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	2b00      	cmp	r3, #0
 800176c:	d063      	beq.n	8001836 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800176e:	4b4a      	ldr	r3, [pc, #296]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	f003 030c 	and.w	r3, r3, #12
 8001776:	2b00      	cmp	r3, #0
 8001778:	d00b      	beq.n	8001792 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800177a:	4b47      	ldr	r3, [pc, #284]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001782:	2b08      	cmp	r3, #8
 8001784:	d11c      	bne.n	80017c0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001786:	4b44      	ldr	r3, [pc, #272]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d116      	bne.n	80017c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001792:	4b41      	ldr	r3, [pc, #260]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	2b00      	cmp	r3, #0
 800179c:	d005      	beq.n	80017aa <HAL_RCC_OscConfig+0x152>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	68db      	ldr	r3, [r3, #12]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d001      	beq.n	80017aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e1c7      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017aa:	4b3b      	ldr	r3, [pc, #236]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	691b      	ldr	r3, [r3, #16]
 80017b6:	00db      	lsls	r3, r3, #3
 80017b8:	4937      	ldr	r1, [pc, #220]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 80017ba:	4313      	orrs	r3, r2
 80017bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017be:	e03a      	b.n	8001836 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d020      	beq.n	800180a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017c8:	4b34      	ldr	r3, [pc, #208]	; (800189c <HAL_RCC_OscConfig+0x244>)
 80017ca:	2201      	movs	r2, #1
 80017cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ce:	f7ff fc0d 	bl	8000fec <HAL_GetTick>
 80017d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017d4:	e008      	b.n	80017e8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017d6:	f7ff fc09 	bl	8000fec <HAL_GetTick>
 80017da:	4602      	mov	r2, r0
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d901      	bls.n	80017e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80017e4:	2303      	movs	r3, #3
 80017e6:	e1a8      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017e8:	4b2b      	ldr	r3, [pc, #172]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0302 	and.w	r3, r3, #2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d0f0      	beq.n	80017d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017f4:	4b28      	ldr	r3, [pc, #160]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	691b      	ldr	r3, [r3, #16]
 8001800:	00db      	lsls	r3, r3, #3
 8001802:	4925      	ldr	r1, [pc, #148]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 8001804:	4313      	orrs	r3, r2
 8001806:	600b      	str	r3, [r1, #0]
 8001808:	e015      	b.n	8001836 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800180a:	4b24      	ldr	r3, [pc, #144]	; (800189c <HAL_RCC_OscConfig+0x244>)
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001810:	f7ff fbec 	bl	8000fec <HAL_GetTick>
 8001814:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001816:	e008      	b.n	800182a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001818:	f7ff fbe8 	bl	8000fec <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	2b02      	cmp	r3, #2
 8001824:	d901      	bls.n	800182a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e187      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800182a:	4b1b      	ldr	r3, [pc, #108]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	2b00      	cmp	r3, #0
 8001834:	d1f0      	bne.n	8001818 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0308 	and.w	r3, r3, #8
 800183e:	2b00      	cmp	r3, #0
 8001840:	d036      	beq.n	80018b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d016      	beq.n	8001878 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800184a:	4b15      	ldr	r3, [pc, #84]	; (80018a0 <HAL_RCC_OscConfig+0x248>)
 800184c:	2201      	movs	r2, #1
 800184e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001850:	f7ff fbcc 	bl	8000fec <HAL_GetTick>
 8001854:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001856:	e008      	b.n	800186a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001858:	f7ff fbc8 	bl	8000fec <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	2b02      	cmp	r3, #2
 8001864:	d901      	bls.n	800186a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001866:	2303      	movs	r3, #3
 8001868:	e167      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800186a:	4b0b      	ldr	r3, [pc, #44]	; (8001898 <HAL_RCC_OscConfig+0x240>)
 800186c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	2b00      	cmp	r3, #0
 8001874:	d0f0      	beq.n	8001858 <HAL_RCC_OscConfig+0x200>
 8001876:	e01b      	b.n	80018b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001878:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <HAL_RCC_OscConfig+0x248>)
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800187e:	f7ff fbb5 	bl	8000fec <HAL_GetTick>
 8001882:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001884:	e00e      	b.n	80018a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001886:	f7ff fbb1 	bl	8000fec <HAL_GetTick>
 800188a:	4602      	mov	r2, r0
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	2b02      	cmp	r3, #2
 8001892:	d907      	bls.n	80018a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001894:	2303      	movs	r3, #3
 8001896:	e150      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
 8001898:	40023800 	.word	0x40023800
 800189c:	42470000 	.word	0x42470000
 80018a0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018a4:	4b88      	ldr	r3, [pc, #544]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 80018a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018a8:	f003 0302 	and.w	r3, r3, #2
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d1ea      	bne.n	8001886 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0304 	and.w	r3, r3, #4
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	f000 8097 	beq.w	80019ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018be:	2300      	movs	r3, #0
 80018c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018c2:	4b81      	ldr	r3, [pc, #516]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d10f      	bne.n	80018ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	60bb      	str	r3, [r7, #8]
 80018d2:	4b7d      	ldr	r3, [pc, #500]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 80018d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d6:	4a7c      	ldr	r2, [pc, #496]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 80018d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018dc:	6413      	str	r3, [r2, #64]	; 0x40
 80018de:	4b7a      	ldr	r3, [pc, #488]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 80018e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018ea:	2301      	movs	r3, #1
 80018ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018ee:	4b77      	ldr	r3, [pc, #476]	; (8001acc <HAL_RCC_OscConfig+0x474>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d118      	bne.n	800192c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018fa:	4b74      	ldr	r3, [pc, #464]	; (8001acc <HAL_RCC_OscConfig+0x474>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a73      	ldr	r2, [pc, #460]	; (8001acc <HAL_RCC_OscConfig+0x474>)
 8001900:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001904:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001906:	f7ff fb71 	bl	8000fec <HAL_GetTick>
 800190a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800190c:	e008      	b.n	8001920 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800190e:	f7ff fb6d 	bl	8000fec <HAL_GetTick>
 8001912:	4602      	mov	r2, r0
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	2b02      	cmp	r3, #2
 800191a:	d901      	bls.n	8001920 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800191c:	2303      	movs	r3, #3
 800191e:	e10c      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001920:	4b6a      	ldr	r3, [pc, #424]	; (8001acc <HAL_RCC_OscConfig+0x474>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001928:	2b00      	cmp	r3, #0
 800192a:	d0f0      	beq.n	800190e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	2b01      	cmp	r3, #1
 8001932:	d106      	bne.n	8001942 <HAL_RCC_OscConfig+0x2ea>
 8001934:	4b64      	ldr	r3, [pc, #400]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 8001936:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001938:	4a63      	ldr	r2, [pc, #396]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 800193a:	f043 0301 	orr.w	r3, r3, #1
 800193e:	6713      	str	r3, [r2, #112]	; 0x70
 8001940:	e01c      	b.n	800197c <HAL_RCC_OscConfig+0x324>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	2b05      	cmp	r3, #5
 8001948:	d10c      	bne.n	8001964 <HAL_RCC_OscConfig+0x30c>
 800194a:	4b5f      	ldr	r3, [pc, #380]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 800194c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800194e:	4a5e      	ldr	r2, [pc, #376]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 8001950:	f043 0304 	orr.w	r3, r3, #4
 8001954:	6713      	str	r3, [r2, #112]	; 0x70
 8001956:	4b5c      	ldr	r3, [pc, #368]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 8001958:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800195a:	4a5b      	ldr	r2, [pc, #364]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6713      	str	r3, [r2, #112]	; 0x70
 8001962:	e00b      	b.n	800197c <HAL_RCC_OscConfig+0x324>
 8001964:	4b58      	ldr	r3, [pc, #352]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 8001966:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001968:	4a57      	ldr	r2, [pc, #348]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 800196a:	f023 0301 	bic.w	r3, r3, #1
 800196e:	6713      	str	r3, [r2, #112]	; 0x70
 8001970:	4b55      	ldr	r3, [pc, #340]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 8001972:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001974:	4a54      	ldr	r2, [pc, #336]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 8001976:	f023 0304 	bic.w	r3, r3, #4
 800197a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d015      	beq.n	80019b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001984:	f7ff fb32 	bl	8000fec <HAL_GetTick>
 8001988:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800198a:	e00a      	b.n	80019a2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800198c:	f7ff fb2e 	bl	8000fec <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	f241 3288 	movw	r2, #5000	; 0x1388
 800199a:	4293      	cmp	r3, r2
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e0cb      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019a2:	4b49      	ldr	r3, [pc, #292]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 80019a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d0ee      	beq.n	800198c <HAL_RCC_OscConfig+0x334>
 80019ae:	e014      	b.n	80019da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019b0:	f7ff fb1c 	bl	8000fec <HAL_GetTick>
 80019b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019b6:	e00a      	b.n	80019ce <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019b8:	f7ff fb18 	bl	8000fec <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e0b5      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019ce:	4b3e      	ldr	r3, [pc, #248]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 80019d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d1ee      	bne.n	80019b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80019da:	7dfb      	ldrb	r3, [r7, #23]
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d105      	bne.n	80019ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019e0:	4b39      	ldr	r3, [pc, #228]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 80019e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e4:	4a38      	ldr	r2, [pc, #224]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 80019e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019ea:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	f000 80a1 	beq.w	8001b38 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80019f6:	4b34      	ldr	r3, [pc, #208]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	f003 030c 	and.w	r3, r3, #12
 80019fe:	2b08      	cmp	r3, #8
 8001a00:	d05c      	beq.n	8001abc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	699b      	ldr	r3, [r3, #24]
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d141      	bne.n	8001a8e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a0a:	4b31      	ldr	r3, [pc, #196]	; (8001ad0 <HAL_RCC_OscConfig+0x478>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a10:	f7ff faec 	bl	8000fec <HAL_GetTick>
 8001a14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a16:	e008      	b.n	8001a2a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a18:	f7ff fae8 	bl	8000fec <HAL_GetTick>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d901      	bls.n	8001a2a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001a26:	2303      	movs	r3, #3
 8001a28:	e087      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a2a:	4b27      	ldr	r3, [pc, #156]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1f0      	bne.n	8001a18 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	69da      	ldr	r2, [r3, #28]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6a1b      	ldr	r3, [r3, #32]
 8001a3e:	431a      	orrs	r2, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a44:	019b      	lsls	r3, r3, #6
 8001a46:	431a      	orrs	r2, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a4c:	085b      	lsrs	r3, r3, #1
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	041b      	lsls	r3, r3, #16
 8001a52:	431a      	orrs	r2, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a58:	061b      	lsls	r3, r3, #24
 8001a5a:	491b      	ldr	r1, [pc, #108]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a60:	4b1b      	ldr	r3, [pc, #108]	; (8001ad0 <HAL_RCC_OscConfig+0x478>)
 8001a62:	2201      	movs	r2, #1
 8001a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a66:	f7ff fac1 	bl	8000fec <HAL_GetTick>
 8001a6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a6c:	e008      	b.n	8001a80 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a6e:	f7ff fabd 	bl	8000fec <HAL_GetTick>
 8001a72:	4602      	mov	r2, r0
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d901      	bls.n	8001a80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e05c      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a80:	4b11      	ldr	r3, [pc, #68]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d0f0      	beq.n	8001a6e <HAL_RCC_OscConfig+0x416>
 8001a8c:	e054      	b.n	8001b38 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a8e:	4b10      	ldr	r3, [pc, #64]	; (8001ad0 <HAL_RCC_OscConfig+0x478>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a94:	f7ff faaa 	bl	8000fec <HAL_GetTick>
 8001a98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a9a:	e008      	b.n	8001aae <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a9c:	f7ff faa6 	bl	8000fec <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e045      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aae:	4b06      	ldr	r3, [pc, #24]	; (8001ac8 <HAL_RCC_OscConfig+0x470>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d1f0      	bne.n	8001a9c <HAL_RCC_OscConfig+0x444>
 8001aba:	e03d      	b.n	8001b38 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d107      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e038      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
 8001ac8:	40023800 	.word	0x40023800
 8001acc:	40007000 	.word	0x40007000
 8001ad0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ad4:	4b1b      	ldr	r3, [pc, #108]	; (8001b44 <HAL_RCC_OscConfig+0x4ec>)
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	699b      	ldr	r3, [r3, #24]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d028      	beq.n	8001b34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d121      	bne.n	8001b34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d11a      	bne.n	8001b34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001afe:	68fa      	ldr	r2, [r7, #12]
 8001b00:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001b04:	4013      	ands	r3, r2
 8001b06:	687a      	ldr	r2, [r7, #4]
 8001b08:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001b0a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d111      	bne.n	8001b34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b1a:	085b      	lsrs	r3, r3, #1
 8001b1c:	3b01      	subs	r3, #1
 8001b1e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d107      	bne.n	8001b34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b2e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d001      	beq.n	8001b38 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e000      	b.n	8001b3a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3718      	adds	r7, #24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40023800 	.word	0x40023800

08001b48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d101      	bne.n	8001b5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e0cc      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b5c:	4b68      	ldr	r3, [pc, #416]	; (8001d00 <HAL_RCC_ClockConfig+0x1b8>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 0307 	and.w	r3, r3, #7
 8001b64:	683a      	ldr	r2, [r7, #0]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	d90c      	bls.n	8001b84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b6a:	4b65      	ldr	r3, [pc, #404]	; (8001d00 <HAL_RCC_ClockConfig+0x1b8>)
 8001b6c:	683a      	ldr	r2, [r7, #0]
 8001b6e:	b2d2      	uxtb	r2, r2
 8001b70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b72:	4b63      	ldr	r3, [pc, #396]	; (8001d00 <HAL_RCC_ClockConfig+0x1b8>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	683a      	ldr	r2, [r7, #0]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d001      	beq.n	8001b84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e0b8      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 0302 	and.w	r3, r3, #2
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d020      	beq.n	8001bd2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0304 	and.w	r3, r3, #4
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d005      	beq.n	8001ba8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b9c:	4b59      	ldr	r3, [pc, #356]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	4a58      	ldr	r2, [pc, #352]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001ba6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0308 	and.w	r3, r3, #8
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d005      	beq.n	8001bc0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bb4:	4b53      	ldr	r3, [pc, #332]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	4a52      	ldr	r2, [pc, #328]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001bba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001bbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bc0:	4b50      	ldr	r3, [pc, #320]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	494d      	ldr	r1, [pc, #308]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0301 	and.w	r3, r3, #1
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d044      	beq.n	8001c68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d107      	bne.n	8001bf6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be6:	4b47      	ldr	r3, [pc, #284]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d119      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e07f      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d003      	beq.n	8001c06 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c02:	2b03      	cmp	r3, #3
 8001c04:	d107      	bne.n	8001c16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c06:	4b3f      	ldr	r3, [pc, #252]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d109      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e06f      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c16:	4b3b      	ldr	r3, [pc, #236]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d101      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e067      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c26:	4b37      	ldr	r3, [pc, #220]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	f023 0203 	bic.w	r2, r3, #3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	4934      	ldr	r1, [pc, #208]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001c34:	4313      	orrs	r3, r2
 8001c36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c38:	f7ff f9d8 	bl	8000fec <HAL_GetTick>
 8001c3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c3e:	e00a      	b.n	8001c56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c40:	f7ff f9d4 	bl	8000fec <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e04f      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c56:	4b2b      	ldr	r3, [pc, #172]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f003 020c 	and.w	r2, r3, #12
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d1eb      	bne.n	8001c40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c68:	4b25      	ldr	r3, [pc, #148]	; (8001d00 <HAL_RCC_ClockConfig+0x1b8>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0307 	and.w	r3, r3, #7
 8001c70:	683a      	ldr	r2, [r7, #0]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d20c      	bcs.n	8001c90 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c76:	4b22      	ldr	r3, [pc, #136]	; (8001d00 <HAL_RCC_ClockConfig+0x1b8>)
 8001c78:	683a      	ldr	r2, [r7, #0]
 8001c7a:	b2d2      	uxtb	r2, r2
 8001c7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c7e:	4b20      	ldr	r3, [pc, #128]	; (8001d00 <HAL_RCC_ClockConfig+0x1b8>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 0307 	and.w	r3, r3, #7
 8001c86:	683a      	ldr	r2, [r7, #0]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d001      	beq.n	8001c90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e032      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 0304 	and.w	r3, r3, #4
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d008      	beq.n	8001cae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c9c:	4b19      	ldr	r3, [pc, #100]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	4916      	ldr	r1, [pc, #88]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001caa:	4313      	orrs	r3, r2
 8001cac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0308 	and.w	r3, r3, #8
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d009      	beq.n	8001cce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cba:	4b12      	ldr	r3, [pc, #72]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	00db      	lsls	r3, r3, #3
 8001cc8:	490e      	ldr	r1, [pc, #56]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001cce:	f000 f821 	bl	8001d14 <HAL_RCC_GetSysClockFreq>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	091b      	lsrs	r3, r3, #4
 8001cda:	f003 030f 	and.w	r3, r3, #15
 8001cde:	490a      	ldr	r1, [pc, #40]	; (8001d08 <HAL_RCC_ClockConfig+0x1c0>)
 8001ce0:	5ccb      	ldrb	r3, [r1, r3]
 8001ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ce6:	4a09      	ldr	r2, [pc, #36]	; (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001ce8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001cea:	4b09      	ldr	r3, [pc, #36]	; (8001d10 <HAL_RCC_ClockConfig+0x1c8>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7fe ffd4 	bl	8000c9c <HAL_InitTick>

  return HAL_OK;
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3710      	adds	r7, #16
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	40023c00 	.word	0x40023c00
 8001d04:	40023800 	.word	0x40023800
 8001d08:	08007a68 	.word	0x08007a68
 8001d0c:	20000008 	.word	0x20000008
 8001d10:	2000000c 	.word	0x2000000c

08001d14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d18:	b094      	sub	sp, #80	; 0x50
 8001d1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 8001d20:	2300      	movs	r3, #0
 8001d22:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 8001d24:	2300      	movs	r3, #0
 8001d26:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d2c:	4b79      	ldr	r3, [pc, #484]	; (8001f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	f003 030c 	and.w	r3, r3, #12
 8001d34:	2b08      	cmp	r3, #8
 8001d36:	d00d      	beq.n	8001d54 <HAL_RCC_GetSysClockFreq+0x40>
 8001d38:	2b08      	cmp	r3, #8
 8001d3a:	f200 80e1 	bhi.w	8001f00 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d002      	beq.n	8001d48 <HAL_RCC_GetSysClockFreq+0x34>
 8001d42:	2b04      	cmp	r3, #4
 8001d44:	d003      	beq.n	8001d4e <HAL_RCC_GetSysClockFreq+0x3a>
 8001d46:	e0db      	b.n	8001f00 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d48:	4b73      	ldr	r3, [pc, #460]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d4a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d4c:	e0db      	b.n	8001f06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d4e:	4b73      	ldr	r3, [pc, #460]	; (8001f1c <HAL_RCC_GetSysClockFreq+0x208>)
 8001d50:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d52:	e0d8      	b.n	8001f06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d54:	4b6f      	ldr	r3, [pc, #444]	; (8001f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d5c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d5e:	4b6d      	ldr	r3, [pc, #436]	; (8001f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d063      	beq.n	8001e32 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d6a:	4b6a      	ldr	r3, [pc, #424]	; (8001f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	099b      	lsrs	r3, r3, #6
 8001d70:	2200      	movs	r2, #0
 8001d72:	63bb      	str	r3, [r7, #56]	; 0x38
 8001d74:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d7c:	633b      	str	r3, [r7, #48]	; 0x30
 8001d7e:	2300      	movs	r3, #0
 8001d80:	637b      	str	r3, [r7, #52]	; 0x34
 8001d82:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001d86:	4622      	mov	r2, r4
 8001d88:	462b      	mov	r3, r5
 8001d8a:	f04f 0000 	mov.w	r0, #0
 8001d8e:	f04f 0100 	mov.w	r1, #0
 8001d92:	0159      	lsls	r1, r3, #5
 8001d94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d98:	0150      	lsls	r0, r2, #5
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	4621      	mov	r1, r4
 8001da0:	1a51      	subs	r1, r2, r1
 8001da2:	6139      	str	r1, [r7, #16]
 8001da4:	4629      	mov	r1, r5
 8001da6:	eb63 0301 	sbc.w	r3, r3, r1
 8001daa:	617b      	str	r3, [r7, #20]
 8001dac:	f04f 0200 	mov.w	r2, #0
 8001db0:	f04f 0300 	mov.w	r3, #0
 8001db4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001db8:	4659      	mov	r1, fp
 8001dba:	018b      	lsls	r3, r1, #6
 8001dbc:	4651      	mov	r1, sl
 8001dbe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001dc2:	4651      	mov	r1, sl
 8001dc4:	018a      	lsls	r2, r1, #6
 8001dc6:	4651      	mov	r1, sl
 8001dc8:	ebb2 0801 	subs.w	r8, r2, r1
 8001dcc:	4659      	mov	r1, fp
 8001dce:	eb63 0901 	sbc.w	r9, r3, r1
 8001dd2:	f04f 0200 	mov.w	r2, #0
 8001dd6:	f04f 0300 	mov.w	r3, #0
 8001dda:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001dde:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001de2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001de6:	4690      	mov	r8, r2
 8001de8:	4699      	mov	r9, r3
 8001dea:	4623      	mov	r3, r4
 8001dec:	eb18 0303 	adds.w	r3, r8, r3
 8001df0:	60bb      	str	r3, [r7, #8]
 8001df2:	462b      	mov	r3, r5
 8001df4:	eb49 0303 	adc.w	r3, r9, r3
 8001df8:	60fb      	str	r3, [r7, #12]
 8001dfa:	f04f 0200 	mov.w	r2, #0
 8001dfe:	f04f 0300 	mov.w	r3, #0
 8001e02:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001e06:	4629      	mov	r1, r5
 8001e08:	024b      	lsls	r3, r1, #9
 8001e0a:	4621      	mov	r1, r4
 8001e0c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e10:	4621      	mov	r1, r4
 8001e12:	024a      	lsls	r2, r1, #9
 8001e14:	4610      	mov	r0, r2
 8001e16:	4619      	mov	r1, r3
 8001e18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e1e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001e20:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001e24:	f7fe fa2c 	bl	8000280 <__aeabi_uldivmod>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001e30:	e058      	b.n	8001ee4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e32:	4b38      	ldr	r3, [pc, #224]	; (8001f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	099b      	lsrs	r3, r3, #6
 8001e38:	2200      	movs	r2, #0
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	4611      	mov	r1, r2
 8001e3e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001e42:	623b      	str	r3, [r7, #32]
 8001e44:	2300      	movs	r3, #0
 8001e46:	627b      	str	r3, [r7, #36]	; 0x24
 8001e48:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001e4c:	4642      	mov	r2, r8
 8001e4e:	464b      	mov	r3, r9
 8001e50:	f04f 0000 	mov.w	r0, #0
 8001e54:	f04f 0100 	mov.w	r1, #0
 8001e58:	0159      	lsls	r1, r3, #5
 8001e5a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e5e:	0150      	lsls	r0, r2, #5
 8001e60:	4602      	mov	r2, r0
 8001e62:	460b      	mov	r3, r1
 8001e64:	4641      	mov	r1, r8
 8001e66:	ebb2 0a01 	subs.w	sl, r2, r1
 8001e6a:	4649      	mov	r1, r9
 8001e6c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001e70:	f04f 0200 	mov.w	r2, #0
 8001e74:	f04f 0300 	mov.w	r3, #0
 8001e78:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001e7c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001e80:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001e84:	ebb2 040a 	subs.w	r4, r2, sl
 8001e88:	eb63 050b 	sbc.w	r5, r3, fp
 8001e8c:	f04f 0200 	mov.w	r2, #0
 8001e90:	f04f 0300 	mov.w	r3, #0
 8001e94:	00eb      	lsls	r3, r5, #3
 8001e96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e9a:	00e2      	lsls	r2, r4, #3
 8001e9c:	4614      	mov	r4, r2
 8001e9e:	461d      	mov	r5, r3
 8001ea0:	4643      	mov	r3, r8
 8001ea2:	18e3      	adds	r3, r4, r3
 8001ea4:	603b      	str	r3, [r7, #0]
 8001ea6:	464b      	mov	r3, r9
 8001ea8:	eb45 0303 	adc.w	r3, r5, r3
 8001eac:	607b      	str	r3, [r7, #4]
 8001eae:	f04f 0200 	mov.w	r2, #0
 8001eb2:	f04f 0300 	mov.w	r3, #0
 8001eb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001eba:	4629      	mov	r1, r5
 8001ebc:	028b      	lsls	r3, r1, #10
 8001ebe:	4621      	mov	r1, r4
 8001ec0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ec4:	4621      	mov	r1, r4
 8001ec6:	028a      	lsls	r2, r1, #10
 8001ec8:	4610      	mov	r0, r2
 8001eca:	4619      	mov	r1, r3
 8001ecc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ece:	2200      	movs	r2, #0
 8001ed0:	61bb      	str	r3, [r7, #24]
 8001ed2:	61fa      	str	r2, [r7, #28]
 8001ed4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ed8:	f7fe f9d2 	bl	8000280 <__aeabi_uldivmod>
 8001edc:	4602      	mov	r2, r0
 8001ede:	460b      	mov	r3, r1
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001ee4:	4b0b      	ldr	r3, [pc, #44]	; (8001f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	0c1b      	lsrs	r3, r3, #16
 8001eea:	f003 0303 	and.w	r3, r3, #3
 8001eee:	3301      	adds	r3, #1
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8001ef4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001ef6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001efc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001efe:	e002      	b.n	8001f06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f00:	4b05      	ldr	r3, [pc, #20]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x204>)
 8001f02:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001f04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3750      	adds	r7, #80	; 0x50
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f12:	bf00      	nop
 8001f14:	40023800 	.word	0x40023800
 8001f18:	00f42400 	.word	0x00f42400
 8001f1c:	007a1200 	.word	0x007a1200

08001f20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f24:	4b03      	ldr	r3, [pc, #12]	; (8001f34 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f26:	681b      	ldr	r3, [r3, #0]
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	20000008 	.word	0x20000008

08001f38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f3c:	f7ff fff0 	bl	8001f20 <HAL_RCC_GetHCLKFreq>
 8001f40:	4602      	mov	r2, r0
 8001f42:	4b05      	ldr	r3, [pc, #20]	; (8001f58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	0a9b      	lsrs	r3, r3, #10
 8001f48:	f003 0307 	and.w	r3, r3, #7
 8001f4c:	4903      	ldr	r1, [pc, #12]	; (8001f5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f4e:	5ccb      	ldrb	r3, [r1, r3]
 8001f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40023800 	.word	0x40023800
 8001f5c:	08007a78 	.word	0x08007a78

08001f60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f64:	f7ff ffdc 	bl	8001f20 <HAL_RCC_GetHCLKFreq>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	4b05      	ldr	r3, [pc, #20]	; (8001f80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	0b5b      	lsrs	r3, r3, #13
 8001f70:	f003 0307 	and.w	r3, r3, #7
 8001f74:	4903      	ldr	r1, [pc, #12]	; (8001f84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f76:	5ccb      	ldrb	r3, [r1, r3]
 8001f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	40023800 	.word	0x40023800
 8001f84:	08007a78 	.word	0x08007a78

08001f88 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	220f      	movs	r2, #15
 8001f96:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001f98:	4b12      	ldr	r3, [pc, #72]	; (8001fe4 <HAL_RCC_GetClockConfig+0x5c>)
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f003 0203 	and.w	r2, r3, #3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001fa4:	4b0f      	ldr	r3, [pc, #60]	; (8001fe4 <HAL_RCC_GetClockConfig+0x5c>)
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001fb0:	4b0c      	ldr	r3, [pc, #48]	; (8001fe4 <HAL_RCC_GetClockConfig+0x5c>)
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001fbc:	4b09      	ldr	r3, [pc, #36]	; (8001fe4 <HAL_RCC_GetClockConfig+0x5c>)
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	08db      	lsrs	r3, r3, #3
 8001fc2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001fca:	4b07      	ldr	r3, [pc, #28]	; (8001fe8 <HAL_RCC_GetClockConfig+0x60>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0207 	and.w	r2, r3, #7
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	601a      	str	r2, [r3, #0]
}
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	40023c00 	.word	0x40023c00

08001fec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d101      	bne.n	8001ffe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e041      	b.n	8002082 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002004:	b2db      	uxtb	r3, r3
 8002006:	2b00      	cmp	r3, #0
 8002008:	d106      	bne.n	8002018 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2200      	movs	r2, #0
 800200e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f000 f839 	bl	800208a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2202      	movs	r2, #2
 800201c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	3304      	adds	r3, #4
 8002028:	4619      	mov	r1, r3
 800202a:	4610      	mov	r0, r2
 800202c:	f000 f9c0 	bl	80023b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2201      	movs	r2, #1
 8002034:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2201      	movs	r2, #1
 800203c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2201      	movs	r2, #1
 8002044:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2201      	movs	r2, #1
 800204c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2201      	movs	r2, #1
 8002054:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2201      	movs	r2, #1
 8002074:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2201      	movs	r2, #1
 800207c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800208a:	b480      	push	{r7}
 800208c:	b083      	sub	sp, #12
 800208e:	af00      	add	r7, sp, #0
 8002090:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002092:	bf00      	nop
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
	...

080020a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d001      	beq.n	80020b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e04e      	b.n	8002156 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2202      	movs	r2, #2
 80020bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	68da      	ldr	r2, [r3, #12]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f042 0201 	orr.w	r2, r2, #1
 80020ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a23      	ldr	r2, [pc, #140]	; (8002164 <HAL_TIM_Base_Start_IT+0xc4>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d022      	beq.n	8002120 <HAL_TIM_Base_Start_IT+0x80>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020e2:	d01d      	beq.n	8002120 <HAL_TIM_Base_Start_IT+0x80>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a1f      	ldr	r2, [pc, #124]	; (8002168 <HAL_TIM_Base_Start_IT+0xc8>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d018      	beq.n	8002120 <HAL_TIM_Base_Start_IT+0x80>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a1e      	ldr	r2, [pc, #120]	; (800216c <HAL_TIM_Base_Start_IT+0xcc>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d013      	beq.n	8002120 <HAL_TIM_Base_Start_IT+0x80>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a1c      	ldr	r2, [pc, #112]	; (8002170 <HAL_TIM_Base_Start_IT+0xd0>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d00e      	beq.n	8002120 <HAL_TIM_Base_Start_IT+0x80>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a1b      	ldr	r2, [pc, #108]	; (8002174 <HAL_TIM_Base_Start_IT+0xd4>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d009      	beq.n	8002120 <HAL_TIM_Base_Start_IT+0x80>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a19      	ldr	r2, [pc, #100]	; (8002178 <HAL_TIM_Base_Start_IT+0xd8>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d004      	beq.n	8002120 <HAL_TIM_Base_Start_IT+0x80>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a18      	ldr	r2, [pc, #96]	; (800217c <HAL_TIM_Base_Start_IT+0xdc>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d111      	bne.n	8002144 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2b06      	cmp	r3, #6
 8002130:	d010      	beq.n	8002154 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f042 0201 	orr.w	r2, r2, #1
 8002140:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002142:	e007      	b.n	8002154 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f042 0201 	orr.w	r2, r2, #1
 8002152:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	3714      	adds	r7, #20
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	40010000 	.word	0x40010000
 8002168:	40000400 	.word	0x40000400
 800216c:	40000800 	.word	0x40000800
 8002170:	40000c00 	.word	0x40000c00
 8002174:	40010400 	.word	0x40010400
 8002178:	40014000 	.word	0x40014000
 800217c:	40001800 	.word	0x40001800

08002180 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	68db      	ldr	r3, [r3, #12]
 800218e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	f003 0302 	and.w	r3, r3, #2
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d020      	beq.n	80021e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f003 0302 	and.w	r3, r3, #2
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d01b      	beq.n	80021e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f06f 0202 	mvn.w	r2, #2
 80021b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2201      	movs	r2, #1
 80021ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	699b      	ldr	r3, [r3, #24]
 80021c2:	f003 0303 	and.w	r3, r3, #3
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d003      	beq.n	80021d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f000 f8d2 	bl	8002374 <HAL_TIM_IC_CaptureCallback>
 80021d0:	e005      	b.n	80021de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f000 f8c4 	bl	8002360 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f000 f8d5 	bl	8002388 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2200      	movs	r2, #0
 80021e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	f003 0304 	and.w	r3, r3, #4
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d020      	beq.n	8002230 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	f003 0304 	and.w	r3, r3, #4
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d01b      	beq.n	8002230 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f06f 0204 	mvn.w	r2, #4
 8002200:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2202      	movs	r2, #2
 8002206:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002212:	2b00      	cmp	r3, #0
 8002214:	d003      	beq.n	800221e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 f8ac 	bl	8002374 <HAL_TIM_IC_CaptureCallback>
 800221c:	e005      	b.n	800222a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f000 f89e 	bl	8002360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f000 f8af 	bl	8002388 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	f003 0308 	and.w	r3, r3, #8
 8002236:	2b00      	cmp	r3, #0
 8002238:	d020      	beq.n	800227c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	f003 0308 	and.w	r3, r3, #8
 8002240:	2b00      	cmp	r3, #0
 8002242:	d01b      	beq.n	800227c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f06f 0208 	mvn.w	r2, #8
 800224c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2204      	movs	r2, #4
 8002252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	69db      	ldr	r3, [r3, #28]
 800225a:	f003 0303 	and.w	r3, r3, #3
 800225e:	2b00      	cmp	r3, #0
 8002260:	d003      	beq.n	800226a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 f886 	bl	8002374 <HAL_TIM_IC_CaptureCallback>
 8002268:	e005      	b.n	8002276 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f000 f878 	bl	8002360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f000 f889 	bl	8002388 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2200      	movs	r2, #0
 800227a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	f003 0310 	and.w	r3, r3, #16
 8002282:	2b00      	cmp	r3, #0
 8002284:	d020      	beq.n	80022c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	f003 0310 	and.w	r3, r3, #16
 800228c:	2b00      	cmp	r3, #0
 800228e:	d01b      	beq.n	80022c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f06f 0210 	mvn.w	r2, #16
 8002298:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2208      	movs	r2, #8
 800229e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	69db      	ldr	r3, [r3, #28]
 80022a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d003      	beq.n	80022b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f000 f860 	bl	8002374 <HAL_TIM_IC_CaptureCallback>
 80022b4:	e005      	b.n	80022c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f000 f852 	bl	8002360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f000 f863 	bl	8002388 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	f003 0301 	and.w	r3, r3, #1
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d00c      	beq.n	80022ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	f003 0301 	and.w	r3, r3, #1
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d007      	beq.n	80022ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f06f 0201 	mvn.w	r2, #1
 80022e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f7fe fc48 	bl	8000b7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d00c      	beq.n	8002310 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d007      	beq.n	8002310 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f000 f900 	bl	8002510 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002316:	2b00      	cmp	r3, #0
 8002318:	d00c      	beq.n	8002334 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002320:	2b00      	cmp	r3, #0
 8002322:	d007      	beq.n	8002334 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800232c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f000 f834 	bl	800239c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	f003 0320 	and.w	r3, r3, #32
 800233a:	2b00      	cmp	r3, #0
 800233c:	d00c      	beq.n	8002358 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f003 0320 	and.w	r3, r3, #32
 8002344:	2b00      	cmp	r3, #0
 8002346:	d007      	beq.n	8002358 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f06f 0220 	mvn.w	r2, #32
 8002350:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f000 f8d2 	bl	80024fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002358:	bf00      	nop
 800235a:	3710      	adds	r7, #16
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002368:	bf00      	nop
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023a4:	bf00      	nop
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4a43      	ldr	r2, [pc, #268]	; (80024d0 <TIM_Base_SetConfig+0x120>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d013      	beq.n	80023f0 <TIM_Base_SetConfig+0x40>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023ce:	d00f      	beq.n	80023f0 <TIM_Base_SetConfig+0x40>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4a40      	ldr	r2, [pc, #256]	; (80024d4 <TIM_Base_SetConfig+0x124>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d00b      	beq.n	80023f0 <TIM_Base_SetConfig+0x40>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	4a3f      	ldr	r2, [pc, #252]	; (80024d8 <TIM_Base_SetConfig+0x128>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d007      	beq.n	80023f0 <TIM_Base_SetConfig+0x40>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4a3e      	ldr	r2, [pc, #248]	; (80024dc <TIM_Base_SetConfig+0x12c>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d003      	beq.n	80023f0 <TIM_Base_SetConfig+0x40>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4a3d      	ldr	r2, [pc, #244]	; (80024e0 <TIM_Base_SetConfig+0x130>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d108      	bne.n	8002402 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	68fa      	ldr	r2, [r7, #12]
 80023fe:	4313      	orrs	r3, r2
 8002400:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a32      	ldr	r2, [pc, #200]	; (80024d0 <TIM_Base_SetConfig+0x120>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d02b      	beq.n	8002462 <TIM_Base_SetConfig+0xb2>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002410:	d027      	beq.n	8002462 <TIM_Base_SetConfig+0xb2>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a2f      	ldr	r2, [pc, #188]	; (80024d4 <TIM_Base_SetConfig+0x124>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d023      	beq.n	8002462 <TIM_Base_SetConfig+0xb2>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a2e      	ldr	r2, [pc, #184]	; (80024d8 <TIM_Base_SetConfig+0x128>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d01f      	beq.n	8002462 <TIM_Base_SetConfig+0xb2>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a2d      	ldr	r2, [pc, #180]	; (80024dc <TIM_Base_SetConfig+0x12c>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d01b      	beq.n	8002462 <TIM_Base_SetConfig+0xb2>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a2c      	ldr	r2, [pc, #176]	; (80024e0 <TIM_Base_SetConfig+0x130>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d017      	beq.n	8002462 <TIM_Base_SetConfig+0xb2>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a2b      	ldr	r2, [pc, #172]	; (80024e4 <TIM_Base_SetConfig+0x134>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d013      	beq.n	8002462 <TIM_Base_SetConfig+0xb2>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a2a      	ldr	r2, [pc, #168]	; (80024e8 <TIM_Base_SetConfig+0x138>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d00f      	beq.n	8002462 <TIM_Base_SetConfig+0xb2>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a29      	ldr	r2, [pc, #164]	; (80024ec <TIM_Base_SetConfig+0x13c>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d00b      	beq.n	8002462 <TIM_Base_SetConfig+0xb2>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a28      	ldr	r2, [pc, #160]	; (80024f0 <TIM_Base_SetConfig+0x140>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d007      	beq.n	8002462 <TIM_Base_SetConfig+0xb2>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a27      	ldr	r2, [pc, #156]	; (80024f4 <TIM_Base_SetConfig+0x144>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d003      	beq.n	8002462 <TIM_Base_SetConfig+0xb2>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a26      	ldr	r2, [pc, #152]	; (80024f8 <TIM_Base_SetConfig+0x148>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d108      	bne.n	8002474 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002468:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	68db      	ldr	r3, [r3, #12]
 800246e:	68fa      	ldr	r2, [r7, #12]
 8002470:	4313      	orrs	r3, r2
 8002472:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	695b      	ldr	r3, [r3, #20]
 800247e:	4313      	orrs	r3, r2
 8002480:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	689a      	ldr	r2, [r3, #8]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a0e      	ldr	r2, [pc, #56]	; (80024d0 <TIM_Base_SetConfig+0x120>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d003      	beq.n	80024a2 <TIM_Base_SetConfig+0xf2>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a10      	ldr	r2, [pc, #64]	; (80024e0 <TIM_Base_SetConfig+0x130>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d103      	bne.n	80024aa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	691a      	ldr	r2, [r3, #16]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f043 0204 	orr.w	r2, r3, #4
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2201      	movs	r2, #1
 80024ba:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	601a      	str	r2, [r3, #0]
}
 80024c2:	bf00      	nop
 80024c4:	3714      	adds	r7, #20
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	40010000 	.word	0x40010000
 80024d4:	40000400 	.word	0x40000400
 80024d8:	40000800 	.word	0x40000800
 80024dc:	40000c00 	.word	0x40000c00
 80024e0:	40010400 	.word	0x40010400
 80024e4:	40014000 	.word	0x40014000
 80024e8:	40014400 	.word	0x40014400
 80024ec:	40014800 	.word	0x40014800
 80024f0:	40001800 	.word	0x40001800
 80024f4:	40001c00 	.word	0x40001c00
 80024f8:	40002000 	.word	0x40002000

080024fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002504:	bf00      	nop
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002518:	bf00      	nop
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d101      	bne.n	8002536 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e042      	b.n	80025bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800253c:	b2db      	uxtb	r3, r3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d106      	bne.n	8002550 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f7fe fb56 	bl	8000bfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2224      	movs	r2, #36	; 0x24
 8002554:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68da      	ldr	r2, [r3, #12]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002566:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f000 fd7f 	bl	800306c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	691a      	ldr	r2, [r3, #16]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800257c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	695a      	ldr	r2, [r3, #20]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800258c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	68da      	ldr	r2, [r3, #12]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800259c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2220      	movs	r2, #32
 80025a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2220      	movs	r2, #32
 80025b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80025ba:	2300      	movs	r3, #0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3708      	adds	r7, #8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b08a      	sub	sp, #40	; 0x28
 80025c8:	af02      	add	r7, sp, #8
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	603b      	str	r3, [r7, #0]
 80025d0:	4613      	mov	r3, r2
 80025d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025d4:	2300      	movs	r3, #0
 80025d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	2b20      	cmp	r3, #32
 80025e2:	d175      	bne.n	80026d0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d002      	beq.n	80025f0 <HAL_UART_Transmit+0x2c>
 80025ea:	88fb      	ldrh	r3, [r7, #6]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d101      	bne.n	80025f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e06e      	b.n	80026d2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2200      	movs	r2, #0
 80025f8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2221      	movs	r2, #33	; 0x21
 80025fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002602:	f7fe fcf3 	bl	8000fec <HAL_GetTick>
 8002606:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	88fa      	ldrh	r2, [r7, #6]
 800260c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	88fa      	ldrh	r2, [r7, #6]
 8002612:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800261c:	d108      	bne.n	8002630 <HAL_UART_Transmit+0x6c>
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d104      	bne.n	8002630 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002626:	2300      	movs	r3, #0
 8002628:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	61bb      	str	r3, [r7, #24]
 800262e:	e003      	b.n	8002638 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002634:	2300      	movs	r3, #0
 8002636:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002638:	e02e      	b.n	8002698 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	2200      	movs	r2, #0
 8002642:	2180      	movs	r1, #128	; 0x80
 8002644:	68f8      	ldr	r0, [r7, #12]
 8002646:	f000 fb1d 	bl	8002c84 <UART_WaitOnFlagUntilTimeout>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d005      	beq.n	800265c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2220      	movs	r2, #32
 8002654:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e03a      	b.n	80026d2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d10b      	bne.n	800267a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	881b      	ldrh	r3, [r3, #0]
 8002666:	461a      	mov	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002670:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	3302      	adds	r3, #2
 8002676:	61bb      	str	r3, [r7, #24]
 8002678:	e007      	b.n	800268a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	781a      	ldrb	r2, [r3, #0]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	3301      	adds	r3, #1
 8002688:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800268e:	b29b      	uxth	r3, r3
 8002690:	3b01      	subs	r3, #1
 8002692:	b29a      	uxth	r2, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800269c:	b29b      	uxth	r3, r3
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1cb      	bne.n	800263a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	9300      	str	r3, [sp, #0]
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	2200      	movs	r2, #0
 80026aa:	2140      	movs	r1, #64	; 0x40
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f000 fae9 	bl	8002c84 <UART_WaitOnFlagUntilTimeout>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d005      	beq.n	80026c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2220      	movs	r2, #32
 80026bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80026c0:	2303      	movs	r3, #3
 80026c2:	e006      	b.n	80026d2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2220      	movs	r2, #32
 80026c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80026cc:	2300      	movs	r3, #0
 80026ce:	e000      	b.n	80026d2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80026d0:	2302      	movs	r3, #2
  }
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3720      	adds	r7, #32
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
	...

080026dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b0ba      	sub	sp, #232	; 0xe8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	695b      	ldr	r3, [r3, #20]
 80026fe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002702:	2300      	movs	r3, #0
 8002704:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002708:	2300      	movs	r3, #0
 800270a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800270e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002712:	f003 030f 	and.w	r3, r3, #15
 8002716:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800271a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800271e:	2b00      	cmp	r3, #0
 8002720:	d10f      	bne.n	8002742 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002726:	f003 0320 	and.w	r3, r3, #32
 800272a:	2b00      	cmp	r3, #0
 800272c:	d009      	beq.n	8002742 <HAL_UART_IRQHandler+0x66>
 800272e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002732:	f003 0320 	and.w	r3, r3, #32
 8002736:	2b00      	cmp	r3, #0
 8002738:	d003      	beq.n	8002742 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f000 fbd7 	bl	8002eee <UART_Receive_IT>
      return;
 8002740:	e273      	b.n	8002c2a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002742:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002746:	2b00      	cmp	r3, #0
 8002748:	f000 80de 	beq.w	8002908 <HAL_UART_IRQHandler+0x22c>
 800274c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002750:	f003 0301 	and.w	r3, r3, #1
 8002754:	2b00      	cmp	r3, #0
 8002756:	d106      	bne.n	8002766 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002758:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800275c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002760:	2b00      	cmp	r3, #0
 8002762:	f000 80d1 	beq.w	8002908 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00b      	beq.n	800278a <HAL_UART_IRQHandler+0xae>
 8002772:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002776:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800277a:	2b00      	cmp	r3, #0
 800277c:	d005      	beq.n	800278a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002782:	f043 0201 	orr.w	r2, r3, #1
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800278a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800278e:	f003 0304 	and.w	r3, r3, #4
 8002792:	2b00      	cmp	r3, #0
 8002794:	d00b      	beq.n	80027ae <HAL_UART_IRQHandler+0xd2>
 8002796:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d005      	beq.n	80027ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a6:	f043 0202 	orr.w	r2, r3, #2
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027b2:	f003 0302 	and.w	r3, r3, #2
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d00b      	beq.n	80027d2 <HAL_UART_IRQHandler+0xf6>
 80027ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d005      	beq.n	80027d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ca:	f043 0204 	orr.w	r2, r3, #4
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80027d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027d6:	f003 0308 	and.w	r3, r3, #8
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d011      	beq.n	8002802 <HAL_UART_IRQHandler+0x126>
 80027de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027e2:	f003 0320 	and.w	r3, r3, #32
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d105      	bne.n	80027f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80027ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d005      	beq.n	8002802 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027fa:	f043 0208 	orr.w	r2, r3, #8
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002806:	2b00      	cmp	r3, #0
 8002808:	f000 820a 	beq.w	8002c20 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800280c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002810:	f003 0320 	and.w	r3, r3, #32
 8002814:	2b00      	cmp	r3, #0
 8002816:	d008      	beq.n	800282a <HAL_UART_IRQHandler+0x14e>
 8002818:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800281c:	f003 0320 	and.w	r3, r3, #32
 8002820:	2b00      	cmp	r3, #0
 8002822:	d002      	beq.n	800282a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f000 fb62 	bl	8002eee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	695b      	ldr	r3, [r3, #20]
 8002830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002834:	2b40      	cmp	r3, #64	; 0x40
 8002836:	bf0c      	ite	eq
 8002838:	2301      	moveq	r3, #1
 800283a:	2300      	movne	r3, #0
 800283c:	b2db      	uxtb	r3, r3
 800283e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002846:	f003 0308 	and.w	r3, r3, #8
 800284a:	2b00      	cmp	r3, #0
 800284c:	d103      	bne.n	8002856 <HAL_UART_IRQHandler+0x17a>
 800284e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002852:	2b00      	cmp	r3, #0
 8002854:	d04f      	beq.n	80028f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f000 fa6d 	bl	8002d36 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	695b      	ldr	r3, [r3, #20]
 8002862:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002866:	2b40      	cmp	r3, #64	; 0x40
 8002868:	d141      	bne.n	80028ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	3314      	adds	r3, #20
 8002870:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002874:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002878:	e853 3f00 	ldrex	r3, [r3]
 800287c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002880:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002884:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002888:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	3314      	adds	r3, #20
 8002892:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002896:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800289a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800289e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80028a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80028a6:	e841 2300 	strex	r3, r2, [r1]
 80028aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80028ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1d9      	bne.n	800286a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d013      	beq.n	80028e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028c2:	4a8a      	ldr	r2, [pc, #552]	; (8002aec <HAL_UART_IRQHandler+0x410>)
 80028c4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7fe fcec 	bl	80012a8 <HAL_DMA_Abort_IT>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d016      	beq.n	8002904 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80028e0:	4610      	mov	r0, r2
 80028e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028e4:	e00e      	b.n	8002904 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f000 f9b6 	bl	8002c58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028ec:	e00a      	b.n	8002904 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f000 f9b2 	bl	8002c58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028f4:	e006      	b.n	8002904 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 f9ae 	bl	8002c58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002902:	e18d      	b.n	8002c20 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002904:	bf00      	nop
    return;
 8002906:	e18b      	b.n	8002c20 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290c:	2b01      	cmp	r3, #1
 800290e:	f040 8167 	bne.w	8002be0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002912:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002916:	f003 0310 	and.w	r3, r3, #16
 800291a:	2b00      	cmp	r3, #0
 800291c:	f000 8160 	beq.w	8002be0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8002920:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002924:	f003 0310 	and.w	r3, r3, #16
 8002928:	2b00      	cmp	r3, #0
 800292a:	f000 8159 	beq.w	8002be0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800292e:	2300      	movs	r3, #0
 8002930:	60bb      	str	r3, [r7, #8]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	60bb      	str	r3, [r7, #8]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	60bb      	str	r3, [r7, #8]
 8002942:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	695b      	ldr	r3, [r3, #20]
 800294a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800294e:	2b40      	cmp	r3, #64	; 0x40
 8002950:	f040 80ce 	bne.w	8002af0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002960:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002964:	2b00      	cmp	r3, #0
 8002966:	f000 80a9 	beq.w	8002abc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800296e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002972:	429a      	cmp	r2, r3
 8002974:	f080 80a2 	bcs.w	8002abc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800297e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002984:	69db      	ldr	r3, [r3, #28]
 8002986:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800298a:	f000 8088 	beq.w	8002a9e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	330c      	adds	r3, #12
 8002994:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002998:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800299c:	e853 3f00 	ldrex	r3, [r3]
 80029a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80029a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80029a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029ac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	330c      	adds	r3, #12
 80029b6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80029ba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80029be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80029c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80029ca:	e841 2300 	strex	r3, r2, [r1]
 80029ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80029d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d1d9      	bne.n	800298e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	3314      	adds	r3, #20
 80029e0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029e4:	e853 3f00 	ldrex	r3, [r3]
 80029e8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80029ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80029ec:	f023 0301 	bic.w	r3, r3, #1
 80029f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	3314      	adds	r3, #20
 80029fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80029fe:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002a02:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a04:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002a06:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002a0a:	e841 2300 	strex	r3, r2, [r1]
 8002a0e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002a10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1e1      	bne.n	80029da <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	3314      	adds	r3, #20
 8002a1c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a20:	e853 3f00 	ldrex	r3, [r3]
 8002a24:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002a26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a2c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	3314      	adds	r3, #20
 8002a36:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002a3a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002a3c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a3e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002a40:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002a42:	e841 2300 	strex	r3, r2, [r1]
 8002a46:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002a48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d1e3      	bne.n	8002a16 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2220      	movs	r2, #32
 8002a52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	330c      	adds	r3, #12
 8002a62:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a66:	e853 3f00 	ldrex	r3, [r3]
 8002a6a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002a6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a6e:	f023 0310 	bic.w	r3, r3, #16
 8002a72:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	330c      	adds	r3, #12
 8002a7c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002a80:	65ba      	str	r2, [r7, #88]	; 0x58
 8002a82:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a84:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002a86:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002a88:	e841 2300 	strex	r3, r2, [r1]
 8002a8c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002a8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1e3      	bne.n	8002a5c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7fe fb95 	bl	80011c8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2202      	movs	r2, #2
 8002aa2:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f000 f8d9 	bl	8002c6c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002aba:	e0b3      	b.n	8002c24 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002ac0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	f040 80ad 	bne.w	8002c24 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ace:	69db      	ldr	r3, [r3, #28]
 8002ad0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ad4:	f040 80a6 	bne.w	8002c24 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2202      	movs	r2, #2
 8002adc:	635a      	str	r2, [r3, #52]	; 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f000 f8c1 	bl	8002c6c <HAL_UARTEx_RxEventCallback>
      return;
 8002aea:	e09b      	b.n	8002c24 <HAL_UART_IRQHandler+0x548>
 8002aec:	08002dfd 	.word	0x08002dfd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f000 808e 	beq.w	8002c28 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8002b0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	f000 8089 	beq.w	8002c28 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	330c      	adds	r3, #12
 8002b1c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b20:	e853 3f00 	ldrex	r3, [r3]
 8002b24:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002b26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b28:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002b2c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	330c      	adds	r3, #12
 8002b36:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002b3a:	647a      	str	r2, [r7, #68]	; 0x44
 8002b3c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b3e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002b40:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b42:	e841 2300 	strex	r3, r2, [r1]
 8002b46:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002b48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d1e3      	bne.n	8002b16 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	3314      	adds	r3, #20
 8002b54:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b58:	e853 3f00 	ldrex	r3, [r3]
 8002b5c:	623b      	str	r3, [r7, #32]
   return(result);
 8002b5e:	6a3b      	ldr	r3, [r7, #32]
 8002b60:	f023 0301 	bic.w	r3, r3, #1
 8002b64:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	3314      	adds	r3, #20
 8002b6e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002b72:	633a      	str	r2, [r7, #48]	; 0x30
 8002b74:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b76:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002b78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b7a:	e841 2300 	strex	r3, r2, [r1]
 8002b7e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d1e3      	bne.n	8002b4e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2220      	movs	r2, #32
 8002b8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	330c      	adds	r3, #12
 8002b9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	e853 3f00 	ldrex	r3, [r3]
 8002ba2:	60fb      	str	r3, [r7, #12]
   return(result);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f023 0310 	bic.w	r3, r3, #16
 8002baa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	330c      	adds	r3, #12
 8002bb4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002bb8:	61fa      	str	r2, [r7, #28]
 8002bba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bbc:	69b9      	ldr	r1, [r7, #24]
 8002bbe:	69fa      	ldr	r2, [r7, #28]
 8002bc0:	e841 2300 	strex	r3, r2, [r1]
 8002bc4:	617b      	str	r3, [r7, #20]
   return(result);
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d1e3      	bne.n	8002b94 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2202      	movs	r2, #2
 8002bd0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002bd2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f000 f847 	bl	8002c6c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002bde:	e023      	b.n	8002c28 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002be0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002be4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d009      	beq.n	8002c00 <HAL_UART_IRQHandler+0x524>
 8002bec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d003      	beq.n	8002c00 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f000 f910 	bl	8002e1e <UART_Transmit_IT>
    return;
 8002bfe:	e014      	b.n	8002c2a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002c00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d00e      	beq.n	8002c2a <HAL_UART_IRQHandler+0x54e>
 8002c0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d008      	beq.n	8002c2a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 f950 	bl	8002ebe <UART_EndTransmit_IT>
    return;
 8002c1e:	e004      	b.n	8002c2a <HAL_UART_IRQHandler+0x54e>
    return;
 8002c20:	bf00      	nop
 8002c22:	e002      	b.n	8002c2a <HAL_UART_IRQHandler+0x54e>
      return;
 8002c24:	bf00      	nop
 8002c26:	e000      	b.n	8002c2a <HAL_UART_IRQHandler+0x54e>
      return;
 8002c28:	bf00      	nop
  }
}
 8002c2a:	37e8      	adds	r7, #232	; 0xe8
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002c38:	bf00      	nop
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002c60:	bf00      	nop
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	460b      	mov	r3, r1
 8002c76:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002c78:	bf00      	nop
 8002c7a:	370c      	adds	r7, #12
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr

08002c84 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b086      	sub	sp, #24
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	603b      	str	r3, [r7, #0]
 8002c90:	4613      	mov	r3, r2
 8002c92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c94:	e03b      	b.n	8002d0e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c96:	6a3b      	ldr	r3, [r7, #32]
 8002c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c9c:	d037      	beq.n	8002d0e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c9e:	f7fe f9a5 	bl	8000fec <HAL_GetTick>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	6a3a      	ldr	r2, [r7, #32]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d302      	bcc.n	8002cb4 <UART_WaitOnFlagUntilTimeout+0x30>
 8002cae:	6a3b      	ldr	r3, [r7, #32]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d101      	bne.n	8002cb8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e03a      	b.n	8002d2e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	f003 0304 	and.w	r3, r3, #4
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d023      	beq.n	8002d0e <UART_WaitOnFlagUntilTimeout+0x8a>
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	2b80      	cmp	r3, #128	; 0x80
 8002cca:	d020      	beq.n	8002d0e <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	2b40      	cmp	r3, #64	; 0x40
 8002cd0:	d01d      	beq.n	8002d0e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0308 	and.w	r3, r3, #8
 8002cdc:	2b08      	cmp	r3, #8
 8002cde:	d116      	bne.n	8002d0e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	617b      	str	r3, [r7, #20]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	617b      	str	r3, [r7, #20]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	617b      	str	r3, [r7, #20]
 8002cf4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002cf6:	68f8      	ldr	r0, [r7, #12]
 8002cf8:	f000 f81d 	bl	8002d36 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2208      	movs	r2, #8
 8002d00:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e00f      	b.n	8002d2e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	4013      	ands	r3, r2
 8002d18:	68ba      	ldr	r2, [r7, #8]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	bf0c      	ite	eq
 8002d1e:	2301      	moveq	r3, #1
 8002d20:	2300      	movne	r3, #0
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	461a      	mov	r2, r3
 8002d26:	79fb      	ldrb	r3, [r7, #7]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d0b4      	beq.n	8002c96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3718      	adds	r7, #24
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d36:	b480      	push	{r7}
 8002d38:	b095      	sub	sp, #84	; 0x54
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	330c      	adds	r3, #12
 8002d44:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d48:	e853 3f00 	ldrex	r3, [r3]
 8002d4c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002d54:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	330c      	adds	r3, #12
 8002d5c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d5e:	643a      	str	r2, [r7, #64]	; 0x40
 8002d60:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d62:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002d64:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002d66:	e841 2300 	strex	r3, r2, [r1]
 8002d6a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1e5      	bne.n	8002d3e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	3314      	adds	r3, #20
 8002d78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d7a:	6a3b      	ldr	r3, [r7, #32]
 8002d7c:	e853 3f00 	ldrex	r3, [r3]
 8002d80:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	f023 0301 	bic.w	r3, r3, #1
 8002d88:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	3314      	adds	r3, #20
 8002d90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d92:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002d94:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d96:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d9a:	e841 2300 	strex	r3, r2, [r1]
 8002d9e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d1e5      	bne.n	8002d72 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d119      	bne.n	8002de2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	330c      	adds	r3, #12
 8002db4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	e853 3f00 	ldrex	r3, [r3]
 8002dbc:	60bb      	str	r3, [r7, #8]
   return(result);
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	f023 0310 	bic.w	r3, r3, #16
 8002dc4:	647b      	str	r3, [r7, #68]	; 0x44
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	330c      	adds	r3, #12
 8002dcc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002dce:	61ba      	str	r2, [r7, #24]
 8002dd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dd2:	6979      	ldr	r1, [r7, #20]
 8002dd4:	69ba      	ldr	r2, [r7, #24]
 8002dd6:	e841 2300 	strex	r3, r2, [r1]
 8002dda:	613b      	str	r3, [r7, #16]
   return(result);
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d1e5      	bne.n	8002dae <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2220      	movs	r2, #32
 8002de6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002df0:	bf00      	nop
 8002df2:	3754      	adds	r7, #84	; 0x54
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr

08002dfc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e08:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	85da      	strh	r2, [r3, #46]	; 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002e10:	68f8      	ldr	r0, [r7, #12]
 8002e12:	f7ff ff21 	bl	8002c58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e16:	bf00      	nop
 8002e18:	3710      	adds	r7, #16
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002e1e:	b480      	push	{r7}
 8002e20:	b085      	sub	sp, #20
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b21      	cmp	r3, #33	; 0x21
 8002e30:	d13e      	bne.n	8002eb0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e3a:	d114      	bne.n	8002e66 <UART_Transmit_IT+0x48>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d110      	bne.n	8002e66 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a1b      	ldr	r3, [r3, #32]
 8002e48:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	881b      	ldrh	r3, [r3, #0]
 8002e4e:	461a      	mov	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e58:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6a1b      	ldr	r3, [r3, #32]
 8002e5e:	1c9a      	adds	r2, r3, #2
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	621a      	str	r2, [r3, #32]
 8002e64:	e008      	b.n	8002e78 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a1b      	ldr	r3, [r3, #32]
 8002e6a:	1c59      	adds	r1, r3, #1
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	6211      	str	r1, [r2, #32]
 8002e70:	781a      	ldrb	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	4619      	mov	r1, r3
 8002e86:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d10f      	bne.n	8002eac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	68da      	ldr	r2, [r3, #12]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e9a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	68da      	ldr	r2, [r3, #12]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002eaa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002eac:	2300      	movs	r3, #0
 8002eae:	e000      	b.n	8002eb2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002eb0:	2302      	movs	r3, #2
  }
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3714      	adds	r7, #20
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr

08002ebe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b082      	sub	sp, #8
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	68da      	ldr	r2, [r3, #12]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ed4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2220      	movs	r2, #32
 8002eda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f7ff fea6 	bl	8002c30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b08c      	sub	sp, #48	; 0x30
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint16_t *pdata16bits = NULL;
 8002efa:	2300      	movs	r3, #0
 8002efc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	2b22      	cmp	r3, #34	; 0x22
 8002f08:	f040 80aa 	bne.w	8003060 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f14:	d115      	bne.n	8002f42 <UART_Receive_IT+0x54>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	691b      	ldr	r3, [r3, #16]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d111      	bne.n	8002f42 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f22:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f30:	b29a      	uxth	r2, r3
 8002f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f34:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f3a:	1c9a      	adds	r2, r3, #2
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	629a      	str	r2, [r3, #40]	; 0x28
 8002f40:	e024      	b.n	8002f8c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f46:	62fb      	str	r3, [r7, #44]	; 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f50:	d007      	beq.n	8002f62 <UART_Receive_IT+0x74>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d10a      	bne.n	8002f70 <UART_Receive_IT+0x82>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	691b      	ldr	r3, [r3, #16]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d106      	bne.n	8002f70 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	b2da      	uxtb	r2, r3
 8002f6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f6c:	701a      	strb	r2, [r3, #0]
 8002f6e:	e008      	b.n	8002f82 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f7c:	b2da      	uxtb	r2, r3
 8002f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f80:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f86:	1c5a      	adds	r2, r3, #1
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	3b01      	subs	r3, #1
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	4619      	mov	r1, r3
 8002f9a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d15d      	bne.n	800305c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68da      	ldr	r2, [r3, #12]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f022 0220 	bic.w	r2, r2, #32
 8002fae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	68da      	ldr	r2, [r3, #12]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fbe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	695a      	ldr	r2, [r3, #20]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f022 0201 	bic.w	r2, r2, #1
 8002fce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2220      	movs	r2, #32
 8002fd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d135      	bne.n	8003052 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	330c      	adds	r3, #12
 8002ff2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	e853 3f00 	ldrex	r3, [r3]
 8002ffa:	613b      	str	r3, [r7, #16]
   return(result);
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	f023 0310 	bic.w	r3, r3, #16
 8003002:	627b      	str	r3, [r7, #36]	; 0x24
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	330c      	adds	r3, #12
 800300a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800300c:	623a      	str	r2, [r7, #32]
 800300e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003010:	69f9      	ldr	r1, [r7, #28]
 8003012:	6a3a      	ldr	r2, [r7, #32]
 8003014:	e841 2300 	strex	r3, r2, [r1]
 8003018:	61bb      	str	r3, [r7, #24]
   return(result);
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d1e5      	bne.n	8002fec <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0310 	and.w	r3, r3, #16
 800302a:	2b10      	cmp	r3, #16
 800302c:	d10a      	bne.n	8003044 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800302e:	2300      	movs	r3, #0
 8003030:	60fb      	str	r3, [r7, #12]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	60fb      	str	r3, [r7, #12]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003048:	4619      	mov	r1, r3
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f7ff fe0e 	bl	8002c6c <HAL_UARTEx_RxEventCallback>
 8003050:	e002      	b.n	8003058 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f7ff fdf6 	bl	8002c44 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003058:	2300      	movs	r3, #0
 800305a:	e002      	b.n	8003062 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800305c:	2300      	movs	r3, #0
 800305e:	e000      	b.n	8003062 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003060:	2302      	movs	r3, #2
  }
}
 8003062:	4618      	mov	r0, r3
 8003064:	3730      	adds	r7, #48	; 0x30
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
	...

0800306c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800306c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003070:	b0c0      	sub	sp, #256	; 0x100
 8003072:	af00      	add	r7, sp, #0
 8003074:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	691b      	ldr	r3, [r3, #16]
 8003080:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003088:	68d9      	ldr	r1, [r3, #12]
 800308a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	ea40 0301 	orr.w	r3, r0, r1
 8003094:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003096:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030a0:	691b      	ldr	r3, [r3, #16]
 80030a2:	431a      	orrs	r2, r3
 80030a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030a8:	695b      	ldr	r3, [r3, #20]
 80030aa:	431a      	orrs	r2, r3
 80030ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030b0:	69db      	ldr	r3, [r3, #28]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80030b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80030c4:	f021 010c 	bic.w	r1, r1, #12
 80030c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80030d2:	430b      	orrs	r3, r1
 80030d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	695b      	ldr	r3, [r3, #20]
 80030de:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80030e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030e6:	6999      	ldr	r1, [r3, #24]
 80030e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	ea40 0301 	orr.w	r3, r0, r1
 80030f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80030f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	4b8f      	ldr	r3, [pc, #572]	; (8003338 <UART_SetConfig+0x2cc>)
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d005      	beq.n	800310c <UART_SetConfig+0xa0>
 8003100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	4b8d      	ldr	r3, [pc, #564]	; (800333c <UART_SetConfig+0x2d0>)
 8003108:	429a      	cmp	r2, r3
 800310a:	d104      	bne.n	8003116 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800310c:	f7fe ff28 	bl	8001f60 <HAL_RCC_GetPCLK2Freq>
 8003110:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003114:	e003      	b.n	800311e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003116:	f7fe ff0f 	bl	8001f38 <HAL_RCC_GetPCLK1Freq>
 800311a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800311e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003122:	69db      	ldr	r3, [r3, #28]
 8003124:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003128:	f040 810c 	bne.w	8003344 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800312c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003130:	2200      	movs	r2, #0
 8003132:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003136:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800313a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800313e:	4622      	mov	r2, r4
 8003140:	462b      	mov	r3, r5
 8003142:	1891      	adds	r1, r2, r2
 8003144:	65b9      	str	r1, [r7, #88]	; 0x58
 8003146:	415b      	adcs	r3, r3
 8003148:	65fb      	str	r3, [r7, #92]	; 0x5c
 800314a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800314e:	4621      	mov	r1, r4
 8003150:	eb12 0801 	adds.w	r8, r2, r1
 8003154:	4629      	mov	r1, r5
 8003156:	eb43 0901 	adc.w	r9, r3, r1
 800315a:	f04f 0200 	mov.w	r2, #0
 800315e:	f04f 0300 	mov.w	r3, #0
 8003162:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003166:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800316a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800316e:	4690      	mov	r8, r2
 8003170:	4699      	mov	r9, r3
 8003172:	4623      	mov	r3, r4
 8003174:	eb18 0303 	adds.w	r3, r8, r3
 8003178:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800317c:	462b      	mov	r3, r5
 800317e:	eb49 0303 	adc.w	r3, r9, r3
 8003182:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003192:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003196:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800319a:	460b      	mov	r3, r1
 800319c:	18db      	adds	r3, r3, r3
 800319e:	653b      	str	r3, [r7, #80]	; 0x50
 80031a0:	4613      	mov	r3, r2
 80031a2:	eb42 0303 	adc.w	r3, r2, r3
 80031a6:	657b      	str	r3, [r7, #84]	; 0x54
 80031a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80031ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80031b0:	f7fd f866 	bl	8000280 <__aeabi_uldivmod>
 80031b4:	4602      	mov	r2, r0
 80031b6:	460b      	mov	r3, r1
 80031b8:	4b61      	ldr	r3, [pc, #388]	; (8003340 <UART_SetConfig+0x2d4>)
 80031ba:	fba3 2302 	umull	r2, r3, r3, r2
 80031be:	095b      	lsrs	r3, r3, #5
 80031c0:	011c      	lsls	r4, r3, #4
 80031c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80031c6:	2200      	movs	r2, #0
 80031c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80031cc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80031d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80031d4:	4642      	mov	r2, r8
 80031d6:	464b      	mov	r3, r9
 80031d8:	1891      	adds	r1, r2, r2
 80031da:	64b9      	str	r1, [r7, #72]	; 0x48
 80031dc:	415b      	adcs	r3, r3
 80031de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80031e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80031e4:	4641      	mov	r1, r8
 80031e6:	eb12 0a01 	adds.w	sl, r2, r1
 80031ea:	4649      	mov	r1, r9
 80031ec:	eb43 0b01 	adc.w	fp, r3, r1
 80031f0:	f04f 0200 	mov.w	r2, #0
 80031f4:	f04f 0300 	mov.w	r3, #0
 80031f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80031fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003200:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003204:	4692      	mov	sl, r2
 8003206:	469b      	mov	fp, r3
 8003208:	4643      	mov	r3, r8
 800320a:	eb1a 0303 	adds.w	r3, sl, r3
 800320e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003212:	464b      	mov	r3, r9
 8003214:	eb4b 0303 	adc.w	r3, fp, r3
 8003218:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800321c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003228:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800322c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003230:	460b      	mov	r3, r1
 8003232:	18db      	adds	r3, r3, r3
 8003234:	643b      	str	r3, [r7, #64]	; 0x40
 8003236:	4613      	mov	r3, r2
 8003238:	eb42 0303 	adc.w	r3, r2, r3
 800323c:	647b      	str	r3, [r7, #68]	; 0x44
 800323e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003242:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003246:	f7fd f81b 	bl	8000280 <__aeabi_uldivmod>
 800324a:	4602      	mov	r2, r0
 800324c:	460b      	mov	r3, r1
 800324e:	4611      	mov	r1, r2
 8003250:	4b3b      	ldr	r3, [pc, #236]	; (8003340 <UART_SetConfig+0x2d4>)
 8003252:	fba3 2301 	umull	r2, r3, r3, r1
 8003256:	095b      	lsrs	r3, r3, #5
 8003258:	2264      	movs	r2, #100	; 0x64
 800325a:	fb02 f303 	mul.w	r3, r2, r3
 800325e:	1acb      	subs	r3, r1, r3
 8003260:	00db      	lsls	r3, r3, #3
 8003262:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003266:	4b36      	ldr	r3, [pc, #216]	; (8003340 <UART_SetConfig+0x2d4>)
 8003268:	fba3 2302 	umull	r2, r3, r3, r2
 800326c:	095b      	lsrs	r3, r3, #5
 800326e:	005b      	lsls	r3, r3, #1
 8003270:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003274:	441c      	add	r4, r3
 8003276:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800327a:	2200      	movs	r2, #0
 800327c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003280:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003284:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003288:	4642      	mov	r2, r8
 800328a:	464b      	mov	r3, r9
 800328c:	1891      	adds	r1, r2, r2
 800328e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003290:	415b      	adcs	r3, r3
 8003292:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003294:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003298:	4641      	mov	r1, r8
 800329a:	1851      	adds	r1, r2, r1
 800329c:	6339      	str	r1, [r7, #48]	; 0x30
 800329e:	4649      	mov	r1, r9
 80032a0:	414b      	adcs	r3, r1
 80032a2:	637b      	str	r3, [r7, #52]	; 0x34
 80032a4:	f04f 0200 	mov.w	r2, #0
 80032a8:	f04f 0300 	mov.w	r3, #0
 80032ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80032b0:	4659      	mov	r1, fp
 80032b2:	00cb      	lsls	r3, r1, #3
 80032b4:	4651      	mov	r1, sl
 80032b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032ba:	4651      	mov	r1, sl
 80032bc:	00ca      	lsls	r2, r1, #3
 80032be:	4610      	mov	r0, r2
 80032c0:	4619      	mov	r1, r3
 80032c2:	4603      	mov	r3, r0
 80032c4:	4642      	mov	r2, r8
 80032c6:	189b      	adds	r3, r3, r2
 80032c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80032cc:	464b      	mov	r3, r9
 80032ce:	460a      	mov	r2, r1
 80032d0:	eb42 0303 	adc.w	r3, r2, r3
 80032d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80032d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80032e4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80032e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80032ec:	460b      	mov	r3, r1
 80032ee:	18db      	adds	r3, r3, r3
 80032f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80032f2:	4613      	mov	r3, r2
 80032f4:	eb42 0303 	adc.w	r3, r2, r3
 80032f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80032fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003302:	f7fc ffbd 	bl	8000280 <__aeabi_uldivmod>
 8003306:	4602      	mov	r2, r0
 8003308:	460b      	mov	r3, r1
 800330a:	4b0d      	ldr	r3, [pc, #52]	; (8003340 <UART_SetConfig+0x2d4>)
 800330c:	fba3 1302 	umull	r1, r3, r3, r2
 8003310:	095b      	lsrs	r3, r3, #5
 8003312:	2164      	movs	r1, #100	; 0x64
 8003314:	fb01 f303 	mul.w	r3, r1, r3
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	00db      	lsls	r3, r3, #3
 800331c:	3332      	adds	r3, #50	; 0x32
 800331e:	4a08      	ldr	r2, [pc, #32]	; (8003340 <UART_SetConfig+0x2d4>)
 8003320:	fba2 2303 	umull	r2, r3, r2, r3
 8003324:	095b      	lsrs	r3, r3, #5
 8003326:	f003 0207 	and.w	r2, r3, #7
 800332a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4422      	add	r2, r4
 8003332:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003334:	e106      	b.n	8003544 <UART_SetConfig+0x4d8>
 8003336:	bf00      	nop
 8003338:	40011000 	.word	0x40011000
 800333c:	40011400 	.word	0x40011400
 8003340:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003344:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003348:	2200      	movs	r2, #0
 800334a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800334e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003352:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003356:	4642      	mov	r2, r8
 8003358:	464b      	mov	r3, r9
 800335a:	1891      	adds	r1, r2, r2
 800335c:	6239      	str	r1, [r7, #32]
 800335e:	415b      	adcs	r3, r3
 8003360:	627b      	str	r3, [r7, #36]	; 0x24
 8003362:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003366:	4641      	mov	r1, r8
 8003368:	1854      	adds	r4, r2, r1
 800336a:	4649      	mov	r1, r9
 800336c:	eb43 0501 	adc.w	r5, r3, r1
 8003370:	f04f 0200 	mov.w	r2, #0
 8003374:	f04f 0300 	mov.w	r3, #0
 8003378:	00eb      	lsls	r3, r5, #3
 800337a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800337e:	00e2      	lsls	r2, r4, #3
 8003380:	4614      	mov	r4, r2
 8003382:	461d      	mov	r5, r3
 8003384:	4643      	mov	r3, r8
 8003386:	18e3      	adds	r3, r4, r3
 8003388:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800338c:	464b      	mov	r3, r9
 800338e:	eb45 0303 	adc.w	r3, r5, r3
 8003392:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80033a2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80033a6:	f04f 0200 	mov.w	r2, #0
 80033aa:	f04f 0300 	mov.w	r3, #0
 80033ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80033b2:	4629      	mov	r1, r5
 80033b4:	008b      	lsls	r3, r1, #2
 80033b6:	4621      	mov	r1, r4
 80033b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033bc:	4621      	mov	r1, r4
 80033be:	008a      	lsls	r2, r1, #2
 80033c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80033c4:	f7fc ff5c 	bl	8000280 <__aeabi_uldivmod>
 80033c8:	4602      	mov	r2, r0
 80033ca:	460b      	mov	r3, r1
 80033cc:	4b60      	ldr	r3, [pc, #384]	; (8003550 <UART_SetConfig+0x4e4>)
 80033ce:	fba3 2302 	umull	r2, r3, r3, r2
 80033d2:	095b      	lsrs	r3, r3, #5
 80033d4:	011c      	lsls	r4, r3, #4
 80033d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033da:	2200      	movs	r2, #0
 80033dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80033e0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80033e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80033e8:	4642      	mov	r2, r8
 80033ea:	464b      	mov	r3, r9
 80033ec:	1891      	adds	r1, r2, r2
 80033ee:	61b9      	str	r1, [r7, #24]
 80033f0:	415b      	adcs	r3, r3
 80033f2:	61fb      	str	r3, [r7, #28]
 80033f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033f8:	4641      	mov	r1, r8
 80033fa:	1851      	adds	r1, r2, r1
 80033fc:	6139      	str	r1, [r7, #16]
 80033fe:	4649      	mov	r1, r9
 8003400:	414b      	adcs	r3, r1
 8003402:	617b      	str	r3, [r7, #20]
 8003404:	f04f 0200 	mov.w	r2, #0
 8003408:	f04f 0300 	mov.w	r3, #0
 800340c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003410:	4659      	mov	r1, fp
 8003412:	00cb      	lsls	r3, r1, #3
 8003414:	4651      	mov	r1, sl
 8003416:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800341a:	4651      	mov	r1, sl
 800341c:	00ca      	lsls	r2, r1, #3
 800341e:	4610      	mov	r0, r2
 8003420:	4619      	mov	r1, r3
 8003422:	4603      	mov	r3, r0
 8003424:	4642      	mov	r2, r8
 8003426:	189b      	adds	r3, r3, r2
 8003428:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800342c:	464b      	mov	r3, r9
 800342e:	460a      	mov	r2, r1
 8003430:	eb42 0303 	adc.w	r3, r2, r3
 8003434:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	67bb      	str	r3, [r7, #120]	; 0x78
 8003442:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003444:	f04f 0200 	mov.w	r2, #0
 8003448:	f04f 0300 	mov.w	r3, #0
 800344c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003450:	4649      	mov	r1, r9
 8003452:	008b      	lsls	r3, r1, #2
 8003454:	4641      	mov	r1, r8
 8003456:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800345a:	4641      	mov	r1, r8
 800345c:	008a      	lsls	r2, r1, #2
 800345e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003462:	f7fc ff0d 	bl	8000280 <__aeabi_uldivmod>
 8003466:	4602      	mov	r2, r0
 8003468:	460b      	mov	r3, r1
 800346a:	4611      	mov	r1, r2
 800346c:	4b38      	ldr	r3, [pc, #224]	; (8003550 <UART_SetConfig+0x4e4>)
 800346e:	fba3 2301 	umull	r2, r3, r3, r1
 8003472:	095b      	lsrs	r3, r3, #5
 8003474:	2264      	movs	r2, #100	; 0x64
 8003476:	fb02 f303 	mul.w	r3, r2, r3
 800347a:	1acb      	subs	r3, r1, r3
 800347c:	011b      	lsls	r3, r3, #4
 800347e:	3332      	adds	r3, #50	; 0x32
 8003480:	4a33      	ldr	r2, [pc, #204]	; (8003550 <UART_SetConfig+0x4e4>)
 8003482:	fba2 2303 	umull	r2, r3, r2, r3
 8003486:	095b      	lsrs	r3, r3, #5
 8003488:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800348c:	441c      	add	r4, r3
 800348e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003492:	2200      	movs	r2, #0
 8003494:	673b      	str	r3, [r7, #112]	; 0x70
 8003496:	677a      	str	r2, [r7, #116]	; 0x74
 8003498:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800349c:	4642      	mov	r2, r8
 800349e:	464b      	mov	r3, r9
 80034a0:	1891      	adds	r1, r2, r2
 80034a2:	60b9      	str	r1, [r7, #8]
 80034a4:	415b      	adcs	r3, r3
 80034a6:	60fb      	str	r3, [r7, #12]
 80034a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80034ac:	4641      	mov	r1, r8
 80034ae:	1851      	adds	r1, r2, r1
 80034b0:	6039      	str	r1, [r7, #0]
 80034b2:	4649      	mov	r1, r9
 80034b4:	414b      	adcs	r3, r1
 80034b6:	607b      	str	r3, [r7, #4]
 80034b8:	f04f 0200 	mov.w	r2, #0
 80034bc:	f04f 0300 	mov.w	r3, #0
 80034c0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80034c4:	4659      	mov	r1, fp
 80034c6:	00cb      	lsls	r3, r1, #3
 80034c8:	4651      	mov	r1, sl
 80034ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034ce:	4651      	mov	r1, sl
 80034d0:	00ca      	lsls	r2, r1, #3
 80034d2:	4610      	mov	r0, r2
 80034d4:	4619      	mov	r1, r3
 80034d6:	4603      	mov	r3, r0
 80034d8:	4642      	mov	r2, r8
 80034da:	189b      	adds	r3, r3, r2
 80034dc:	66bb      	str	r3, [r7, #104]	; 0x68
 80034de:	464b      	mov	r3, r9
 80034e0:	460a      	mov	r2, r1
 80034e2:	eb42 0303 	adc.w	r3, r2, r3
 80034e6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80034e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	663b      	str	r3, [r7, #96]	; 0x60
 80034f2:	667a      	str	r2, [r7, #100]	; 0x64
 80034f4:	f04f 0200 	mov.w	r2, #0
 80034f8:	f04f 0300 	mov.w	r3, #0
 80034fc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003500:	4649      	mov	r1, r9
 8003502:	008b      	lsls	r3, r1, #2
 8003504:	4641      	mov	r1, r8
 8003506:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800350a:	4641      	mov	r1, r8
 800350c:	008a      	lsls	r2, r1, #2
 800350e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003512:	f7fc feb5 	bl	8000280 <__aeabi_uldivmod>
 8003516:	4602      	mov	r2, r0
 8003518:	460b      	mov	r3, r1
 800351a:	4b0d      	ldr	r3, [pc, #52]	; (8003550 <UART_SetConfig+0x4e4>)
 800351c:	fba3 1302 	umull	r1, r3, r3, r2
 8003520:	095b      	lsrs	r3, r3, #5
 8003522:	2164      	movs	r1, #100	; 0x64
 8003524:	fb01 f303 	mul.w	r3, r1, r3
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	011b      	lsls	r3, r3, #4
 800352c:	3332      	adds	r3, #50	; 0x32
 800352e:	4a08      	ldr	r2, [pc, #32]	; (8003550 <UART_SetConfig+0x4e4>)
 8003530:	fba2 2303 	umull	r2, r3, r2, r3
 8003534:	095b      	lsrs	r3, r3, #5
 8003536:	f003 020f 	and.w	r2, r3, #15
 800353a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4422      	add	r2, r4
 8003542:	609a      	str	r2, [r3, #8]
}
 8003544:	bf00      	nop
 8003546:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800354a:	46bd      	mov	sp, r7
 800354c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003550:	51eb851f 	.word	0x51eb851f

08003554 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f103 0208 	add.w	r2, r3, #8
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f04f 32ff 	mov.w	r2, #4294967295
 800356c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f103 0208 	add.w	r2, r3, #8
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f103 0208 	add.w	r2, r3, #8
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8003588:	bf00      	nop
 800358a:	370c      	adds	r7, #12
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr

08003594 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 80035a2:	bf00      	nop
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr

080035ae <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80035ae:	b480      	push	{r7}
 80035b0:	b085      	sub	sp, #20
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
 80035b6:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035c4:	d103      	bne.n	80035ce <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	60fb      	str	r3, [r7, #12]
 80035cc:	e00c      	b.n	80035e8 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	3308      	adds	r3, #8
 80035d2:	60fb      	str	r3, [r7, #12]
 80035d4:	e002      	b.n	80035dc <vListInsert+0x2e>
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	60fb      	str	r3, [r7, #12]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68ba      	ldr	r2, [r7, #8]
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d2f6      	bcs.n	80035d6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	685a      	ldr	r2, [r3, #4]
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	683a      	ldr	r2, [r7, #0]
 80035f6:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	683a      	ldr	r2, [r7, #0]
 8003602:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	1c5a      	adds	r2, r3, #1
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8003614:	bf00      	nop
 8003616:	3714      	adds	r7, #20
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003620:	b480      	push	{r7}
 8003622:	b085      	sub	sp, #20
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	691b      	ldr	r3, [r3, #16]
 800362c:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	6892      	ldr	r2, [r2, #8]
 8003636:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	6852      	ldr	r2, [r2, #4]
 8003640:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	429a      	cmp	r2, r3
 800364a:	d103      	bne.n	8003654 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	1e5a      	subs	r2, r3, #1
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
}
 8003668:	4618      	mov	r0, r3
 800366a:	3714      	adds	r7, #20
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr

08003674 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b086      	sub	sp, #24
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800367e:	2301      	movs	r3, #1
 8003680:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d10a      	bne.n	80036a2 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 800368c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003690:	f383 8811 	msr	BASEPRI, r3
 8003694:	f3bf 8f6f 	isb	sy
 8003698:	f3bf 8f4f 	dsb	sy
 800369c:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800369e:	bf00      	nop
 80036a0:	e7fe      	b.n	80036a0 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d05d      	beq.n	8003764 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d059      	beq.n	8003764 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036b8:	2100      	movs	r1, #0
 80036ba:	fba3 2302 	umull	r2, r3, r3, r2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d000      	beq.n	80036c4 <xQueueGenericReset+0x50>
 80036c2:	2101      	movs	r1, #1
 80036c4:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d14c      	bne.n	8003764 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 80036ca:	f002 fbe5 	bl	8005e98 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036d6:	6939      	ldr	r1, [r7, #16]
 80036d8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80036da:	fb01 f303 	mul.w	r3, r1, r3
 80036de:	441a      	add	r2, r3
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	2200      	movs	r2, #0
 80036e8:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036fa:	3b01      	subs	r3, #1
 80036fc:	6939      	ldr	r1, [r7, #16]
 80036fe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003700:	fb01 f303 	mul.w	r3, r1, r3
 8003704:	441a      	add	r2, r3
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	22ff      	movs	r2, #255	; 0xff
 800370e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	22ff      	movs	r2, #255	; 0xff
 8003716:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d114      	bne.n	800374a <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	691b      	ldr	r3, [r3, #16]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d01a      	beq.n	800375e <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	3310      	adds	r3, #16
 800372c:	4618      	mov	r0, r3
 800372e:	f001 facd 	bl	8004ccc <xTaskRemoveFromEventList>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d012      	beq.n	800375e <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003738:	4b15      	ldr	r3, [pc, #84]	; (8003790 <xQueueGenericReset+0x11c>)
 800373a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800373e:	601a      	str	r2, [r3, #0]
 8003740:	f3bf 8f4f 	dsb	sy
 8003744:	f3bf 8f6f 	isb	sy
 8003748:	e009      	b.n	800375e <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	3310      	adds	r3, #16
 800374e:	4618      	mov	r0, r3
 8003750:	f7ff ff00 	bl	8003554 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	3324      	adds	r3, #36	; 0x24
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff fefb 	bl	8003554 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800375e:	f002 fbcb 	bl	8005ef8 <vPortExitCritical>
 8003762:	e001      	b.n	8003768 <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 8003764:	2300      	movs	r3, #0
 8003766:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d10a      	bne.n	8003784 <xQueueGenericReset+0x110>
    __asm volatile
 800376e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003772:	f383 8811 	msr	BASEPRI, r3
 8003776:	f3bf 8f6f 	isb	sy
 800377a:	f3bf 8f4f 	dsb	sy
 800377e:	60bb      	str	r3, [r7, #8]
}
 8003780:	bf00      	nop
 8003782:	e7fe      	b.n	8003782 <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 8003784:	697b      	ldr	r3, [r7, #20]
}
 8003786:	4618      	mov	r0, r3
 8003788:	3718      	adds	r7, #24
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	e000ed04 	.word	0xe000ed04

08003794 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003794:	b580      	push	{r7, lr}
 8003796:	b08a      	sub	sp, #40	; 0x28
 8003798:	af02      	add	r7, sp, #8
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	4613      	mov	r3, r2
 80037a0:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80037a2:	2300      	movs	r3, #0
 80037a4:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d02e      	beq.n	800380a <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80037ac:	2100      	movs	r1, #0
 80037ae:	68ba      	ldr	r2, [r7, #8]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	fba3 2302 	umull	r2, r3, r3, r2
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d000      	beq.n	80037bc <xQueueGenericCreate+0x28>
 80037ba:	2101      	movs	r1, #1
 80037bc:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d123      	bne.n	800380a <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	68ba      	ldr	r2, [r7, #8]
 80037c6:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80037ca:	f113 0f51 	cmn.w	r3, #81	; 0x51
 80037ce:	d81c      	bhi.n	800380a <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	68ba      	ldr	r2, [r7, #8]
 80037d4:	fb02 f303 	mul.w	r3, r2, r3
 80037d8:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80037da:	69bb      	ldr	r3, [r7, #24]
 80037dc:	3350      	adds	r3, #80	; 0x50
 80037de:	4618      	mov	r0, r3
 80037e0:	f002 fc3c 	bl	800605c <pvPortMalloc>
 80037e4:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d01c      	beq.n	8003826 <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	3350      	adds	r3, #80	; 0x50
 80037f4:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80037f6:	79fa      	ldrb	r2, [r7, #7]
 80037f8:	69fb      	ldr	r3, [r7, #28]
 80037fa:	9300      	str	r3, [sp, #0]
 80037fc:	4613      	mov	r3, r2
 80037fe:	697a      	ldr	r2, [r7, #20]
 8003800:	68b9      	ldr	r1, [r7, #8]
 8003802:	68f8      	ldr	r0, [r7, #12]
 8003804:	f000 f814 	bl	8003830 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8003808:	e00d      	b.n	8003826 <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d10a      	bne.n	8003826 <xQueueGenericCreate+0x92>
    __asm volatile
 8003810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003814:	f383 8811 	msr	BASEPRI, r3
 8003818:	f3bf 8f6f 	isb	sy
 800381c:	f3bf 8f4f 	dsb	sy
 8003820:	613b      	str	r3, [r7, #16]
}
 8003822:	bf00      	nop
 8003824:	e7fe      	b.n	8003824 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 8003826:	69fb      	ldr	r3, [r7, #28]
    }
 8003828:	4618      	mov	r0, r3
 800382a:	3720      	adds	r7, #32
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	607a      	str	r2, [r7, #4]
 800383c:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d103      	bne.n	800384c <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	601a      	str	r2, [r3, #0]
 800384a:	e002      	b.n	8003852 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8003852:	69bb      	ldr	r3, [r7, #24]
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	68ba      	ldr	r2, [r7, #8]
 800385c:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800385e:	2101      	movs	r1, #1
 8003860:	69b8      	ldr	r0, [r7, #24]
 8003862:	f7ff ff07 	bl	8003674 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	78fa      	ldrb	r2, [r7, #3]
 800386a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800386e:	bf00      	nop
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}

08003876 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 8003876:	b580      	push	{r7, lr}
 8003878:	b082      	sub	sp, #8
 800387a:	af00      	add	r7, sp, #0
 800387c:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d00e      	beq.n	80038a2 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8003896:	2300      	movs	r3, #0
 8003898:	2200      	movs	r2, #0
 800389a:	2100      	movs	r1, #0
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f000 f81d 	bl	80038dc <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 80038a2:	bf00      	nop
 80038a4:	3708      	adds	r7, #8
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}

080038aa <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 80038aa:	b580      	push	{r7, lr}
 80038ac:	b086      	sub	sp, #24
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	4603      	mov	r3, r0
 80038b2:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80038b4:	2301      	movs	r3, #1
 80038b6:	617b      	str	r3, [r7, #20]
 80038b8:	2300      	movs	r3, #0
 80038ba:	613b      	str	r3, [r7, #16]

        traceENTER_xQueueCreateMutex( ucQueueType );

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80038bc:	79fb      	ldrb	r3, [r7, #7]
 80038be:	461a      	mov	r2, r3
 80038c0:	6939      	ldr	r1, [r7, #16]
 80038c2:	6978      	ldr	r0, [r7, #20]
 80038c4:	f7ff ff66 	bl	8003794 <xQueueGenericCreate>
 80038c8:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80038ca:	68f8      	ldr	r0, [r7, #12]
 80038cc:	f7ff ffd3 	bl	8003876 <prvInitialiseMutex>

        traceRETURN_xQueueCreateMutex( xNewQueue );

        return xNewQueue;
 80038d0:	68fb      	ldr	r3, [r7, #12]
    }
 80038d2:	4618      	mov	r0, r3
 80038d4:	3718      	adds	r7, #24
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
	...

080038dc <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b08e      	sub	sp, #56	; 0x38
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]
 80038e8:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80038ea:	2300      	movs	r3, #0
 80038ec:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	633b      	str	r3, [r7, #48]	; 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 80038f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10a      	bne.n	800390e <xQueueGenericSend+0x32>
    __asm volatile
 80038f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038fc:	f383 8811 	msr	BASEPRI, r3
 8003900:	f3bf 8f6f 	isb	sy
 8003904:	f3bf 8f4f 	dsb	sy
 8003908:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800390a:	bf00      	nop
 800390c:	e7fe      	b.n	800390c <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d103      	bne.n	800391c <xQueueGenericSend+0x40>
 8003914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003918:	2b00      	cmp	r3, #0
 800391a:	d101      	bne.n	8003920 <xQueueGenericSend+0x44>
 800391c:	2301      	movs	r3, #1
 800391e:	e000      	b.n	8003922 <xQueueGenericSend+0x46>
 8003920:	2300      	movs	r3, #0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d10a      	bne.n	800393c <xQueueGenericSend+0x60>
    __asm volatile
 8003926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800392a:	f383 8811 	msr	BASEPRI, r3
 800392e:	f3bf 8f6f 	isb	sy
 8003932:	f3bf 8f4f 	dsb	sy
 8003936:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003938:	bf00      	nop
 800393a:	e7fe      	b.n	800393a <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	2b02      	cmp	r3, #2
 8003940:	d103      	bne.n	800394a <xQueueGenericSend+0x6e>
 8003942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003944:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003946:	2b01      	cmp	r3, #1
 8003948:	d101      	bne.n	800394e <xQueueGenericSend+0x72>
 800394a:	2301      	movs	r3, #1
 800394c:	e000      	b.n	8003950 <xQueueGenericSend+0x74>
 800394e:	2300      	movs	r3, #0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d10a      	bne.n	800396a <xQueueGenericSend+0x8e>
    __asm volatile
 8003954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003958:	f383 8811 	msr	BASEPRI, r3
 800395c:	f3bf 8f6f 	isb	sy
 8003960:	f3bf 8f4f 	dsb	sy
 8003964:	623b      	str	r3, [r7, #32]
}
 8003966:	bf00      	nop
 8003968:	e7fe      	b.n	8003968 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800396a:	f001 fbc1 	bl	80050f0 <xTaskGetSchedulerState>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d102      	bne.n	800397a <xQueueGenericSend+0x9e>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d101      	bne.n	800397e <xQueueGenericSend+0xa2>
 800397a:	2301      	movs	r3, #1
 800397c:	e000      	b.n	8003980 <xQueueGenericSend+0xa4>
 800397e:	2300      	movs	r3, #0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10a      	bne.n	800399a <xQueueGenericSend+0xbe>
    __asm volatile
 8003984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003988:	f383 8811 	msr	BASEPRI, r3
 800398c:	f3bf 8f6f 	isb	sy
 8003990:	f3bf 8f4f 	dsb	sy
 8003994:	61fb      	str	r3, [r7, #28]
}
 8003996:	bf00      	nop
 8003998:	e7fe      	b.n	8003998 <xQueueGenericSend+0xbc>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 800399a:	f002 fa7d 	bl	8005e98 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800399e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d302      	bcc.n	80039b0 <xQueueGenericSend+0xd4>
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d129      	bne.n	8003a04 <xQueueGenericSend+0x128>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80039b0:	683a      	ldr	r2, [r7, #0]
 80039b2:	68b9      	ldr	r1, [r7, #8]
 80039b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80039b6:	f000 fa85 	bl	8003ec4 <prvCopyDataToQueue>
 80039ba:	62f8      	str	r0, [r7, #44]	; 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80039bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d010      	beq.n	80039e6 <xQueueGenericSend+0x10a>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80039c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039c6:	3324      	adds	r3, #36	; 0x24
 80039c8:	4618      	mov	r0, r3
 80039ca:	f001 f97f 	bl	8004ccc <xTaskRemoveFromEventList>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d013      	beq.n	80039fc <xQueueGenericSend+0x120>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 80039d4:	4b3f      	ldr	r3, [pc, #252]	; (8003ad4 <xQueueGenericSend+0x1f8>)
 80039d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039da:	601a      	str	r2, [r3, #0]
 80039dc:	f3bf 8f4f 	dsb	sy
 80039e0:	f3bf 8f6f 	isb	sy
 80039e4:	e00a      	b.n	80039fc <xQueueGenericSend+0x120>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 80039e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d007      	beq.n	80039fc <xQueueGenericSend+0x120>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 80039ec:	4b39      	ldr	r3, [pc, #228]	; (8003ad4 <xQueueGenericSend+0x1f8>)
 80039ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039f2:	601a      	str	r2, [r3, #0]
 80039f4:	f3bf 8f4f 	dsb	sy
 80039f8:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80039fc:	f002 fa7c 	bl	8005ef8 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );

                return pdPASS;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e063      	b.n	8003acc <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d103      	bne.n	8003a12 <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003a0a:	f002 fa75 	bl	8005ef8 <vPortExitCritical>
                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );

                    return errQUEUE_FULL;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	e05c      	b.n	8003acc <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003a12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d106      	bne.n	8003a26 <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003a18:	f107 0314 	add.w	r3, r7, #20
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f001 fa2d 	bl	8004e7c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003a22:	2301      	movs	r3, #1
 8003a24:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003a26:	f002 fa67 	bl	8005ef8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003a2a:	f000 fe25 	bl	8004678 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003a2e:	f002 fa33 	bl	8005e98 <vPortEnterCritical>
 8003a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a34:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a38:	b25b      	sxtb	r3, r3
 8003a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a3e:	d103      	bne.n	8003a48 <xQueueGenericSend+0x16c>
 8003a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a4a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a4e:	b25b      	sxtb	r3, r3
 8003a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a54:	d103      	bne.n	8003a5e <xQueueGenericSend+0x182>
 8003a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a5e:	f002 fa4b 	bl	8005ef8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003a62:	1d3a      	adds	r2, r7, #4
 8003a64:	f107 0314 	add.w	r3, r7, #20
 8003a68:	4611      	mov	r1, r2
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f001 fa1c 	bl	8004ea8 <xTaskCheckForTimeOut>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d124      	bne.n	8003ac0 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003a76:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a78:	f000 fb1c 	bl	80040b4 <prvIsQueueFull>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d018      	beq.n	8003ab4 <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a84:	3310      	adds	r3, #16
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	4611      	mov	r1, r2
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f001 f8b4 	bl	8004bf8 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8003a90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a92:	f000 faa7 	bl	8003fe4 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8003a96:	f000 fdfd 	bl	8004694 <xTaskResumeAll>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	f47f af7c 	bne.w	800399a <xQueueGenericSend+0xbe>
                {
                    taskYIELD_WITHIN_API();
 8003aa2:	4b0c      	ldr	r3, [pc, #48]	; (8003ad4 <xQueueGenericSend+0x1f8>)
 8003aa4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003aa8:	601a      	str	r2, [r3, #0]
 8003aaa:	f3bf 8f4f 	dsb	sy
 8003aae:	f3bf 8f6f 	isb	sy
 8003ab2:	e772      	b.n	800399a <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8003ab4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ab6:	f000 fa95 	bl	8003fe4 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003aba:	f000 fdeb 	bl	8004694 <xTaskResumeAll>
 8003abe:	e76c      	b.n	800399a <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8003ac0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ac2:	f000 fa8f 	bl	8003fe4 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003ac6:	f000 fde5 	bl	8004694 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );

            return errQUEUE_FULL;
 8003aca:	2300      	movs	r3, #0
        }
    }
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3738      	adds	r7, #56	; 0x38
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	e000ed04 	.word	0xe000ed04

08003ad8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b08c      	sub	sp, #48	; 0x30
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	62bb      	str	r3, [r7, #40]	; 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d10a      	bne.n	8003b08 <xQueueReceive+0x30>
    __asm volatile
 8003af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003af6:	f383 8811 	msr	BASEPRI, r3
 8003afa:	f3bf 8f6f 	isb	sy
 8003afe:	f3bf 8f4f 	dsb	sy
 8003b02:	623b      	str	r3, [r7, #32]
}
 8003b04:	bf00      	nop
 8003b06:	e7fe      	b.n	8003b06 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d103      	bne.n	8003b16 <xQueueReceive+0x3e>
 8003b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d101      	bne.n	8003b1a <xQueueReceive+0x42>
 8003b16:	2301      	movs	r3, #1
 8003b18:	e000      	b.n	8003b1c <xQueueReceive+0x44>
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d10a      	bne.n	8003b36 <xQueueReceive+0x5e>
    __asm volatile
 8003b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b24:	f383 8811 	msr	BASEPRI, r3
 8003b28:	f3bf 8f6f 	isb	sy
 8003b2c:	f3bf 8f4f 	dsb	sy
 8003b30:	61fb      	str	r3, [r7, #28]
}
 8003b32:	bf00      	nop
 8003b34:	e7fe      	b.n	8003b34 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003b36:	f001 fadb 	bl	80050f0 <xTaskGetSchedulerState>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d102      	bne.n	8003b46 <xQueueReceive+0x6e>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <xQueueReceive+0x72>
 8003b46:	2301      	movs	r3, #1
 8003b48:	e000      	b.n	8003b4c <xQueueReceive+0x74>
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d10a      	bne.n	8003b66 <xQueueReceive+0x8e>
    __asm volatile
 8003b50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b54:	f383 8811 	msr	BASEPRI, r3
 8003b58:	f3bf 8f6f 	isb	sy
 8003b5c:	f3bf 8f4f 	dsb	sy
 8003b60:	61bb      	str	r3, [r7, #24]
}
 8003b62:	bf00      	nop
 8003b64:	e7fe      	b.n	8003b64 <xQueueReceive+0x8c>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003b66:	f002 f997 	bl	8005e98 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b6e:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d01f      	beq.n	8003bb6 <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003b76:	68b9      	ldr	r1, [r7, #8]
 8003b78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003b7a:	f000 fa0d 	bl	8003f98 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b80:	1e5a      	subs	r2, r3, #1
 8003b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b84:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b88:	691b      	ldr	r3, [r3, #16]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d00f      	beq.n	8003bae <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b90:	3310      	adds	r3, #16
 8003b92:	4618      	mov	r0, r3
 8003b94:	f001 f89a 	bl	8004ccc <xTaskRemoveFromEventList>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d007      	beq.n	8003bae <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003b9e:	4b3d      	ldr	r3, [pc, #244]	; (8003c94 <xQueueReceive+0x1bc>)
 8003ba0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ba4:	601a      	str	r2, [r3, #0]
 8003ba6:	f3bf 8f4f 	dsb	sy
 8003baa:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003bae:	f002 f9a3 	bl	8005ef8 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e069      	b.n	8003c8a <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d103      	bne.n	8003bc4 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003bbc:	f002 f99c 	bl	8005ef8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	e062      	b.n	8003c8a <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d106      	bne.n	8003bd8 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003bca:	f107 0310 	add.w	r3, r7, #16
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f001 f954 	bl	8004e7c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003bd8:	f002 f98e 	bl	8005ef8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003bdc:	f000 fd4c 	bl	8004678 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003be0:	f002 f95a 	bl	8005e98 <vPortEnterCritical>
 8003be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003be6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003bea:	b25b      	sxtb	r3, r3
 8003bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bf0:	d103      	bne.n	8003bfa <xQueueReceive+0x122>
 8003bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bfc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c00:	b25b      	sxtb	r3, r3
 8003c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c06:	d103      	bne.n	8003c10 <xQueueReceive+0x138>
 8003c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c10:	f002 f972 	bl	8005ef8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003c14:	1d3a      	adds	r2, r7, #4
 8003c16:	f107 0310 	add.w	r3, r7, #16
 8003c1a:	4611      	mov	r1, r2
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f001 f943 	bl	8004ea8 <xTaskCheckForTimeOut>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d123      	bne.n	8003c70 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003c28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c2a:	f000 fa2d 	bl	8004088 <prvIsQueueEmpty>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d017      	beq.n	8003c64 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c36:	3324      	adds	r3, #36	; 0x24
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	4611      	mov	r1, r2
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f000 ffdb 	bl	8004bf8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003c42:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c44:	f000 f9ce 	bl	8003fe4 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003c48:	f000 fd24 	bl	8004694 <xTaskResumeAll>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d189      	bne.n	8003b66 <xQueueReceive+0x8e>
                {
                    taskYIELD_WITHIN_API();
 8003c52:	4b10      	ldr	r3, [pc, #64]	; (8003c94 <xQueueReceive+0x1bc>)
 8003c54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c58:	601a      	str	r2, [r3, #0]
 8003c5a:	f3bf 8f4f 	dsb	sy
 8003c5e:	f3bf 8f6f 	isb	sy
 8003c62:	e780      	b.n	8003b66 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003c64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c66:	f000 f9bd 	bl	8003fe4 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003c6a:	f000 fd13 	bl	8004694 <xTaskResumeAll>
 8003c6e:	e77a      	b.n	8003b66 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8003c70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c72:	f000 f9b7 	bl	8003fe4 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003c76:	f000 fd0d 	bl	8004694 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003c7a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c7c:	f000 fa04 	bl	8004088 <prvIsQueueEmpty>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	f43f af6f 	beq.w	8003b66 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8003c88:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3730      	adds	r7, #48	; 0x30
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	e000ed04 	.word	0xe000ed04

08003c98 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b08c      	sub	sp, #48	; 0x30
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	627b      	str	r3, [r7, #36]	; 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8003caa:	2300      	movs	r3, #0
 8003cac:	62bb      	str	r3, [r7, #40]	; 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d10a      	bne.n	8003cca <xQueueSemaphoreTake+0x32>
    __asm volatile
 8003cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cb8:	f383 8811 	msr	BASEPRI, r3
 8003cbc:	f3bf 8f6f 	isb	sy
 8003cc0:	f3bf 8f4f 	dsb	sy
 8003cc4:	61bb      	str	r3, [r7, #24]
}
 8003cc6:	bf00      	nop
 8003cc8:	e7fe      	b.n	8003cc8 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8003cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d00a      	beq.n	8003ce8 <xQueueSemaphoreTake+0x50>
    __asm volatile
 8003cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cd6:	f383 8811 	msr	BASEPRI, r3
 8003cda:	f3bf 8f6f 	isb	sy
 8003cde:	f3bf 8f4f 	dsb	sy
 8003ce2:	617b      	str	r3, [r7, #20]
}
 8003ce4:	bf00      	nop
 8003ce6:	e7fe      	b.n	8003ce6 <xQueueSemaphoreTake+0x4e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ce8:	f001 fa02 	bl	80050f0 <xTaskGetSchedulerState>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d102      	bne.n	8003cf8 <xQueueSemaphoreTake+0x60>
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d101      	bne.n	8003cfc <xQueueSemaphoreTake+0x64>
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e000      	b.n	8003cfe <xQueueSemaphoreTake+0x66>
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d10a      	bne.n	8003d18 <xQueueSemaphoreTake+0x80>
    __asm volatile
 8003d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d06:	f383 8811 	msr	BASEPRI, r3
 8003d0a:	f3bf 8f6f 	isb	sy
 8003d0e:	f3bf 8f4f 	dsb	sy
 8003d12:	613b      	str	r3, [r7, #16]
}
 8003d14:	bf00      	nop
 8003d16:	e7fe      	b.n	8003d16 <xQueueSemaphoreTake+0x7e>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003d18:	f002 f8be 	bl	8005e98 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d20:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003d22:	6a3b      	ldr	r3, [r7, #32]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d024      	beq.n	8003d72 <xQueueSemaphoreTake+0xda>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 8003d28:	6a3b      	ldr	r3, [r7, #32]
 8003d2a:	1e5a      	subs	r2, r3, #1
 8003d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2e:	639a      	str	r2, [r3, #56]	; 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d104      	bne.n	8003d42 <xQueueSemaphoreTake+0xaa>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003d38:	f001 fbf8 	bl	800552c <pvTaskIncrementMutexHeldCount>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d40:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d00f      	beq.n	8003d6a <xQueueSemaphoreTake+0xd2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4c:	3310      	adds	r3, #16
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f000 ffbc 	bl	8004ccc <xTaskRemoveFromEventList>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d007      	beq.n	8003d6a <xQueueSemaphoreTake+0xd2>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003d5a:	4b4d      	ldr	r3, [pc, #308]	; (8003e90 <xQueueSemaphoreTake+0x1f8>)
 8003d5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d60:	601a      	str	r2, [r3, #0]
 8003d62:	f3bf 8f4f 	dsb	sy
 8003d66:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003d6a:	f002 f8c5 	bl	8005ef8 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );

                return pdPASS;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e089      	b.n	8003e86 <xQueueSemaphoreTake+0x1ee>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d103      	bne.n	8003d80 <xQueueSemaphoreTake+0xe8>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8003d78:	f002 f8be 	bl	8005ef8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	e082      	b.n	8003e86 <xQueueSemaphoreTake+0x1ee>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d106      	bne.n	8003d94 <xQueueSemaphoreTake+0xfc>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003d86:	f107 0308 	add.w	r3, r7, #8
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f001 f876 	bl	8004e7c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003d90:	2301      	movs	r3, #1
 8003d92:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003d94:	f002 f8b0 	bl	8005ef8 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003d98:	f000 fc6e 	bl	8004678 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003d9c:	f002 f87c 	bl	8005e98 <vPortEnterCritical>
 8003da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003da6:	b25b      	sxtb	r3, r3
 8003da8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dac:	d103      	bne.n	8003db6 <xQueueSemaphoreTake+0x11e>
 8003dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db0:	2200      	movs	r2, #0
 8003db2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003dbc:	b25b      	sxtb	r3, r3
 8003dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc2:	d103      	bne.n	8003dcc <xQueueSemaphoreTake+0x134>
 8003dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003dcc:	f002 f894 	bl	8005ef8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003dd0:	463a      	mov	r2, r7
 8003dd2:	f107 0308 	add.w	r3, r7, #8
 8003dd6:	4611      	mov	r1, r2
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f001 f865 	bl	8004ea8 <xTaskCheckForTimeOut>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d132      	bne.n	8003e4a <xQueueSemaphoreTake+0x1b2>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003de4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003de6:	f000 f94f 	bl	8004088 <prvIsQueueEmpty>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d026      	beq.n	8003e3e <xQueueSemaphoreTake+0x1a6>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d109      	bne.n	8003e0c <xQueueSemaphoreTake+0x174>
                    {
                        taskENTER_CRITICAL();
 8003df8:	f002 f84e 	bl	8005e98 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	4618      	mov	r0, r3
 8003e02:	f001 f993 	bl	800512c <xTaskPriorityInherit>
 8003e06:	62b8      	str	r0, [r7, #40]	; 0x28
                        }
                        taskEXIT_CRITICAL();
 8003e08:	f002 f876 	bl	8005ef8 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0e:	3324      	adds	r3, #36	; 0x24
 8003e10:	683a      	ldr	r2, [r7, #0]
 8003e12:	4611      	mov	r1, r2
 8003e14:	4618      	mov	r0, r3
 8003e16:	f000 feef 	bl	8004bf8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003e1a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e1c:	f000 f8e2 	bl	8003fe4 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003e20:	f000 fc38 	bl	8004694 <xTaskResumeAll>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	f47f af76 	bne.w	8003d18 <xQueueSemaphoreTake+0x80>
                {
                    taskYIELD_WITHIN_API();
 8003e2c:	4b18      	ldr	r3, [pc, #96]	; (8003e90 <xQueueSemaphoreTake+0x1f8>)
 8003e2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e32:	601a      	str	r2, [r3, #0]
 8003e34:	f3bf 8f4f 	dsb	sy
 8003e38:	f3bf 8f6f 	isb	sy
 8003e3c:	e76c      	b.n	8003d18 <xQueueSemaphoreTake+0x80>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8003e3e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e40:	f000 f8d0 	bl	8003fe4 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003e44:	f000 fc26 	bl	8004694 <xTaskResumeAll>
 8003e48:	e766      	b.n	8003d18 <xQueueSemaphoreTake+0x80>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8003e4a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e4c:	f000 f8ca 	bl	8003fe4 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003e50:	f000 fc20 	bl	8004694 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003e54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e56:	f000 f917 	bl	8004088 <prvIsQueueEmpty>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	f43f af5b 	beq.w	8003d18 <xQueueSemaphoreTake+0x80>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8003e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d00d      	beq.n	8003e84 <xQueueSemaphoreTake+0x1ec>
                    {
                        taskENTER_CRITICAL();
 8003e68:	f002 f816 	bl	8005e98 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003e6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e6e:	f000 f811 	bl	8003e94 <prvGetDisinheritPriorityAfterTimeout>
 8003e72:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	69f9      	ldr	r1, [r7, #28]
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f001 fa9c 	bl	80053b8 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 8003e80:	f002 f83a 	bl	8005ef8 <vPortExitCritical>
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8003e84:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3730      	adds	r7, #48	; 0x30
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	e000ed04 	.word	0xe000ed04

08003e94 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8003e94:	b480      	push	{r7}
 8003e96:	b085      	sub	sp, #20
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d006      	beq.n	8003eb2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f1c3 0305 	rsb	r3, r3, #5
 8003eae:	60fb      	str	r3, [r7, #12]
 8003eb0:	e001      	b.n	8003eb6 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
    }
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3714      	adds	r7, #20
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b086      	sub	sp, #24
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	60b9      	str	r1, [r7, #8]
 8003ece:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ed8:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d10d      	bne.n	8003efe <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d14d      	bne.n	8003f86 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f001 f9bc 	bl	800526c <xTaskPriorityDisinherit>
 8003ef4:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	609a      	str	r2, [r3, #8]
 8003efc:	e043      	b.n	8003f86 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d119      	bne.n	8003f38 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6858      	ldr	r0, [r3, #4]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	68b9      	ldr	r1, [r7, #8]
 8003f10:	f002 fd17 	bl	8006942 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	685a      	ldr	r2, [r3, #4]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f1c:	441a      	add	r2, r3
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	685a      	ldr	r2, [r3, #4]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d32b      	bcc.n	8003f86 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	605a      	str	r2, [r3, #4]
 8003f36:	e026      	b.n	8003f86 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	68d8      	ldr	r0, [r3, #12]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f40:	461a      	mov	r2, r3
 8003f42:	68b9      	ldr	r1, [r7, #8]
 8003f44:	f002 fcfd 	bl	8006942 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	68da      	ldr	r2, [r3, #12]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f50:	425b      	negs	r3, r3
 8003f52:	441a      	add	r2, r3
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	68da      	ldr	r2, [r3, #12]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d207      	bcs.n	8003f74 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	689a      	ldr	r2, [r3, #8]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6c:	425b      	negs	r3, r3
 8003f6e:	441a      	add	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d105      	bne.n	8003f86 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d002      	beq.n	8003f86 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	3b01      	subs	r3, #1
 8003f84:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	1c5a      	adds	r2, r3, #1
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8003f8e:	697b      	ldr	r3, [r7, #20]
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3718      	adds	r7, #24
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}

08003f98 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d018      	beq.n	8003fdc <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	68da      	ldr	r2, [r3, #12]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb2:	441a      	add	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	68da      	ldr	r2, [r3, #12]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d303      	bcc.n	8003fcc <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	68d9      	ldr	r1, [r3, #12]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	6838      	ldr	r0, [r7, #0]
 8003fd8:	f002 fcb3 	bl	8006942 <memcpy>
    }
}
 8003fdc:	bf00      	nop
 8003fde:	3708      	adds	r7, #8
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8003fec:	f001 ff54 	bl	8005e98 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ff6:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003ff8:	e011      	b.n	800401e <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d012      	beq.n	8004028 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	3324      	adds	r3, #36	; 0x24
 8004006:	4618      	mov	r0, r3
 8004008:	f000 fe60 	bl	8004ccc <xTaskRemoveFromEventList>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d001      	beq.n	8004016 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8004012:	f000 ffaf 	bl	8004f74 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8004016:	7bfb      	ldrb	r3, [r7, #15]
 8004018:	3b01      	subs	r3, #1
 800401a:	b2db      	uxtb	r3, r3
 800401c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800401e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004022:	2b00      	cmp	r3, #0
 8004024:	dce9      	bgt.n	8003ffa <prvUnlockQueue+0x16>
 8004026:	e000      	b.n	800402a <prvUnlockQueue+0x46>
                    break;
 8004028:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	22ff      	movs	r2, #255	; 0xff
 800402e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8004032:	f001 ff61 	bl	8005ef8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8004036:	f001 ff2f 	bl	8005e98 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004040:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004042:	e011      	b.n	8004068 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	691b      	ldr	r3, [r3, #16]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d012      	beq.n	8004072 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	3310      	adds	r3, #16
 8004050:	4618      	mov	r0, r3
 8004052:	f000 fe3b 	bl	8004ccc <xTaskRemoveFromEventList>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d001      	beq.n	8004060 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800405c:	f000 ff8a 	bl	8004f74 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8004060:	7bbb      	ldrb	r3, [r7, #14]
 8004062:	3b01      	subs	r3, #1
 8004064:	b2db      	uxtb	r3, r3
 8004066:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004068:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800406c:	2b00      	cmp	r3, #0
 800406e:	dce9      	bgt.n	8004044 <prvUnlockQueue+0x60>
 8004070:	e000      	b.n	8004074 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8004072:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	22ff      	movs	r2, #255	; 0xff
 8004078:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 800407c:	f001 ff3c 	bl	8005ef8 <vPortExitCritical>
}
 8004080:	bf00      	nop
 8004082:	3710      	adds	r7, #16
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004090:	f001 ff02 	bl	8005e98 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004098:	2b00      	cmp	r3, #0
 800409a:	d102      	bne.n	80040a2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800409c:	2301      	movs	r3, #1
 800409e:	60fb      	str	r3, [r7, #12]
 80040a0:	e001      	b.n	80040a6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80040a2:	2300      	movs	r3, #0
 80040a4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80040a6:	f001 ff27 	bl	8005ef8 <vPortExitCritical>

    return xReturn;
 80040aa:	68fb      	ldr	r3, [r7, #12]
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3710      	adds	r7, #16
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80040bc:	f001 feec 	bl	8005e98 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d102      	bne.n	80040d2 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80040cc:	2301      	movs	r3, #1
 80040ce:	60fb      	str	r3, [r7, #12]
 80040d0:	e001      	b.n	80040d6 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80040d2:	2300      	movs	r3, #0
 80040d4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80040d6:	f001 ff0f 	bl	8005ef8 <vPortExitCritical>

    return xReturn;
 80040da:	68fb      	ldr	r3, [r7, #12]
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3710      	adds	r7, #16
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 80040e4:	b480      	push	{r7}
 80040e6:	b087      	sub	sp, #28
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80040ee:	2300      	movs	r3, #0
 80040f0:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d10a      	bne.n	800410e <vQueueAddToRegistry+0x2a>
    __asm volatile
 80040f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040fc:	f383 8811 	msr	BASEPRI, r3
 8004100:	f3bf 8f6f 	isb	sy
 8004104:	f3bf 8f4f 	dsb	sy
 8004108:	60fb      	str	r3, [r7, #12]
}
 800410a:	bf00      	nop
 800410c:	e7fe      	b.n	800410c <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d024      	beq.n	800415e <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004114:	2300      	movs	r3, #0
 8004116:	617b      	str	r3, [r7, #20]
 8004118:	e01e      	b.n	8004158 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 800411a:	4a18      	ldr	r2, [pc, #96]	; (800417c <vQueueAddToRegistry+0x98>)
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	00db      	lsls	r3, r3, #3
 8004120:	4413      	add	r3, r2
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	429a      	cmp	r2, r3
 8004128:	d105      	bne.n	8004136 <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	00db      	lsls	r3, r3, #3
 800412e:	4a13      	ldr	r2, [pc, #76]	; (800417c <vQueueAddToRegistry+0x98>)
 8004130:	4413      	add	r3, r2
 8004132:	613b      	str	r3, [r7, #16]
                    break;
 8004134:	e013      	b.n	800415e <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d10a      	bne.n	8004152 <vQueueAddToRegistry+0x6e>
 800413c:	4a0f      	ldr	r2, [pc, #60]	; (800417c <vQueueAddToRegistry+0x98>)
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d104      	bne.n	8004152 <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	00db      	lsls	r3, r3, #3
 800414c:	4a0b      	ldr	r2, [pc, #44]	; (800417c <vQueueAddToRegistry+0x98>)
 800414e:	4413      	add	r3, r2
 8004150:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	3301      	adds	r3, #1
 8004156:	617b      	str	r3, [r7, #20]
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	2b07      	cmp	r3, #7
 800415c:	d9dd      	bls.n	800411a <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d005      	beq.n	8004170 <vQueueAddToRegistry+0x8c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	683a      	ldr	r2, [r7, #0]
 8004168:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 8004170:	bf00      	nop
 8004172:	371c      	adds	r7, #28
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr
 800417c:	200001f4 	.word	0x200001f4

08004180 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8004180:	b580      	push	{r7, lr}
 8004182:	b086      	sub	sp, #24
 8004184:	af00      	add	r7, sp, #0
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	60b9      	str	r1, [r7, #8]
 800418a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8004190:	f001 fe82 	bl	8005e98 <vPortEnterCritical>
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800419a:	b25b      	sxtb	r3, r3
 800419c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a0:	d103      	bne.n	80041aa <vQueueWaitForMessageRestricted+0x2a>
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80041b0:	b25b      	sxtb	r3, r3
 80041b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b6:	d103      	bne.n	80041c0 <vQueueWaitForMessageRestricted+0x40>
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80041c0:	f001 fe9a 	bl	8005ef8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d106      	bne.n	80041da <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	3324      	adds	r3, #36	; 0x24
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	68b9      	ldr	r1, [r7, #8]
 80041d4:	4618      	mov	r0, r3
 80041d6:	f000 fd33 	bl	8004c40 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80041da:	6978      	ldr	r0, [r7, #20]
 80041dc:	f7ff ff02 	bl	8003fe4 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 80041e0:	bf00      	nop
 80041e2:	3718      	adds	r7, #24
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}

080041e8 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b08a      	sub	sp, #40	; 0x28
 80041ec:	af04      	add	r7, sp, #16
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	607a      	str	r2, [r7, #4]
 80041f4:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	4618      	mov	r0, r3
 80041fc:	f001 ff2e 	bl	800605c <pvPortMalloc>
 8004200:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d013      	beq.n	8004230 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8004208:	205c      	movs	r0, #92	; 0x5c
 800420a:	f001 ff27 	bl	800605c <pvPortMalloc>
 800420e:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d008      	beq.n	8004228 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8004216:	225c      	movs	r2, #92	; 0x5c
 8004218:	2100      	movs	r1, #0
 800421a:	6978      	ldr	r0, [r7, #20]
 800421c:	f002 fb16 	bl	800684c <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	693a      	ldr	r2, [r7, #16]
 8004224:	631a      	str	r2, [r3, #48]	; 0x30
 8004226:	e005      	b.n	8004234 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8004228:	6938      	ldr	r0, [r7, #16]
 800422a:	f002 f847 	bl	80062bc <vPortFree>
 800422e:	e001      	b.n	8004234 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8004230:	2300      	movs	r3, #0
 8004232:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d00d      	beq.n	8004256 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800423a:	2300      	movs	r3, #0
 800423c:	9303      	str	r3, [sp, #12]
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	9302      	str	r3, [sp, #8]
 8004242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004244:	9301      	str	r3, [sp, #4]
 8004246:	6a3b      	ldr	r3, [r7, #32]
 8004248:	9300      	str	r3, [sp, #0]
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	68b9      	ldr	r1, [r7, #8]
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	f000 f828 	bl	80042a6 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8004256:	697b      	ldr	r3, [r7, #20]
    }
 8004258:	4618      	mov	r0, r3
 800425a:	3718      	adds	r7, #24
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8004260:	b580      	push	{r7, lr}
 8004262:	b088      	sub	sp, #32
 8004264:	af02      	add	r7, sp, #8
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	607a      	str	r2, [r7, #4]
 800426c:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 800426e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004270:	9301      	str	r3, [sp, #4]
 8004272:	6a3b      	ldr	r3, [r7, #32]
 8004274:	9300      	str	r3, [sp, #0]
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	68b9      	ldr	r1, [r7, #8]
 800427c:	68f8      	ldr	r0, [r7, #12]
 800427e:	f7ff ffb3 	bl	80041e8 <prvCreateTask>
 8004282:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d005      	beq.n	8004296 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 800428a:	6938      	ldr	r0, [r7, #16]
 800428c:	f000 f89a 	bl	80043c4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8004290:	2301      	movs	r3, #1
 8004292:	617b      	str	r3, [r7, #20]
 8004294:	e002      	b.n	800429c <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004296:	f04f 33ff 	mov.w	r3, #4294967295
 800429a:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 800429c:	697b      	ldr	r3, [r7, #20]
    }
 800429e:	4618      	mov	r0, r3
 80042a0:	3718      	adds	r7, #24
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80042a6:	b580      	push	{r7, lr}
 80042a8:	b088      	sub	sp, #32
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	60f8      	str	r0, [r7, #12]
 80042ae:	60b9      	str	r1, [r7, #8]
 80042b0:	607a      	str	r2, [r7, #4]
 80042b2:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 80042b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042b6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	461a      	mov	r2, r3
 80042be:	21a5      	movs	r1, #165	; 0xa5
 80042c0:	f002 fac4 	bl	800684c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80042c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80042ce:	3b01      	subs	r3, #1
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	4413      	add	r3, r2
 80042d4:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	f023 0307 	bic.w	r3, r3, #7
 80042dc:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d00a      	beq.n	80042fe <prvInitialiseNewTask+0x58>
    __asm volatile
 80042e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ec:	f383 8811 	msr	BASEPRI, r3
 80042f0:	f3bf 8f6f 	isb	sy
 80042f4:	f3bf 8f4f 	dsb	sy
 80042f8:	617b      	str	r3, [r7, #20]
}
 80042fa:	bf00      	nop
 80042fc:	e7fe      	b.n	80042fc <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d01e      	beq.n	8004342 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004304:	2300      	movs	r3, #0
 8004306:	61fb      	str	r3, [r7, #28]
 8004308:	e012      	b.n	8004330 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800430a:	68ba      	ldr	r2, [r7, #8]
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	4413      	add	r3, r2
 8004310:	7819      	ldrb	r1, [r3, #0]
 8004312:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	4413      	add	r3, r2
 8004318:	3334      	adds	r3, #52	; 0x34
 800431a:	460a      	mov	r2, r1
 800431c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800431e:	68ba      	ldr	r2, [r7, #8]
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	4413      	add	r3, r2
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d006      	beq.n	8004338 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	3301      	adds	r3, #1
 800432e:	61fb      	str	r3, [r7, #28]
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	2b0f      	cmp	r3, #15
 8004334:	d9e9      	bls.n	800430a <prvInitialiseNewTask+0x64>
 8004336:	e000      	b.n	800433a <prvInitialiseNewTask+0x94>
            {
                break;
 8004338:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 800433a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800433c:	2200      	movs	r2, #0
 800433e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8004342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004344:	2b04      	cmp	r3, #4
 8004346:	d90a      	bls.n	800435e <prvInitialiseNewTask+0xb8>
    __asm volatile
 8004348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800434c:	f383 8811 	msr	BASEPRI, r3
 8004350:	f3bf 8f6f 	isb	sy
 8004354:	f3bf 8f4f 	dsb	sy
 8004358:	613b      	str	r3, [r7, #16]
}
 800435a:	bf00      	nop
 800435c:	e7fe      	b.n	800435c <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800435e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004360:	2b04      	cmp	r3, #4
 8004362:	d901      	bls.n	8004368 <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004364:	2304      	movs	r3, #4
 8004366:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8004368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800436a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800436c:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800436e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004370:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004372:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004376:	3304      	adds	r3, #4
 8004378:	4618      	mov	r0, r3
 800437a:	f7ff f90b 	bl	8003594 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800437e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004380:	3318      	adds	r3, #24
 8004382:	4618      	mov	r0, r3
 8004384:	f7ff f906 	bl	8003594 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800438a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800438c:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 800438e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004390:	f1c3 0205 	rsb	r2, r3, #5
 8004394:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004396:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800439a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800439c:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800439e:	683a      	ldr	r2, [r7, #0]
 80043a0:	68f9      	ldr	r1, [r7, #12]
 80043a2:	69b8      	ldr	r0, [r7, #24]
 80043a4:	f001 fc02 	bl	8005bac <pxPortInitialiseStack>
 80043a8:	4602      	mov	r2, r0
 80043aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ac:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80043ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d002      	beq.n	80043ba <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80043b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043b8:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80043ba:	bf00      	nop
 80043bc:	3720      	adds	r7, #32
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
	...

080043c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 80043cc:	f001 fd64 	bl	8005e98 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 80043d0:	4b41      	ldr	r3, [pc, #260]	; (80044d8 <prvAddNewTaskToReadyList+0x114>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	3301      	adds	r3, #1
 80043d6:	4a40      	ldr	r2, [pc, #256]	; (80044d8 <prvAddNewTaskToReadyList+0x114>)
 80043d8:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80043da:	4b40      	ldr	r3, [pc, #256]	; (80044dc <prvAddNewTaskToReadyList+0x118>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d109      	bne.n	80043f6 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 80043e2:	4a3e      	ldr	r2, [pc, #248]	; (80044dc <prvAddNewTaskToReadyList+0x118>)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80043e8:	4b3b      	ldr	r3, [pc, #236]	; (80044d8 <prvAddNewTaskToReadyList+0x114>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d110      	bne.n	8004412 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 80043f0:	f000 fde4 	bl	8004fbc <prvInitialiseTaskLists>
 80043f4:	e00d      	b.n	8004412 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 80043f6:	4b3a      	ldr	r3, [pc, #232]	; (80044e0 <prvAddNewTaskToReadyList+0x11c>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d109      	bne.n	8004412 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80043fe:	4b37      	ldr	r3, [pc, #220]	; (80044dc <prvAddNewTaskToReadyList+0x118>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004408:	429a      	cmp	r2, r3
 800440a:	d802      	bhi.n	8004412 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 800440c:	4a33      	ldr	r2, [pc, #204]	; (80044dc <prvAddNewTaskToReadyList+0x118>)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8004412:	4b34      	ldr	r3, [pc, #208]	; (80044e4 <prvAddNewTaskToReadyList+0x120>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	3301      	adds	r3, #1
 8004418:	4a32      	ldr	r2, [pc, #200]	; (80044e4 <prvAddNewTaskToReadyList+0x120>)
 800441a:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800441c:	4b31      	ldr	r3, [pc, #196]	; (80044e4 <prvAddNewTaskToReadyList+0x120>)
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	645a      	str	r2, [r3, #68]	; 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004428:	2201      	movs	r2, #1
 800442a:	409a      	lsls	r2, r3
 800442c:	4b2e      	ldr	r3, [pc, #184]	; (80044e8 <prvAddNewTaskToReadyList+0x124>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4313      	orrs	r3, r2
 8004432:	4a2d      	ldr	r2, [pc, #180]	; (80044e8 <prvAddNewTaskToReadyList+0x124>)
 8004434:	6013      	str	r3, [r2, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800443a:	492c      	ldr	r1, [pc, #176]	; (80044ec <prvAddNewTaskToReadyList+0x128>)
 800443c:	4613      	mov	r3, r2
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	4413      	add	r3, r2
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	440b      	add	r3, r1
 8004446:	3304      	adds	r3, #4
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	60fb      	str	r3, [r7, #12]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	68fa      	ldr	r2, [r7, #12]
 8004450:	609a      	str	r2, [r3, #8]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	689a      	ldr	r2, [r3, #8]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	60da      	str	r2, [r3, #12]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	3204      	adds	r2, #4
 8004462:	605a      	str	r2, [r3, #4]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	1d1a      	adds	r2, r3, #4
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	609a      	str	r2, [r3, #8]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004470:	4613      	mov	r3, r2
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	4413      	add	r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	4a1c      	ldr	r2, [pc, #112]	; (80044ec <prvAddNewTaskToReadyList+0x128>)
 800447a:	441a      	add	r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	615a      	str	r2, [r3, #20]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004484:	4919      	ldr	r1, [pc, #100]	; (80044ec <prvAddNewTaskToReadyList+0x128>)
 8004486:	4613      	mov	r3, r2
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	4413      	add	r3, r2
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	440b      	add	r3, r1
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004496:	1c59      	adds	r1, r3, #1
 8004498:	4814      	ldr	r0, [pc, #80]	; (80044ec <prvAddNewTaskToReadyList+0x128>)
 800449a:	4613      	mov	r3, r2
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	4413      	add	r3, r2
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	4403      	add	r3, r0
 80044a4:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 80044a6:	f001 fd27 	bl	8005ef8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 80044aa:	4b0d      	ldr	r3, [pc, #52]	; (80044e0 <prvAddNewTaskToReadyList+0x11c>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00e      	beq.n	80044d0 <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 80044b2:	4b0a      	ldr	r3, [pc, #40]	; (80044dc <prvAddNewTaskToReadyList+0x118>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044bc:	429a      	cmp	r2, r3
 80044be:	d207      	bcs.n	80044d0 <prvAddNewTaskToReadyList+0x10c>
 80044c0:	4b0b      	ldr	r3, [pc, #44]	; (80044f0 <prvAddNewTaskToReadyList+0x12c>)
 80044c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044c6:	601a      	str	r2, [r3, #0]
 80044c8:	f3bf 8f4f 	dsb	sy
 80044cc:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80044d0:	bf00      	nop
 80044d2:	3710      	adds	r7, #16
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	2000030c 	.word	0x2000030c
 80044dc:	20000234 	.word	0x20000234
 80044e0:	20000318 	.word	0x20000318
 80044e4:	20000328 	.word	0x20000328
 80044e8:	20000314 	.word	0x20000314
 80044ec:	20000238 	.word	0x20000238
 80044f0:	e000ed04 	.word	0xe000ed04

080044f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b084      	sub	sp, #16
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80044fc:	2300      	movs	r3, #0
 80044fe:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d017      	beq.n	8004536 <vTaskDelay+0x42>
        {
            vTaskSuspendAll();
 8004506:	f000 f8b7 	bl	8004678 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 800450a:	4b12      	ldr	r3, [pc, #72]	; (8004554 <vTaskDelay+0x60>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	2b01      	cmp	r3, #1
 8004510:	d00a      	beq.n	8004528 <vTaskDelay+0x34>
    __asm volatile
 8004512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004516:	f383 8811 	msr	BASEPRI, r3
 800451a:	f3bf 8f6f 	isb	sy
 800451e:	f3bf 8f4f 	dsb	sy
 8004522:	60bb      	str	r3, [r7, #8]
}
 8004524:	bf00      	nop
 8004526:	e7fe      	b.n	8004526 <vTaskDelay+0x32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004528:	2100      	movs	r1, #0
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f001 f816 	bl	800555c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8004530:	f000 f8b0 	bl	8004694 <xTaskResumeAll>
 8004534:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d107      	bne.n	800454c <vTaskDelay+0x58>
        {
            taskYIELD_WITHIN_API();
 800453c:	4b06      	ldr	r3, [pc, #24]	; (8004558 <vTaskDelay+0x64>)
 800453e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004542:	601a      	str	r2, [r3, #0]
 8004544:	f3bf 8f4f 	dsb	sy
 8004548:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 800454c:	bf00      	nop
 800454e:	3710      	adds	r7, #16
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	20000334 	.word	0x20000334
 8004558:	e000ed04 	.word	0xe000ed04

0800455c <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b08a      	sub	sp, #40	; 0x28
 8004560:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 8004562:	2301      	movs	r3, #1
 8004564:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8004566:	2300      	movs	r3, #0
 8004568:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800456a:	2300      	movs	r3, #0
 800456c:	617b      	str	r3, [r7, #20]
 800456e:	e011      	b.n	8004594 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8004570:	4a1c      	ldr	r2, [pc, #112]	; (80045e4 <prvCreateIdleTasks+0x88>)
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	4413      	add	r3, r2
 8004576:	7819      	ldrb	r1, [r3, #0]
 8004578:	463a      	mov	r2, r7
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	4413      	add	r3, r2
 800457e:	460a      	mov	r2, r1
 8004580:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8004582:	463a      	mov	r2, r7
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	4413      	add	r3, r2
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d006      	beq.n	800459c <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	3301      	adds	r3, #1
 8004592:	617b      	str	r3, [r7, #20]
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	2b0f      	cmp	r3, #15
 8004598:	ddea      	ble.n	8004570 <prvCreateIdleTasks+0x14>
 800459a:	e000      	b.n	800459e <prvCreateIdleTasks+0x42>
        {
            break;
 800459c:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800459e:	2300      	movs	r3, #0
 80045a0:	61bb      	str	r3, [r7, #24]
 80045a2:	e015      	b.n	80045d0 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 80045a4:	4b10      	ldr	r3, [pc, #64]	; (80045e8 <prvCreateIdleTasks+0x8c>)
 80045a6:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 80045a8:	69bb      	ldr	r3, [r7, #24]
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	4a0f      	ldr	r2, [pc, #60]	; (80045ec <prvCreateIdleTasks+0x90>)
 80045ae:	4413      	add	r3, r2
 80045b0:	4639      	mov	r1, r7
 80045b2:	9301      	str	r3, [sp, #4]
 80045b4:	2300      	movs	r3, #0
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	2300      	movs	r3, #0
 80045ba:	2280      	movs	r2, #128	; 0x80
 80045bc:	6938      	ldr	r0, [r7, #16]
 80045be:	f7ff fe4f 	bl	8004260 <xTaskCreate>
 80045c2:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d006      	beq.n	80045d8 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80045ca:	69bb      	ldr	r3, [r7, #24]
 80045cc:	3301      	adds	r3, #1
 80045ce:	61bb      	str	r3, [r7, #24]
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	dde6      	ble.n	80045a4 <prvCreateIdleTasks+0x48>
 80045d6:	e000      	b.n	80045da <prvCreateIdleTasks+0x7e>
        {
            break;
 80045d8:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 80045da:	69fb      	ldr	r3, [r7, #28]
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3720      	adds	r7, #32
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}
 80045e4:	08007a50 	.word	0x08007a50
 80045e8:	08004f8d 	.word	0x08004f8d
 80045ec:	20000330 	.word	0x20000330

080045f0 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 80045f6:	f7ff ffb1 	bl	800455c <prvCreateIdleTasks>
 80045fa:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d102      	bne.n	8004608 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8004602:	f001 f82d 	bl	8005660 <xTimerCreateTimerTask>
 8004606:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2b01      	cmp	r3, #1
 800460c:	d116      	bne.n	800463c <vTaskStartScheduler+0x4c>
    __asm volatile
 800460e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004612:	f383 8811 	msr	BASEPRI, r3
 8004616:	f3bf 8f6f 	isb	sy
 800461a:	f3bf 8f4f 	dsb	sy
 800461e:	60bb      	str	r3, [r7, #8]
}
 8004620:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8004622:	4b11      	ldr	r3, [pc, #68]	; (8004668 <vTaskStartScheduler+0x78>)
 8004624:	f04f 32ff 	mov.w	r2, #4294967295
 8004628:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800462a:	4b10      	ldr	r3, [pc, #64]	; (800466c <vTaskStartScheduler+0x7c>)
 800462c:	2201      	movs	r2, #1
 800462e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004630:	4b0f      	ldr	r3, [pc, #60]	; (8004670 <vTaskStartScheduler+0x80>)
 8004632:	2200      	movs	r2, #0
 8004634:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8004636:	f001 fb45 	bl	8005cc4 <xPortStartScheduler>
 800463a:	e00e      	b.n	800465a <vTaskStartScheduler+0x6a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004642:	d10a      	bne.n	800465a <vTaskStartScheduler+0x6a>
    __asm volatile
 8004644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004648:	f383 8811 	msr	BASEPRI, r3
 800464c:	f3bf 8f6f 	isb	sy
 8004650:	f3bf 8f4f 	dsb	sy
 8004654:	607b      	str	r3, [r7, #4]
}
 8004656:	bf00      	nop
 8004658:	e7fe      	b.n	8004658 <vTaskStartScheduler+0x68>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800465a:	4b06      	ldr	r3, [pc, #24]	; (8004674 <vTaskStartScheduler+0x84>)
 800465c:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 800465e:	bf00      	nop
 8004660:	3710      	adds	r7, #16
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	2000032c 	.word	0x2000032c
 800466c:	20000318 	.word	0x20000318
 8004670:	20000310 	.word	0x20000310
 8004674:	20000014 	.word	0x20000014

08004678 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004678:	b480      	push	{r7}
 800467a:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 800467c:	4b04      	ldr	r3, [pc, #16]	; (8004690 <vTaskSuspendAll+0x18>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	3301      	adds	r3, #1
 8004682:	4a03      	ldr	r2, [pc, #12]	; (8004690 <vTaskSuspendAll+0x18>)
 8004684:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 8004686:	bf00      	nop
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr
 8004690:	20000334 	.word	0x20000334

08004694 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b088      	sub	sp, #32
 8004698:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800469a:	2300      	movs	r3, #0
 800469c:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800469e:	2300      	movs	r3, #0
 80046a0:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 80046a2:	f001 fbf9 	bl	8005e98 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 80046a6:	2300      	movs	r3, #0
 80046a8:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 80046aa:	4b75      	ldr	r3, [pc, #468]	; (8004880 <xTaskResumeAll+0x1ec>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10a      	bne.n	80046c8 <xTaskResumeAll+0x34>
    __asm volatile
 80046b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046b6:	f383 8811 	msr	BASEPRI, r3
 80046ba:	f3bf 8f6f 	isb	sy
 80046be:	f3bf 8f4f 	dsb	sy
 80046c2:	603b      	str	r3, [r7, #0]
}
 80046c4:	bf00      	nop
 80046c6:	e7fe      	b.n	80046c6 <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 80046c8:	4b6d      	ldr	r3, [pc, #436]	; (8004880 <xTaskResumeAll+0x1ec>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	3b01      	subs	r3, #1
 80046ce:	4a6c      	ldr	r2, [pc, #432]	; (8004880 <xTaskResumeAll+0x1ec>)
 80046d0:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80046d2:	4b6b      	ldr	r3, [pc, #428]	; (8004880 <xTaskResumeAll+0x1ec>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	f040 80ca 	bne.w	8004870 <xTaskResumeAll+0x1dc>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80046dc:	4b69      	ldr	r3, [pc, #420]	; (8004884 <xTaskResumeAll+0x1f0>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	f000 80c5 	beq.w	8004870 <xTaskResumeAll+0x1dc>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80046e6:	e08e      	b.n	8004806 <xTaskResumeAll+0x172>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80046e8:	4b67      	ldr	r3, [pc, #412]	; (8004888 <xTaskResumeAll+0x1f4>)
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	68db      	ldr	r3, [r3, #12]
 80046ee:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f4:	60fb      	str	r3, [r7, #12]
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	69db      	ldr	r3, [r3, #28]
 80046fa:	69fa      	ldr	r2, [r7, #28]
 80046fc:	6a12      	ldr	r2, [r2, #32]
 80046fe:	609a      	str	r2, [r3, #8]
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	6a1b      	ldr	r3, [r3, #32]
 8004704:	69fa      	ldr	r2, [r7, #28]
 8004706:	69d2      	ldr	r2, [r2, #28]
 8004708:	605a      	str	r2, [r3, #4]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	685a      	ldr	r2, [r3, #4]
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	3318      	adds	r3, #24
 8004712:	429a      	cmp	r2, r3
 8004714:	d103      	bne.n	800471e <xTaskResumeAll+0x8a>
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	6a1a      	ldr	r2, [r3, #32]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	605a      	str	r2, [r3, #4]
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	2200      	movs	r2, #0
 8004722:	629a      	str	r2, [r3, #40]	; 0x28
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	1e5a      	subs	r2, r3, #1
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	695b      	ldr	r3, [r3, #20]
 8004732:	60bb      	str	r3, [r7, #8]
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	69fa      	ldr	r2, [r7, #28]
 800473a:	68d2      	ldr	r2, [r2, #12]
 800473c:	609a      	str	r2, [r3, #8]
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	69fa      	ldr	r2, [r7, #28]
 8004744:	6892      	ldr	r2, [r2, #8]
 8004746:	605a      	str	r2, [r3, #4]
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	685a      	ldr	r2, [r3, #4]
 800474c:	69fb      	ldr	r3, [r7, #28]
 800474e:	3304      	adds	r3, #4
 8004750:	429a      	cmp	r2, r3
 8004752:	d103      	bne.n	800475c <xTaskResumeAll+0xc8>
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	68da      	ldr	r2, [r3, #12]
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	605a      	str	r2, [r3, #4]
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	2200      	movs	r2, #0
 8004760:	615a      	str	r2, [r3, #20]
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	1e5a      	subs	r2, r3, #1
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004770:	2201      	movs	r2, #1
 8004772:	409a      	lsls	r2, r3
 8004774:	4b45      	ldr	r3, [pc, #276]	; (800488c <xTaskResumeAll+0x1f8>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4313      	orrs	r3, r2
 800477a:	4a44      	ldr	r2, [pc, #272]	; (800488c <xTaskResumeAll+0x1f8>)
 800477c:	6013      	str	r3, [r2, #0]
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004782:	4943      	ldr	r1, [pc, #268]	; (8004890 <xTaskResumeAll+0x1fc>)
 8004784:	4613      	mov	r3, r2
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	4413      	add	r3, r2
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	440b      	add	r3, r1
 800478e:	3304      	adds	r3, #4
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	607b      	str	r3, [r7, #4]
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	609a      	str	r2, [r3, #8]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	689a      	ldr	r2, [r3, #8]
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	60da      	str	r2, [r3, #12]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	69fa      	ldr	r2, [r7, #28]
 80047a8:	3204      	adds	r2, #4
 80047aa:	605a      	str	r2, [r3, #4]
 80047ac:	69fb      	ldr	r3, [r7, #28]
 80047ae:	1d1a      	adds	r2, r3, #4
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	609a      	str	r2, [r3, #8]
 80047b4:	69fb      	ldr	r3, [r7, #28]
 80047b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047b8:	4613      	mov	r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	4413      	add	r3, r2
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	4a33      	ldr	r2, [pc, #204]	; (8004890 <xTaskResumeAll+0x1fc>)
 80047c2:	441a      	add	r2, r3
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	615a      	str	r2, [r3, #20]
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047cc:	4930      	ldr	r1, [pc, #192]	; (8004890 <xTaskResumeAll+0x1fc>)
 80047ce:	4613      	mov	r3, r2
 80047d0:	009b      	lsls	r3, r3, #2
 80047d2:	4413      	add	r3, r2
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	440b      	add	r3, r1
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	69fa      	ldr	r2, [r7, #28]
 80047dc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80047de:	1c59      	adds	r1, r3, #1
 80047e0:	482b      	ldr	r0, [pc, #172]	; (8004890 <xTaskResumeAll+0x1fc>)
 80047e2:	4613      	mov	r3, r2
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	4413      	add	r3, r2
 80047e8:	009b      	lsls	r3, r3, #2
 80047ea:	4403      	add	r3, r0
 80047ec:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047f2:	4b28      	ldr	r3, [pc, #160]	; (8004894 <xTaskResumeAll+0x200>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d904      	bls.n	8004806 <xTaskResumeAll+0x172>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 80047fc:	4a26      	ldr	r2, [pc, #152]	; (8004898 <xTaskResumeAll+0x204>)
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	2101      	movs	r1, #1
 8004802:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004806:	4b20      	ldr	r3, [pc, #128]	; (8004888 <xTaskResumeAll+0x1f4>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	2b00      	cmp	r3, #0
 800480c:	f47f af6c 	bne.w	80046e8 <xTaskResumeAll+0x54>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d001      	beq.n	800481a <xTaskResumeAll+0x186>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8004816:	f000 fc4f 	bl	80050b8 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800481a:	4b20      	ldr	r3, [pc, #128]	; (800489c <xTaskResumeAll+0x208>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d012      	beq.n	800484c <xTaskResumeAll+0x1b8>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8004826:	f000 f84d 	bl	80048c4 <xTaskIncrementTick>
 800482a:	4603      	mov	r3, r0
 800482c:	2b00      	cmp	r3, #0
 800482e:	d004      	beq.n	800483a <xTaskResumeAll+0x1a6>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8004830:	4a19      	ldr	r2, [pc, #100]	; (8004898 <xTaskResumeAll+0x204>)
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	2101      	movs	r1, #1
 8004836:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	3b01      	subs	r3, #1
 800483e:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1ef      	bne.n	8004826 <xTaskResumeAll+0x192>

                            xPendedTicks = 0;
 8004846:	4b15      	ldr	r3, [pc, #84]	; (800489c <xTaskResumeAll+0x208>)
 8004848:	2200      	movs	r2, #0
 800484a:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 800484c:	4a12      	ldr	r2, [pc, #72]	; (8004898 <xTaskResumeAll+0x204>)
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00b      	beq.n	8004870 <xTaskResumeAll+0x1dc>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8004858:	2301      	movs	r3, #1
 800485a:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800485c:	4b0d      	ldr	r3, [pc, #52]	; (8004894 <xTaskResumeAll+0x200>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4b0f      	ldr	r3, [pc, #60]	; (80048a0 <xTaskResumeAll+0x20c>)
 8004862:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004866:	601a      	str	r2, [r3, #0]
 8004868:	f3bf 8f4f 	dsb	sy
 800486c:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004870:	f001 fb42 	bl	8005ef8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 8004874:	69bb      	ldr	r3, [r7, #24]
}
 8004876:	4618      	mov	r0, r3
 8004878:	3720      	adds	r7, #32
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	20000334 	.word	0x20000334
 8004884:	2000030c 	.word	0x2000030c
 8004888:	200002cc 	.word	0x200002cc
 800488c:	20000314 	.word	0x20000314
 8004890:	20000238 	.word	0x20000238
 8004894:	20000234 	.word	0x20000234
 8004898:	20000320 	.word	0x20000320
 800489c:	2000031c 	.word	0x2000031c
 80048a0:	e000ed04 	.word	0xe000ed04

080048a4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80048aa:	4b05      	ldr	r3, [pc, #20]	; (80048c0 <xTaskGetTickCount+0x1c>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 80048b0:	687b      	ldr	r3, [r7, #4]
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	370c      	adds	r7, #12
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	20000310 	.word	0x20000310

080048c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b08a      	sub	sp, #40	; 0x28
 80048c8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80048ca:	2300      	movs	r3, #0
 80048cc:	627b      	str	r3, [r7, #36]	; 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80048ce:	4b7e      	ldr	r3, [pc, #504]	; (8004ac8 <xTaskIncrementTick+0x204>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	f040 80ee 	bne.w	8004ab4 <xTaskIncrementTick+0x1f0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80048d8:	4b7c      	ldr	r3, [pc, #496]	; (8004acc <xTaskIncrementTick+0x208>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	3301      	adds	r3, #1
 80048de:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80048e0:	4a7a      	ldr	r2, [pc, #488]	; (8004acc <xTaskIncrementTick+0x208>)
 80048e2:	6a3b      	ldr	r3, [r7, #32]
 80048e4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 80048e6:	6a3b      	ldr	r3, [r7, #32]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d120      	bne.n	800492e <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80048ec:	4b78      	ldr	r3, [pc, #480]	; (8004ad0 <xTaskIncrementTick+0x20c>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00a      	beq.n	800490c <xTaskIncrementTick+0x48>
    __asm volatile
 80048f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048fa:	f383 8811 	msr	BASEPRI, r3
 80048fe:	f3bf 8f6f 	isb	sy
 8004902:	f3bf 8f4f 	dsb	sy
 8004906:	607b      	str	r3, [r7, #4]
}
 8004908:	bf00      	nop
 800490a:	e7fe      	b.n	800490a <xTaskIncrementTick+0x46>
 800490c:	4b70      	ldr	r3, [pc, #448]	; (8004ad0 <xTaskIncrementTick+0x20c>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	61fb      	str	r3, [r7, #28]
 8004912:	4b70      	ldr	r3, [pc, #448]	; (8004ad4 <xTaskIncrementTick+0x210>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a6e      	ldr	r2, [pc, #440]	; (8004ad0 <xTaskIncrementTick+0x20c>)
 8004918:	6013      	str	r3, [r2, #0]
 800491a:	4a6e      	ldr	r2, [pc, #440]	; (8004ad4 <xTaskIncrementTick+0x210>)
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	6013      	str	r3, [r2, #0]
 8004920:	4b6d      	ldr	r3, [pc, #436]	; (8004ad8 <xTaskIncrementTick+0x214>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	3301      	adds	r3, #1
 8004926:	4a6c      	ldr	r2, [pc, #432]	; (8004ad8 <xTaskIncrementTick+0x214>)
 8004928:	6013      	str	r3, [r2, #0]
 800492a:	f000 fbc5 	bl	80050b8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800492e:	4b6b      	ldr	r3, [pc, #428]	; (8004adc <xTaskIncrementTick+0x218>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	6a3a      	ldr	r2, [r7, #32]
 8004934:	429a      	cmp	r2, r3
 8004936:	f0c0 80a8 	bcc.w	8004a8a <xTaskIncrementTick+0x1c6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800493a:	4b65      	ldr	r3, [pc, #404]	; (8004ad0 <xTaskIncrementTick+0x20c>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d104      	bne.n	800494e <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8004944:	4b65      	ldr	r3, [pc, #404]	; (8004adc <xTaskIncrementTick+0x218>)
 8004946:	f04f 32ff 	mov.w	r2, #4294967295
 800494a:	601a      	str	r2, [r3, #0]
                    break;
 800494c:	e09d      	b.n	8004a8a <xTaskIncrementTick+0x1c6>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800494e:	4b60      	ldr	r3, [pc, #384]	; (8004ad0 <xTaskIncrementTick+0x20c>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800495e:	6a3a      	ldr	r2, [r7, #32]
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	429a      	cmp	r2, r3
 8004964:	d203      	bcs.n	800496e <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004966:	4a5d      	ldr	r2, [pc, #372]	; (8004adc <xTaskIncrementTick+0x218>)
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	6013      	str	r3, [r2, #0]
                        break;
 800496c:	e08d      	b.n	8004a8a <xTaskIncrementTick+0x1c6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800496e:	69bb      	ldr	r3, [r7, #24]
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	613b      	str	r3, [r7, #16]
 8004974:	69bb      	ldr	r3, [r7, #24]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	69ba      	ldr	r2, [r7, #24]
 800497a:	68d2      	ldr	r2, [r2, #12]
 800497c:	609a      	str	r2, [r3, #8]
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	69ba      	ldr	r2, [r7, #24]
 8004984:	6892      	ldr	r2, [r2, #8]
 8004986:	605a      	str	r2, [r3, #4]
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	685a      	ldr	r2, [r3, #4]
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	3304      	adds	r3, #4
 8004990:	429a      	cmp	r2, r3
 8004992:	d103      	bne.n	800499c <xTaskIncrementTick+0xd8>
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	68da      	ldr	r2, [r3, #12]
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	605a      	str	r2, [r3, #4]
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	2200      	movs	r2, #0
 80049a0:	615a      	str	r2, [r3, #20]
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	1e5a      	subs	r2, r3, #1
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d01e      	beq.n	80049f2 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b8:	60fb      	str	r3, [r7, #12]
 80049ba:	69bb      	ldr	r3, [r7, #24]
 80049bc:	69db      	ldr	r3, [r3, #28]
 80049be:	69ba      	ldr	r2, [r7, #24]
 80049c0:	6a12      	ldr	r2, [r2, #32]
 80049c2:	609a      	str	r2, [r3, #8]
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	6a1b      	ldr	r3, [r3, #32]
 80049c8:	69ba      	ldr	r2, [r7, #24]
 80049ca:	69d2      	ldr	r2, [r2, #28]
 80049cc:	605a      	str	r2, [r3, #4]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	685a      	ldr	r2, [r3, #4]
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	3318      	adds	r3, #24
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d103      	bne.n	80049e2 <xTaskIncrementTick+0x11e>
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	6a1a      	ldr	r2, [r3, #32]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	605a      	str	r2, [r3, #4]
 80049e2:	69bb      	ldr	r3, [r7, #24]
 80049e4:	2200      	movs	r2, #0
 80049e6:	629a      	str	r2, [r3, #40]	; 0x28
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	1e5a      	subs	r2, r3, #1
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80049f2:	69bb      	ldr	r3, [r7, #24]
 80049f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f6:	2201      	movs	r2, #1
 80049f8:	409a      	lsls	r2, r3
 80049fa:	4b39      	ldr	r3, [pc, #228]	; (8004ae0 <xTaskIncrementTick+0x21c>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	4a37      	ldr	r2, [pc, #220]	; (8004ae0 <xTaskIncrementTick+0x21c>)
 8004a02:	6013      	str	r3, [r2, #0]
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a08:	4936      	ldr	r1, [pc, #216]	; (8004ae4 <xTaskIncrementTick+0x220>)
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	4413      	add	r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	440b      	add	r3, r1
 8004a14:	3304      	adds	r3, #4
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	60bb      	str	r3, [r7, #8]
 8004a1a:	69bb      	ldr	r3, [r7, #24]
 8004a1c:	68ba      	ldr	r2, [r7, #8]
 8004a1e:	609a      	str	r2, [r3, #8]
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	689a      	ldr	r2, [r3, #8]
 8004a24:	69bb      	ldr	r3, [r7, #24]
 8004a26:	60da      	str	r2, [r3, #12]
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	69ba      	ldr	r2, [r7, #24]
 8004a2e:	3204      	adds	r2, #4
 8004a30:	605a      	str	r2, [r3, #4]
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	1d1a      	adds	r2, r3, #4
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	609a      	str	r2, [r3, #8]
 8004a3a:	69bb      	ldr	r3, [r7, #24]
 8004a3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a3e:	4613      	mov	r3, r2
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	4413      	add	r3, r2
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	4a27      	ldr	r2, [pc, #156]	; (8004ae4 <xTaskIncrementTick+0x220>)
 8004a48:	441a      	add	r2, r3
 8004a4a:	69bb      	ldr	r3, [r7, #24]
 8004a4c:	615a      	str	r2, [r3, #20]
 8004a4e:	69bb      	ldr	r3, [r7, #24]
 8004a50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a52:	4924      	ldr	r1, [pc, #144]	; (8004ae4 <xTaskIncrementTick+0x220>)
 8004a54:	4613      	mov	r3, r2
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	4413      	add	r3, r2
 8004a5a:	009b      	lsls	r3, r3, #2
 8004a5c:	440b      	add	r3, r1
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	69ba      	ldr	r2, [r7, #24]
 8004a62:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004a64:	1c59      	adds	r1, r3, #1
 8004a66:	481f      	ldr	r0, [pc, #124]	; (8004ae4 <xTaskIncrementTick+0x220>)
 8004a68:	4613      	mov	r3, r2
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	4413      	add	r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	4403      	add	r3, r0
 8004a72:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004a74:	69bb      	ldr	r3, [r7, #24]
 8004a76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a78:	4b1b      	ldr	r3, [pc, #108]	; (8004ae8 <xTaskIncrementTick+0x224>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	f67f af5b 	bls.w	800493a <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8004a84:	2301      	movs	r3, #1
 8004a86:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a88:	e757      	b.n	800493a <xTaskIncrementTick+0x76>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8004a8a:	4b17      	ldr	r3, [pc, #92]	; (8004ae8 <xTaskIncrementTick+0x224>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a90:	4914      	ldr	r1, [pc, #80]	; (8004ae4 <xTaskIncrementTick+0x220>)
 8004a92:	4613      	mov	r3, r2
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	4413      	add	r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	440b      	add	r3, r1
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d901      	bls.n	8004aa6 <xTaskIncrementTick+0x1e2>
                {
                    xSwitchRequired = pdTRUE;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	627b      	str	r3, [r7, #36]	; 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8004aa6:	4b11      	ldr	r3, [pc, #68]	; (8004aec <xTaskIncrementTick+0x228>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d007      	beq.n	8004abe <xTaskIncrementTick+0x1fa>
                {
                    xSwitchRequired = pdTRUE;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	627b      	str	r3, [r7, #36]	; 0x24
 8004ab2:	e004      	b.n	8004abe <xTaskIncrementTick+0x1fa>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8004ab4:	4b0e      	ldr	r3, [pc, #56]	; (8004af0 <xTaskIncrementTick+0x22c>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	3301      	adds	r3, #1
 8004aba:	4a0d      	ldr	r2, [pc, #52]	; (8004af0 <xTaskIncrementTick+0x22c>)
 8004abc:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 8004abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3728      	adds	r7, #40	; 0x28
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}
 8004ac8:	20000334 	.word	0x20000334
 8004acc:	20000310 	.word	0x20000310
 8004ad0:	200002c4 	.word	0x200002c4
 8004ad4:	200002c8 	.word	0x200002c8
 8004ad8:	20000324 	.word	0x20000324
 8004adc:	2000032c 	.word	0x2000032c
 8004ae0:	20000314 	.word	0x20000314
 8004ae4:	20000238 	.word	0x20000238
 8004ae8:	20000234 	.word	0x20000234
 8004aec:	20000320 	.word	0x20000320
 8004af0:	2000031c 	.word	0x2000031c

08004af4 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b088      	sub	sp, #32
 8004af8:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8004afa:	4b3a      	ldr	r3, [pc, #232]	; (8004be4 <vTaskSwitchContext+0xf0>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d003      	beq.n	8004b0a <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8004b02:	4b39      	ldr	r3, [pc, #228]	; (8004be8 <vTaskSwitchContext+0xf4>)
 8004b04:	2201      	movs	r2, #1
 8004b06:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8004b08:	e068      	b.n	8004bdc <vTaskSwitchContext+0xe8>
            xYieldPendings[ 0 ] = pdFALSE;
 8004b0a:	4b37      	ldr	r3, [pc, #220]	; (8004be8 <vTaskSwitchContext+0xf4>)
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	601a      	str	r2, [r3, #0]
            taskCHECK_FOR_STACK_OVERFLOW();
 8004b10:	4b36      	ldr	r3, [pc, #216]	; (8004bec <vTaskSwitchContext+0xf8>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b16:	61fb      	str	r3, [r7, #28]
 8004b18:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8004b1c:	61bb      	str	r3, [r7, #24]
 8004b1e:	69fb      	ldr	r3, [r7, #28]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	69ba      	ldr	r2, [r7, #24]
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d111      	bne.n	8004b4c <vTaskSwitchContext+0x58>
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	3304      	adds	r3, #4
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	69ba      	ldr	r2, [r7, #24]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d10b      	bne.n	8004b4c <vTaskSwitchContext+0x58>
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	3308      	adds	r3, #8
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	69ba      	ldr	r2, [r7, #24]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d105      	bne.n	8004b4c <vTaskSwitchContext+0x58>
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	330c      	adds	r3, #12
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	69ba      	ldr	r2, [r7, #24]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d009      	beq.n	8004b60 <vTaskSwitchContext+0x6c>
 8004b4c:	4b27      	ldr	r3, [pc, #156]	; (8004bec <vTaskSwitchContext+0xf8>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	3334      	adds	r3, #52	; 0x34
 8004b52:	617b      	str	r3, [r7, #20]
 8004b54:	4b25      	ldr	r3, [pc, #148]	; (8004bec <vTaskSwitchContext+0xf8>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	6979      	ldr	r1, [r7, #20]
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f7fb fd0e 	bl	800057c <vApplicationStackOverflowHook>
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8004b60:	4b23      	ldr	r3, [pc, #140]	; (8004bf0 <vTaskSwitchContext+0xfc>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	60bb      	str	r3, [r7, #8]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	fab3 f383 	clz	r3, r3
 8004b6c:	71fb      	strb	r3, [r7, #7]
        return ucReturn;
 8004b6e:	79fb      	ldrb	r3, [r7, #7]
 8004b70:	f1c3 031f 	rsb	r3, r3, #31
 8004b74:	613b      	str	r3, [r7, #16]
 8004b76:	491f      	ldr	r1, [pc, #124]	; (8004bf4 <vTaskSwitchContext+0x100>)
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	4413      	add	r3, r2
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	440b      	add	r3, r1
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d10a      	bne.n	8004ba0 <vTaskSwitchContext+0xac>
    __asm volatile
 8004b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b8e:	f383 8811 	msr	BASEPRI, r3
 8004b92:	f3bf 8f6f 	isb	sy
 8004b96:	f3bf 8f4f 	dsb	sy
 8004b9a:	603b      	str	r3, [r7, #0]
}
 8004b9c:	bf00      	nop
 8004b9e:	e7fe      	b.n	8004b9e <vTaskSwitchContext+0xaa>
 8004ba0:	693a      	ldr	r2, [r7, #16]
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	4413      	add	r3, r2
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	4a12      	ldr	r2, [pc, #72]	; (8004bf4 <vTaskSwitchContext+0x100>)
 8004bac:	4413      	add	r3, r2
 8004bae:	60fb      	str	r3, [r7, #12]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	685a      	ldr	r2, [r3, #4]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	605a      	str	r2, [r3, #4]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	685a      	ldr	r2, [r3, #4]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	3308      	adds	r3, #8
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d103      	bne.n	8004bce <vTaskSwitchContext+0xda>
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	68da      	ldr	r2, [r3, #12]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	605a      	str	r2, [r3, #4]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	4a05      	ldr	r2, [pc, #20]	; (8004bec <vTaskSwitchContext+0xf8>)
 8004bd6:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8004bd8:	4b04      	ldr	r3, [pc, #16]	; (8004bec <vTaskSwitchContext+0xf8>)
 8004bda:	681b      	ldr	r3, [r3, #0]
    }
 8004bdc:	bf00      	nop
 8004bde:	3720      	adds	r7, #32
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	20000334 	.word	0x20000334
 8004be8:	20000320 	.word	0x20000320
 8004bec:	20000234 	.word	0x20000234
 8004bf0:	20000314 	.word	0x20000314
 8004bf4:	20000238 	.word	0x20000238

08004bf8 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d10a      	bne.n	8004c1e <vTaskPlaceOnEventList+0x26>
    __asm volatile
 8004c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c0c:	f383 8811 	msr	BASEPRI, r3
 8004c10:	f3bf 8f6f 	isb	sy
 8004c14:	f3bf 8f4f 	dsb	sy
 8004c18:	60fb      	str	r3, [r7, #12]
}
 8004c1a:	bf00      	nop
 8004c1c:	e7fe      	b.n	8004c1c <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004c1e:	4b07      	ldr	r3, [pc, #28]	; (8004c3c <vTaskPlaceOnEventList+0x44>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	3318      	adds	r3, #24
 8004c24:	4619      	mov	r1, r3
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f7fe fcc1 	bl	80035ae <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004c2c:	2101      	movs	r1, #1
 8004c2e:	6838      	ldr	r0, [r7, #0]
 8004c30:	f000 fc94 	bl	800555c <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 8004c34:	bf00      	nop
 8004c36:	3710      	adds	r7, #16
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	20000234 	.word	0x20000234

08004c40 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b086      	sub	sp, #24
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	60b9      	str	r1, [r7, #8]
 8004c4a:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10a      	bne.n	8004c68 <vTaskPlaceOnEventListRestricted+0x28>
    __asm volatile
 8004c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c56:	f383 8811 	msr	BASEPRI, r3
 8004c5a:	f3bf 8f6f 	isb	sy
 8004c5e:	f3bf 8f4f 	dsb	sy
 8004c62:	613b      	str	r3, [r7, #16]
}
 8004c64:	bf00      	nop
 8004c66:	e7fe      	b.n	8004c66 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	617b      	str	r3, [r7, #20]
 8004c6e:	4b16      	ldr	r3, [pc, #88]	; (8004cc8 <vTaskPlaceOnEventListRestricted+0x88>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	61da      	str	r2, [r3, #28]
 8004c76:	4b14      	ldr	r3, [pc, #80]	; (8004cc8 <vTaskPlaceOnEventListRestricted+0x88>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	697a      	ldr	r2, [r7, #20]
 8004c7c:	6892      	ldr	r2, [r2, #8]
 8004c7e:	621a      	str	r2, [r3, #32]
 8004c80:	4b11      	ldr	r3, [pc, #68]	; (8004cc8 <vTaskPlaceOnEventListRestricted+0x88>)
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	3218      	adds	r2, #24
 8004c8a:	605a      	str	r2, [r3, #4]
 8004c8c:	4b0e      	ldr	r3, [pc, #56]	; (8004cc8 <vTaskPlaceOnEventListRestricted+0x88>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f103 0218 	add.w	r2, r3, #24
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	609a      	str	r2, [r3, #8]
 8004c98:	4b0b      	ldr	r3, [pc, #44]	; (8004cc8 <vTaskPlaceOnEventListRestricted+0x88>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	68fa      	ldr	r2, [r7, #12]
 8004c9e:	629a      	str	r2, [r3, #40]	; 0x28
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	1c5a      	adds	r2, r3, #1
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d002      	beq.n	8004cb6 <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 8004cb0:	f04f 33ff 	mov.w	r3, #4294967295
 8004cb4:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004cb6:	6879      	ldr	r1, [r7, #4]
 8004cb8:	68b8      	ldr	r0, [r7, #8]
 8004cba:	f000 fc4f 	bl	800555c <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 8004cbe:	bf00      	nop
 8004cc0:	3718      	adds	r7, #24
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	20000234 	.word	0x20000234

08004ccc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b08b      	sub	sp, #44	; 0x2c
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8004cdc:	6a3b      	ldr	r3, [r7, #32]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d10a      	bne.n	8004cf8 <xTaskRemoveFromEventList+0x2c>
    __asm volatile
 8004ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce6:	f383 8811 	msr	BASEPRI, r3
 8004cea:	f3bf 8f6f 	isb	sy
 8004cee:	f3bf 8f4f 	dsb	sy
 8004cf2:	60fb      	str	r3, [r7, #12]
}
 8004cf4:	bf00      	nop
 8004cf6:	e7fe      	b.n	8004cf6 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8004cf8:	6a3b      	ldr	r3, [r7, #32]
 8004cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cfc:	61fb      	str	r3, [r7, #28]
 8004cfe:	6a3b      	ldr	r3, [r7, #32]
 8004d00:	69db      	ldr	r3, [r3, #28]
 8004d02:	6a3a      	ldr	r2, [r7, #32]
 8004d04:	6a12      	ldr	r2, [r2, #32]
 8004d06:	609a      	str	r2, [r3, #8]
 8004d08:	6a3b      	ldr	r3, [r7, #32]
 8004d0a:	6a1b      	ldr	r3, [r3, #32]
 8004d0c:	6a3a      	ldr	r2, [r7, #32]
 8004d0e:	69d2      	ldr	r2, [r2, #28]
 8004d10:	605a      	str	r2, [r3, #4]
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	685a      	ldr	r2, [r3, #4]
 8004d16:	6a3b      	ldr	r3, [r7, #32]
 8004d18:	3318      	adds	r3, #24
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d103      	bne.n	8004d26 <xTaskRemoveFromEventList+0x5a>
 8004d1e:	6a3b      	ldr	r3, [r7, #32]
 8004d20:	6a1a      	ldr	r2, [r3, #32]
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	605a      	str	r2, [r3, #4]
 8004d26:	6a3b      	ldr	r3, [r7, #32]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	629a      	str	r2, [r3, #40]	; 0x28
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	1e5a      	subs	r2, r3, #1
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004d36:	4b4b      	ldr	r3, [pc, #300]	; (8004e64 <xTaskRemoveFromEventList+0x198>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d160      	bne.n	8004e00 <xTaskRemoveFromEventList+0x134>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004d3e:	6a3b      	ldr	r3, [r7, #32]
 8004d40:	695b      	ldr	r3, [r3, #20]
 8004d42:	617b      	str	r3, [r7, #20]
 8004d44:	6a3b      	ldr	r3, [r7, #32]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	6a3a      	ldr	r2, [r7, #32]
 8004d4a:	68d2      	ldr	r2, [r2, #12]
 8004d4c:	609a      	str	r2, [r3, #8]
 8004d4e:	6a3b      	ldr	r3, [r7, #32]
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	6a3a      	ldr	r2, [r7, #32]
 8004d54:	6892      	ldr	r2, [r2, #8]
 8004d56:	605a      	str	r2, [r3, #4]
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	685a      	ldr	r2, [r3, #4]
 8004d5c:	6a3b      	ldr	r3, [r7, #32]
 8004d5e:	3304      	adds	r3, #4
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d103      	bne.n	8004d6c <xTaskRemoveFromEventList+0xa0>
 8004d64:	6a3b      	ldr	r3, [r7, #32]
 8004d66:	68da      	ldr	r2, [r3, #12]
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	605a      	str	r2, [r3, #4]
 8004d6c:	6a3b      	ldr	r3, [r7, #32]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	615a      	str	r2, [r3, #20]
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	1e5a      	subs	r2, r3, #1
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004d7c:	6a3b      	ldr	r3, [r7, #32]
 8004d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d80:	2201      	movs	r2, #1
 8004d82:	409a      	lsls	r2, r3
 8004d84:	4b38      	ldr	r3, [pc, #224]	; (8004e68 <xTaskRemoveFromEventList+0x19c>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	4a37      	ldr	r2, [pc, #220]	; (8004e68 <xTaskRemoveFromEventList+0x19c>)
 8004d8c:	6013      	str	r3, [r2, #0]
 8004d8e:	6a3b      	ldr	r3, [r7, #32]
 8004d90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d92:	4936      	ldr	r1, [pc, #216]	; (8004e6c <xTaskRemoveFromEventList+0x1a0>)
 8004d94:	4613      	mov	r3, r2
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	4413      	add	r3, r2
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	440b      	add	r3, r1
 8004d9e:	3304      	adds	r3, #4
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	613b      	str	r3, [r7, #16]
 8004da4:	6a3b      	ldr	r3, [r7, #32]
 8004da6:	693a      	ldr	r2, [r7, #16]
 8004da8:	609a      	str	r2, [r3, #8]
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	689a      	ldr	r2, [r3, #8]
 8004dae:	6a3b      	ldr	r3, [r7, #32]
 8004db0:	60da      	str	r2, [r3, #12]
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	6a3a      	ldr	r2, [r7, #32]
 8004db8:	3204      	adds	r2, #4
 8004dba:	605a      	str	r2, [r3, #4]
 8004dbc:	6a3b      	ldr	r3, [r7, #32]
 8004dbe:	1d1a      	adds	r2, r3, #4
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	609a      	str	r2, [r3, #8]
 8004dc4:	6a3b      	ldr	r3, [r7, #32]
 8004dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dc8:	4613      	mov	r3, r2
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	4413      	add	r3, r2
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	4a26      	ldr	r2, [pc, #152]	; (8004e6c <xTaskRemoveFromEventList+0x1a0>)
 8004dd2:	441a      	add	r2, r3
 8004dd4:	6a3b      	ldr	r3, [r7, #32]
 8004dd6:	615a      	str	r2, [r3, #20]
 8004dd8:	6a3b      	ldr	r3, [r7, #32]
 8004dda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ddc:	4923      	ldr	r1, [pc, #140]	; (8004e6c <xTaskRemoveFromEventList+0x1a0>)
 8004dde:	4613      	mov	r3, r2
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	4413      	add	r3, r2
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	440b      	add	r3, r1
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	6a3a      	ldr	r2, [r7, #32]
 8004dec:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004dee:	1c59      	adds	r1, r3, #1
 8004df0:	481e      	ldr	r0, [pc, #120]	; (8004e6c <xTaskRemoveFromEventList+0x1a0>)
 8004df2:	4613      	mov	r3, r2
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	4413      	add	r3, r2
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	4403      	add	r3, r0
 8004dfc:	6019      	str	r1, [r3, #0]
 8004dfe:	e01b      	b.n	8004e38 <xTaskRemoveFromEventList+0x16c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004e00:	4b1b      	ldr	r3, [pc, #108]	; (8004e70 <xTaskRemoveFromEventList+0x1a4>)
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	61bb      	str	r3, [r7, #24]
 8004e06:	6a3b      	ldr	r3, [r7, #32]
 8004e08:	69ba      	ldr	r2, [r7, #24]
 8004e0a:	61da      	str	r2, [r3, #28]
 8004e0c:	69bb      	ldr	r3, [r7, #24]
 8004e0e:	689a      	ldr	r2, [r3, #8]
 8004e10:	6a3b      	ldr	r3, [r7, #32]
 8004e12:	621a      	str	r2, [r3, #32]
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	6a3a      	ldr	r2, [r7, #32]
 8004e1a:	3218      	adds	r2, #24
 8004e1c:	605a      	str	r2, [r3, #4]
 8004e1e:	6a3b      	ldr	r3, [r7, #32]
 8004e20:	f103 0218 	add.w	r2, r3, #24
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	609a      	str	r2, [r3, #8]
 8004e28:	6a3b      	ldr	r3, [r7, #32]
 8004e2a:	4a11      	ldr	r2, [pc, #68]	; (8004e70 <xTaskRemoveFromEventList+0x1a4>)
 8004e2c:	629a      	str	r2, [r3, #40]	; 0x28
 8004e2e:	4b10      	ldr	r3, [pc, #64]	; (8004e70 <xTaskRemoveFromEventList+0x1a4>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	3301      	adds	r3, #1
 8004e34:	4a0e      	ldr	r2, [pc, #56]	; (8004e70 <xTaskRemoveFromEventList+0x1a4>)
 8004e36:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004e38:	6a3b      	ldr	r3, [r7, #32]
 8004e3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e3c:	4b0d      	ldr	r3, [pc, #52]	; (8004e74 <xTaskRemoveFromEventList+0x1a8>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d905      	bls.n	8004e52 <xTaskRemoveFromEventList+0x186>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8004e46:	2301      	movs	r3, #1
 8004e48:	627b      	str	r3, [r7, #36]	; 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8004e4a:	4b0b      	ldr	r3, [pc, #44]	; (8004e78 <xTaskRemoveFromEventList+0x1ac>)
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	601a      	str	r2, [r3, #0]
 8004e50:	e001      	b.n	8004e56 <xTaskRemoveFromEventList+0x18a>
        }
        else
        {
            xReturn = pdFALSE;
 8004e52:	2300      	movs	r3, #0
 8004e54:	627b      	str	r3, [r7, #36]	; 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 8004e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	372c      	adds	r7, #44	; 0x2c
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr
 8004e64:	20000334 	.word	0x20000334
 8004e68:	20000314 	.word	0x20000314
 8004e6c:	20000238 	.word	0x20000238
 8004e70:	200002cc 	.word	0x200002cc
 8004e74:	20000234 	.word	0x20000234
 8004e78:	20000320 	.word	0x20000320

08004e7c <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b083      	sub	sp, #12
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004e84:	4b06      	ldr	r3, [pc, #24]	; (8004ea0 <vTaskInternalSetTimeOutState+0x24>)
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004e8c:	4b05      	ldr	r3, [pc, #20]	; (8004ea4 <vTaskInternalSetTimeOutState+0x28>)
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 8004e94:	bf00      	nop
 8004e96:	370c      	adds	r7, #12
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr
 8004ea0:	20000324 	.word	0x20000324
 8004ea4:	20000310 	.word	0x20000310

08004ea8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b088      	sub	sp, #32
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d10a      	bne.n	8004ece <xTaskCheckForTimeOut+0x26>
    __asm volatile
 8004eb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ebc:	f383 8811 	msr	BASEPRI, r3
 8004ec0:	f3bf 8f6f 	isb	sy
 8004ec4:	f3bf 8f4f 	dsb	sy
 8004ec8:	613b      	str	r3, [r7, #16]
}
 8004eca:	bf00      	nop
 8004ecc:	e7fe      	b.n	8004ecc <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d10a      	bne.n	8004eea <xTaskCheckForTimeOut+0x42>
    __asm volatile
 8004ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ed8:	f383 8811 	msr	BASEPRI, r3
 8004edc:	f3bf 8f6f 	isb	sy
 8004ee0:	f3bf 8f4f 	dsb	sy
 8004ee4:	60fb      	str	r3, [r7, #12]
}
 8004ee6:	bf00      	nop
 8004ee8:	e7fe      	b.n	8004ee8 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8004eea:	f000 ffd5 	bl	8005e98 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004eee:	4b1f      	ldr	r3, [pc, #124]	; (8004f6c <xTaskCheckForTimeOut+0xc4>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	69ba      	ldr	r2, [r7, #24]
 8004efa:	1ad3      	subs	r3, r2, r3
 8004efc:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f06:	d102      	bne.n	8004f0e <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	61fb      	str	r3, [r7, #28]
 8004f0c:	e026      	b.n	8004f5c <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	4b17      	ldr	r3, [pc, #92]	; (8004f70 <xTaskCheckForTimeOut+0xc8>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d00a      	beq.n	8004f30 <xTaskCheckForTimeOut+0x88>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	69ba      	ldr	r2, [r7, #24]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d305      	bcc.n	8004f30 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004f24:	2301      	movs	r3, #1
 8004f26:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	601a      	str	r2, [r3, #0]
 8004f2e:	e015      	b.n	8004f5c <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	697a      	ldr	r2, [r7, #20]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d20b      	bcs.n	8004f52 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	1ad2      	subs	r2, r2, r3
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f7ff ff98 	bl	8004e7c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	61fb      	str	r3, [r7, #28]
 8004f50:	e004      	b.n	8004f5c <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	2200      	movs	r2, #0
 8004f56:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8004f5c:	f000 ffcc 	bl	8005ef8 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 8004f60:	69fb      	ldr	r3, [r7, #28]
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3720      	adds	r7, #32
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	bf00      	nop
 8004f6c:	20000310 	.word	0x20000310
 8004f70:	20000324 	.word	0x20000324

08004f74 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004f74:	b480      	push	{r7}
 8004f76:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8004f78:	4b03      	ldr	r3, [pc, #12]	; (8004f88 <vTaskMissedYield+0x14>)
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 8004f7e:	bf00      	nop
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr
 8004f88:	20000320 	.word	0x20000320

08004f8c <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b082      	sub	sp, #8
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004f94:	f000 f852 	bl	800503c <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8004f98:	4b06      	ldr	r3, [pc, #24]	; (8004fb4 <prvIdleTask+0x28>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d9f9      	bls.n	8004f94 <prvIdleTask+0x8>
            {
                taskYIELD();
 8004fa0:	4b05      	ldr	r3, [pc, #20]	; (8004fb8 <prvIdleTask+0x2c>)
 8004fa2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fa6:	601a      	str	r2, [r3, #0]
 8004fa8:	f3bf 8f4f 	dsb	sy
 8004fac:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8004fb0:	e7f0      	b.n	8004f94 <prvIdleTask+0x8>
 8004fb2:	bf00      	nop
 8004fb4:	20000238 	.word	0x20000238
 8004fb8:	e000ed04 	.word	0xe000ed04

08004fbc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b082      	sub	sp, #8
 8004fc0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	607b      	str	r3, [r7, #4]
 8004fc6:	e00c      	b.n	8004fe2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	4613      	mov	r3, r2
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	4413      	add	r3, r2
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	4a12      	ldr	r2, [pc, #72]	; (800501c <prvInitialiseTaskLists+0x60>)
 8004fd4:	4413      	add	r3, r2
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f7fe fabc 	bl	8003554 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	3301      	adds	r3, #1
 8004fe0:	607b      	str	r3, [r7, #4]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2b04      	cmp	r3, #4
 8004fe6:	d9ef      	bls.n	8004fc8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004fe8:	480d      	ldr	r0, [pc, #52]	; (8005020 <prvInitialiseTaskLists+0x64>)
 8004fea:	f7fe fab3 	bl	8003554 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004fee:	480d      	ldr	r0, [pc, #52]	; (8005024 <prvInitialiseTaskLists+0x68>)
 8004ff0:	f7fe fab0 	bl	8003554 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004ff4:	480c      	ldr	r0, [pc, #48]	; (8005028 <prvInitialiseTaskLists+0x6c>)
 8004ff6:	f7fe faad 	bl	8003554 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8004ffa:	480c      	ldr	r0, [pc, #48]	; (800502c <prvInitialiseTaskLists+0x70>)
 8004ffc:	f7fe faaa 	bl	8003554 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8005000:	480b      	ldr	r0, [pc, #44]	; (8005030 <prvInitialiseTaskLists+0x74>)
 8005002:	f7fe faa7 	bl	8003554 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8005006:	4b0b      	ldr	r3, [pc, #44]	; (8005034 <prvInitialiseTaskLists+0x78>)
 8005008:	4a05      	ldr	r2, [pc, #20]	; (8005020 <prvInitialiseTaskLists+0x64>)
 800500a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800500c:	4b0a      	ldr	r3, [pc, #40]	; (8005038 <prvInitialiseTaskLists+0x7c>)
 800500e:	4a05      	ldr	r2, [pc, #20]	; (8005024 <prvInitialiseTaskLists+0x68>)
 8005010:	601a      	str	r2, [r3, #0]
}
 8005012:	bf00      	nop
 8005014:	3708      	adds	r7, #8
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	20000238 	.word	0x20000238
 8005020:	2000029c 	.word	0x2000029c
 8005024:	200002b0 	.word	0x200002b0
 8005028:	200002cc 	.word	0x200002cc
 800502c:	200002e0 	.word	0x200002e0
 8005030:	200002f8 	.word	0x200002f8
 8005034:	200002c4 	.word	0x200002c4
 8005038:	200002c8 	.word	0x200002c8

0800503c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b082      	sub	sp, #8
 8005040:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005042:	e019      	b.n	8005078 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8005044:	f000 ff28 	bl	8005e98 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005048:	4b10      	ldr	r3, [pc, #64]	; (800508c <prvCheckTasksWaitingTermination+0x50>)
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	68db      	ldr	r3, [r3, #12]
 800504e:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	3304      	adds	r3, #4
 8005054:	4618      	mov	r0, r3
 8005056:	f7fe fae3 	bl	8003620 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800505a:	4b0d      	ldr	r3, [pc, #52]	; (8005090 <prvCheckTasksWaitingTermination+0x54>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	3b01      	subs	r3, #1
 8005060:	4a0b      	ldr	r2, [pc, #44]	; (8005090 <prvCheckTasksWaitingTermination+0x54>)
 8005062:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8005064:	4b0b      	ldr	r3, [pc, #44]	; (8005094 <prvCheckTasksWaitingTermination+0x58>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	3b01      	subs	r3, #1
 800506a:	4a0a      	ldr	r2, [pc, #40]	; (8005094 <prvCheckTasksWaitingTermination+0x58>)
 800506c:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 800506e:	f000 ff43 	bl	8005ef8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f000 f810 	bl	8005098 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005078:	4b06      	ldr	r3, [pc, #24]	; (8005094 <prvCheckTasksWaitingTermination+0x58>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d1e1      	bne.n	8005044 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8005080:	bf00      	nop
 8005082:	bf00      	nop
 8005084:	3708      	adds	r7, #8
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	200002e0 	.word	0x200002e0
 8005090:	2000030c 	.word	0x2000030c
 8005094:	200002f4 	.word	0x200002f4

08005098 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8005098:	b580      	push	{r7, lr}
 800509a:	b082      	sub	sp, #8
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a4:	4618      	mov	r0, r3
 80050a6:	f001 f909 	bl	80062bc <vPortFree>
            vPortFree( pxTCB );
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f001 f906 	bl	80062bc <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80050b0:	bf00      	nop
 80050b2:	3708      	adds	r7, #8
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}

080050b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80050b8:	b480      	push	{r7}
 80050ba:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80050bc:	4b0a      	ldr	r3, [pc, #40]	; (80050e8 <prvResetNextTaskUnblockTime+0x30>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d104      	bne.n	80050d0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80050c6:	4b09      	ldr	r3, [pc, #36]	; (80050ec <prvResetNextTaskUnblockTime+0x34>)
 80050c8:	f04f 32ff 	mov.w	r2, #4294967295
 80050cc:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80050ce:	e005      	b.n	80050dc <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80050d0:	4b05      	ldr	r3, [pc, #20]	; (80050e8 <prvResetNextTaskUnblockTime+0x30>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68db      	ldr	r3, [r3, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a04      	ldr	r2, [pc, #16]	; (80050ec <prvResetNextTaskUnblockTime+0x34>)
 80050da:	6013      	str	r3, [r2, #0]
}
 80050dc:	bf00      	nop
 80050de:	46bd      	mov	sp, r7
 80050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e4:	4770      	bx	lr
 80050e6:	bf00      	nop
 80050e8:	200002c4 	.word	0x200002c4
 80050ec:	2000032c 	.word	0x2000032c

080050f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 80050f6:	4b0b      	ldr	r3, [pc, #44]	; (8005124 <xTaskGetSchedulerState+0x34>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d102      	bne.n	8005104 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80050fe:	2301      	movs	r3, #1
 8005100:	607b      	str	r3, [r7, #4]
 8005102:	e008      	b.n	8005116 <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005104:	4b08      	ldr	r3, [pc, #32]	; (8005128 <xTaskGetSchedulerState+0x38>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d102      	bne.n	8005112 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 800510c:	2302      	movs	r3, #2
 800510e:	607b      	str	r3, [r7, #4]
 8005110:	e001      	b.n	8005116 <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8005112:	2300      	movs	r3, #0
 8005114:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 8005116:	687b      	ldr	r3, [r7, #4]
    }
 8005118:	4618      	mov	r0, r3
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr
 8005124:	20000318 	.word	0x20000318
 8005128:	20000334 	.word	0x20000334

0800512c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 800512c:	b580      	push	{r7, lr}
 800512e:	b086      	sub	sp, #24
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8005138:	2300      	movs	r3, #0
 800513a:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	f000 8089 	beq.w	8005256 <xTaskPriorityInherit+0x12a>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005148:	4b45      	ldr	r3, [pc, #276]	; (8005260 <xTaskPriorityInherit+0x134>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800514e:	429a      	cmp	r2, r3
 8005150:	d278      	bcs.n	8005244 <xTaskPriorityInherit+0x118>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	699b      	ldr	r3, [r3, #24]
 8005156:	2b00      	cmp	r3, #0
 8005158:	db06      	blt.n	8005168 <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 800515a:	4b41      	ldr	r3, [pc, #260]	; (8005260 <xTaskPriorityInherit+0x134>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005160:	f1c3 0205 	rsb	r2, r3, #5
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	6959      	ldr	r1, [r3, #20]
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005170:	4613      	mov	r3, r2
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	4413      	add	r3, r2
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	4a3a      	ldr	r2, [pc, #232]	; (8005264 <xTaskPriorityInherit+0x138>)
 800517a:	4413      	add	r3, r2
 800517c:	4299      	cmp	r1, r3
 800517e:	d159      	bne.n	8005234 <xTaskPriorityInherit+0x108>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	3304      	adds	r3, #4
 8005184:	4618      	mov	r0, r3
 8005186:	f7fe fa4b 	bl	8003620 <uxListRemove>
 800518a:	4603      	mov	r3, r0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d10a      	bne.n	80051a6 <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005194:	2201      	movs	r2, #1
 8005196:	fa02 f303 	lsl.w	r3, r2, r3
 800519a:	43da      	mvns	r2, r3
 800519c:	4b32      	ldr	r3, [pc, #200]	; (8005268 <xTaskPriorityInherit+0x13c>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4013      	ands	r3, r2
 80051a2:	4a31      	ldr	r2, [pc, #196]	; (8005268 <xTaskPriorityInherit+0x13c>)
 80051a4:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80051a6:	4b2e      	ldr	r3, [pc, #184]	; (8005260 <xTaskPriorityInherit+0x134>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	62da      	str	r2, [r3, #44]	; 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051b4:	2201      	movs	r2, #1
 80051b6:	409a      	lsls	r2, r3
 80051b8:	4b2b      	ldr	r3, [pc, #172]	; (8005268 <xTaskPriorityInherit+0x13c>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4313      	orrs	r3, r2
 80051be:	4a2a      	ldr	r2, [pc, #168]	; (8005268 <xTaskPriorityInherit+0x13c>)
 80051c0:	6013      	str	r3, [r2, #0]
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051c6:	4927      	ldr	r1, [pc, #156]	; (8005264 <xTaskPriorityInherit+0x138>)
 80051c8:	4613      	mov	r3, r2
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	4413      	add	r3, r2
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	440b      	add	r3, r1
 80051d2:	3304      	adds	r3, #4
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	60fb      	str	r3, [r7, #12]
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	68fa      	ldr	r2, [r7, #12]
 80051dc:	609a      	str	r2, [r3, #8]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	689a      	ldr	r2, [r3, #8]
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	60da      	str	r2, [r3, #12]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	693a      	ldr	r2, [r7, #16]
 80051ec:	3204      	adds	r2, #4
 80051ee:	605a      	str	r2, [r3, #4]
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	1d1a      	adds	r2, r3, #4
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	609a      	str	r2, [r3, #8]
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051fc:	4613      	mov	r3, r2
 80051fe:	009b      	lsls	r3, r3, #2
 8005200:	4413      	add	r3, r2
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	4a17      	ldr	r2, [pc, #92]	; (8005264 <xTaskPriorityInherit+0x138>)
 8005206:	441a      	add	r2, r3
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	615a      	str	r2, [r3, #20]
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005210:	4914      	ldr	r1, [pc, #80]	; (8005264 <xTaskPriorityInherit+0x138>)
 8005212:	4613      	mov	r3, r2
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	4413      	add	r3, r2
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	440b      	add	r3, r1
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	693a      	ldr	r2, [r7, #16]
 8005220:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005222:	1c59      	adds	r1, r3, #1
 8005224:	480f      	ldr	r0, [pc, #60]	; (8005264 <xTaskPriorityInherit+0x138>)
 8005226:	4613      	mov	r3, r2
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	4413      	add	r3, r2
 800522c:	009b      	lsls	r3, r3, #2
 800522e:	4403      	add	r3, r0
 8005230:	6019      	str	r1, [r3, #0]
 8005232:	e004      	b.n	800523e <xTaskPriorityInherit+0x112>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005234:	4b0a      	ldr	r3, [pc, #40]	; (8005260 <xTaskPriorityInherit+0x134>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	62da      	str	r2, [r3, #44]	; 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 800523e:	2301      	movs	r3, #1
 8005240:	617b      	str	r3, [r7, #20]
 8005242:	e008      	b.n	8005256 <xTaskPriorityInherit+0x12a>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005248:	4b05      	ldr	r3, [pc, #20]	; (8005260 <xTaskPriorityInherit+0x134>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800524e:	429a      	cmp	r2, r3
 8005250:	d201      	bcs.n	8005256 <xTaskPriorityInherit+0x12a>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8005252:	2301      	movs	r3, #1
 8005254:	617b      	str	r3, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );

        return xReturn;
 8005256:	697b      	ldr	r3, [r7, #20]
    }
 8005258:	4618      	mov	r0, r3
 800525a:	3718      	adds	r7, #24
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}
 8005260:	20000234 	.word	0x20000234
 8005264:	20000238 	.word	0x20000238
 8005268:	20000314 	.word	0x20000314

0800526c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800526c:	b580      	push	{r7, lr}
 800526e:	b088      	sub	sp, #32
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8005278:	2300      	movs	r3, #0
 800527a:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	f000 808e 	beq.w	80053a0 <xTaskPriorityDisinherit+0x134>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8005284:	4b49      	ldr	r3, [pc, #292]	; (80053ac <xTaskPriorityDisinherit+0x140>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	69ba      	ldr	r2, [r7, #24]
 800528a:	429a      	cmp	r2, r3
 800528c:	d00a      	beq.n	80052a4 <xTaskPriorityDisinherit+0x38>
    __asm volatile
 800528e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005292:	f383 8811 	msr	BASEPRI, r3
 8005296:	f3bf 8f6f 	isb	sy
 800529a:	f3bf 8f4f 	dsb	sy
 800529e:	613b      	str	r3, [r7, #16]
}
 80052a0:	bf00      	nop
 80052a2:	e7fe      	b.n	80052a2 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d10a      	bne.n	80052c2 <xTaskPriorityDisinherit+0x56>
    __asm volatile
 80052ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052b0:	f383 8811 	msr	BASEPRI, r3
 80052b4:	f3bf 8f6f 	isb	sy
 80052b8:	f3bf 8f4f 	dsb	sy
 80052bc:	60fb      	str	r3, [r7, #12]
}
 80052be:	bf00      	nop
 80052c0:	e7fe      	b.n	80052c0 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 80052c2:	69bb      	ldr	r3, [r7, #24]
 80052c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052c6:	1e5a      	subs	r2, r3, #1
 80052c8:	69bb      	ldr	r3, [r7, #24]
 80052ca:	651a      	str	r2, [r3, #80]	; 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d063      	beq.n	80053a0 <xTaskPriorityDisinherit+0x134>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d15f      	bne.n	80053a0 <xTaskPriorityDisinherit+0x134>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	3304      	adds	r3, #4
 80052e4:	4618      	mov	r0, r3
 80052e6:	f7fe f99b 	bl	8003620 <uxListRemove>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d10a      	bne.n	8005306 <xTaskPriorityDisinherit+0x9a>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80052f0:	69bb      	ldr	r3, [r7, #24]
 80052f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052f4:	2201      	movs	r2, #1
 80052f6:	fa02 f303 	lsl.w	r3, r2, r3
 80052fa:	43da      	mvns	r2, r3
 80052fc:	4b2c      	ldr	r3, [pc, #176]	; (80053b0 <xTaskPriorityDisinherit+0x144>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4013      	ands	r3, r2
 8005302:	4a2b      	ldr	r2, [pc, #172]	; (80053b0 <xTaskPriorityDisinherit+0x144>)
 8005304:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005306:	69bb      	ldr	r3, [r7, #24]
 8005308:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 800530e:	69bb      	ldr	r3, [r7, #24]
 8005310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005312:	f1c3 0205 	rsb	r2, r3, #5
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800531e:	2201      	movs	r2, #1
 8005320:	409a      	lsls	r2, r3
 8005322:	4b23      	ldr	r3, [pc, #140]	; (80053b0 <xTaskPriorityDisinherit+0x144>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4313      	orrs	r3, r2
 8005328:	4a21      	ldr	r2, [pc, #132]	; (80053b0 <xTaskPriorityDisinherit+0x144>)
 800532a:	6013      	str	r3, [r2, #0]
 800532c:	69bb      	ldr	r3, [r7, #24]
 800532e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005330:	4920      	ldr	r1, [pc, #128]	; (80053b4 <xTaskPriorityDisinherit+0x148>)
 8005332:	4613      	mov	r3, r2
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	4413      	add	r3, r2
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	440b      	add	r3, r1
 800533c:	3304      	adds	r3, #4
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	617b      	str	r3, [r7, #20]
 8005342:	69bb      	ldr	r3, [r7, #24]
 8005344:	697a      	ldr	r2, [r7, #20]
 8005346:	609a      	str	r2, [r3, #8]
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	689a      	ldr	r2, [r3, #8]
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	60da      	str	r2, [r3, #12]
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	69ba      	ldr	r2, [r7, #24]
 8005356:	3204      	adds	r2, #4
 8005358:	605a      	str	r2, [r3, #4]
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	1d1a      	adds	r2, r3, #4
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	609a      	str	r2, [r3, #8]
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005366:	4613      	mov	r3, r2
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	4413      	add	r3, r2
 800536c:	009b      	lsls	r3, r3, #2
 800536e:	4a11      	ldr	r2, [pc, #68]	; (80053b4 <xTaskPriorityDisinherit+0x148>)
 8005370:	441a      	add	r2, r3
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	615a      	str	r2, [r3, #20]
 8005376:	69bb      	ldr	r3, [r7, #24]
 8005378:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800537a:	490e      	ldr	r1, [pc, #56]	; (80053b4 <xTaskPriorityDisinherit+0x148>)
 800537c:	4613      	mov	r3, r2
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	4413      	add	r3, r2
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	440b      	add	r3, r1
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	69ba      	ldr	r2, [r7, #24]
 800538a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800538c:	1c59      	adds	r1, r3, #1
 800538e:	4809      	ldr	r0, [pc, #36]	; (80053b4 <xTaskPriorityDisinherit+0x148>)
 8005390:	4613      	mov	r3, r2
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	4413      	add	r3, r2
 8005396:	009b      	lsls	r3, r3, #2
 8005398:	4403      	add	r3, r0
 800539a:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800539c:	2301      	movs	r3, #1
 800539e:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 80053a0:	69fb      	ldr	r3, [r7, #28]
    }
 80053a2:	4618      	mov	r0, r3
 80053a4:	3720      	adds	r7, #32
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	bf00      	nop
 80053ac:	20000234 	.word	0x20000234
 80053b0:	20000314 	.word	0x20000314
 80053b4:	20000238 	.word	0x20000238

080053b8 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b08a      	sub	sp, #40	; 0x28
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
 80053c0:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80053c6:	2301      	movs	r3, #1
 80053c8:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	f000 80a3 	beq.w	8005518 <vTaskPriorityDisinheritAfterTimeout+0x160>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 80053d2:	6a3b      	ldr	r3, [r7, #32]
 80053d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d10a      	bne.n	80053f0 <vTaskPriorityDisinheritAfterTimeout+0x38>
    __asm volatile
 80053da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053de:	f383 8811 	msr	BASEPRI, r3
 80053e2:	f3bf 8f6f 	isb	sy
 80053e6:	f3bf 8f4f 	dsb	sy
 80053ea:	613b      	str	r3, [r7, #16]
}
 80053ec:	bf00      	nop
 80053ee:	e7fe      	b.n	80053ee <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80053f0:	6a3b      	ldr	r3, [r7, #32]
 80053f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053f4:	683a      	ldr	r2, [r7, #0]
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d902      	bls.n	8005400 <vTaskPriorityDisinheritAfterTimeout+0x48>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	627b      	str	r3, [r7, #36]	; 0x24
 80053fe:	e002      	b.n	8005406 <vTaskPriorityDisinheritAfterTimeout+0x4e>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8005400:	6a3b      	ldr	r3, [r7, #32]
 8005402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005404:	627b      	str	r3, [r7, #36]	; 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8005406:	6a3b      	ldr	r3, [r7, #32]
 8005408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800540a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800540c:	429a      	cmp	r2, r3
 800540e:	f000 8083 	beq.w	8005518 <vTaskPriorityDisinheritAfterTimeout+0x160>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005412:	6a3b      	ldr	r3, [r7, #32]
 8005414:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005416:	69fa      	ldr	r2, [r7, #28]
 8005418:	429a      	cmp	r2, r3
 800541a:	d17d      	bne.n	8005518 <vTaskPriorityDisinheritAfterTimeout+0x160>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 800541c:	4b40      	ldr	r3, [pc, #256]	; (8005520 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6a3a      	ldr	r2, [r7, #32]
 8005422:	429a      	cmp	r2, r3
 8005424:	d10a      	bne.n	800543c <vTaskPriorityDisinheritAfterTimeout+0x84>
    __asm volatile
 8005426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800542a:	f383 8811 	msr	BASEPRI, r3
 800542e:	f3bf 8f6f 	isb	sy
 8005432:	f3bf 8f4f 	dsb	sy
 8005436:	60fb      	str	r3, [r7, #12]
}
 8005438:	bf00      	nop
 800543a:	e7fe      	b.n	800543a <vTaskPriorityDisinheritAfterTimeout+0x82>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800543c:	6a3b      	ldr	r3, [r7, #32]
 800543e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005440:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8005442:	6a3b      	ldr	r3, [r7, #32]
 8005444:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005446:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8005448:	6a3b      	ldr	r3, [r7, #32]
 800544a:	699b      	ldr	r3, [r3, #24]
 800544c:	2b00      	cmp	r3, #0
 800544e:	db04      	blt.n	800545a <vTaskPriorityDisinheritAfterTimeout+0xa2>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 8005450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005452:	f1c3 0205 	rsb	r2, r3, #5
 8005456:	6a3b      	ldr	r3, [r7, #32]
 8005458:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800545a:	6a3b      	ldr	r3, [r7, #32]
 800545c:	6959      	ldr	r1, [r3, #20]
 800545e:	69ba      	ldr	r2, [r7, #24]
 8005460:	4613      	mov	r3, r2
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	4413      	add	r3, r2
 8005466:	009b      	lsls	r3, r3, #2
 8005468:	4a2e      	ldr	r2, [pc, #184]	; (8005524 <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 800546a:	4413      	add	r3, r2
 800546c:	4299      	cmp	r1, r3
 800546e:	d153      	bne.n	8005518 <vTaskPriorityDisinheritAfterTimeout+0x160>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005470:	6a3b      	ldr	r3, [r7, #32]
 8005472:	3304      	adds	r3, #4
 8005474:	4618      	mov	r0, r3
 8005476:	f7fe f8d3 	bl	8003620 <uxListRemove>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d10a      	bne.n	8005496 <vTaskPriorityDisinheritAfterTimeout+0xde>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005480:	6a3b      	ldr	r3, [r7, #32]
 8005482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005484:	2201      	movs	r2, #1
 8005486:	fa02 f303 	lsl.w	r3, r2, r3
 800548a:	43da      	mvns	r2, r3
 800548c:	4b26      	ldr	r3, [pc, #152]	; (8005528 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4013      	ands	r3, r2
 8005492:	4a25      	ldr	r2, [pc, #148]	; (8005528 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 8005494:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8005496:	6a3b      	ldr	r3, [r7, #32]
 8005498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800549a:	2201      	movs	r2, #1
 800549c:	409a      	lsls	r2, r3
 800549e:	4b22      	ldr	r3, [pc, #136]	; (8005528 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	4a20      	ldr	r2, [pc, #128]	; (8005528 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 80054a6:	6013      	str	r3, [r2, #0]
 80054a8:	6a3b      	ldr	r3, [r7, #32]
 80054aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054ac:	491d      	ldr	r1, [pc, #116]	; (8005524 <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 80054ae:	4613      	mov	r3, r2
 80054b0:	009b      	lsls	r3, r3, #2
 80054b2:	4413      	add	r3, r2
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	440b      	add	r3, r1
 80054b8:	3304      	adds	r3, #4
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	617b      	str	r3, [r7, #20]
 80054be:	6a3b      	ldr	r3, [r7, #32]
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	609a      	str	r2, [r3, #8]
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	689a      	ldr	r2, [r3, #8]
 80054c8:	6a3b      	ldr	r3, [r7, #32]
 80054ca:	60da      	str	r2, [r3, #12]
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	6a3a      	ldr	r2, [r7, #32]
 80054d2:	3204      	adds	r2, #4
 80054d4:	605a      	str	r2, [r3, #4]
 80054d6:	6a3b      	ldr	r3, [r7, #32]
 80054d8:	1d1a      	adds	r2, r3, #4
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	609a      	str	r2, [r3, #8]
 80054de:	6a3b      	ldr	r3, [r7, #32]
 80054e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054e2:	4613      	mov	r3, r2
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	4413      	add	r3, r2
 80054e8:	009b      	lsls	r3, r3, #2
 80054ea:	4a0e      	ldr	r2, [pc, #56]	; (8005524 <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 80054ec:	441a      	add	r2, r3
 80054ee:	6a3b      	ldr	r3, [r7, #32]
 80054f0:	615a      	str	r2, [r3, #20]
 80054f2:	6a3b      	ldr	r3, [r7, #32]
 80054f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054f6:	490b      	ldr	r1, [pc, #44]	; (8005524 <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 80054f8:	4613      	mov	r3, r2
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	4413      	add	r3, r2
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	440b      	add	r3, r1
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6a3a      	ldr	r2, [r7, #32]
 8005506:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005508:	1c59      	adds	r1, r3, #1
 800550a:	4806      	ldr	r0, [pc, #24]	; (8005524 <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 800550c:	4613      	mov	r3, r2
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	4413      	add	r3, r2
 8005512:	009b      	lsls	r3, r3, #2
 8005514:	4403      	add	r3, r0
 8005516:	6019      	str	r1, [r3, #0]
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
    }
 8005518:	bf00      	nop
 800551a:	3728      	adds	r7, #40	; 0x28
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}
 8005520:	20000234 	.word	0x20000234
 8005524:	20000238 	.word	0x20000238
 8005528:	20000314 	.word	0x20000314

0800552c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 800552c:	b480      	push	{r7}
 800552e:	b083      	sub	sp, #12
 8005530:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 8005532:	4b09      	ldr	r3, [pc, #36]	; (8005558 <pvTaskIncrementMutexHeldCount+0x2c>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d004      	beq.n	8005548 <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005542:	1c5a      	adds	r2, r3, #1
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	651a      	str	r2, [r3, #80]	; 0x50
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );

        return pxTCB;
 8005548:	687b      	ldr	r3, [r7, #4]
    }
 800554a:	4618      	mov	r0, r3
 800554c:	370c      	adds	r7, #12
 800554e:	46bd      	mov	sp, r7
 8005550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	20000234 	.word	0x20000234

0800555c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b088      	sub	sp, #32
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8005566:	4b37      	ldr	r3, [pc, #220]	; (8005644 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800556c:	4b36      	ldr	r3, [pc, #216]	; (8005648 <prvAddCurrentTaskToDelayedList+0xec>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8005572:	4b36      	ldr	r3, [pc, #216]	; (800564c <prvAddCurrentTaskToDelayedList+0xf0>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005578:	4b35      	ldr	r3, [pc, #212]	; (8005650 <prvAddCurrentTaskToDelayedList+0xf4>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	3304      	adds	r3, #4
 800557e:	4618      	mov	r0, r3
 8005580:	f7fe f84e 	bl	8003620 <uxListRemove>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d10b      	bne.n	80055a2 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800558a:	4b31      	ldr	r3, [pc, #196]	; (8005650 <prvAddCurrentTaskToDelayedList+0xf4>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005590:	2201      	movs	r2, #1
 8005592:	fa02 f303 	lsl.w	r3, r2, r3
 8005596:	43da      	mvns	r2, r3
 8005598:	4b2e      	ldr	r3, [pc, #184]	; (8005654 <prvAddCurrentTaskToDelayedList+0xf8>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4013      	ands	r3, r2
 800559e:	4a2d      	ldr	r2, [pc, #180]	; (8005654 <prvAddCurrentTaskToDelayedList+0xf8>)
 80055a0:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055a8:	d124      	bne.n	80055f4 <prvAddCurrentTaskToDelayedList+0x98>
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d021      	beq.n	80055f4 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80055b0:	4b29      	ldr	r3, [pc, #164]	; (8005658 <prvAddCurrentTaskToDelayedList+0xfc>)
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	613b      	str	r3, [r7, #16]
 80055b6:	4b26      	ldr	r3, [pc, #152]	; (8005650 <prvAddCurrentTaskToDelayedList+0xf4>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	693a      	ldr	r2, [r7, #16]
 80055bc:	609a      	str	r2, [r3, #8]
 80055be:	4b24      	ldr	r3, [pc, #144]	; (8005650 <prvAddCurrentTaskToDelayedList+0xf4>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	693a      	ldr	r2, [r7, #16]
 80055c4:	6892      	ldr	r2, [r2, #8]
 80055c6:	60da      	str	r2, [r3, #12]
 80055c8:	4b21      	ldr	r3, [pc, #132]	; (8005650 <prvAddCurrentTaskToDelayedList+0xf4>)
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	689b      	ldr	r3, [r3, #8]
 80055d0:	3204      	adds	r2, #4
 80055d2:	605a      	str	r2, [r3, #4]
 80055d4:	4b1e      	ldr	r3, [pc, #120]	; (8005650 <prvAddCurrentTaskToDelayedList+0xf4>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	1d1a      	adds	r2, r3, #4
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	609a      	str	r2, [r3, #8]
 80055de:	4b1c      	ldr	r3, [pc, #112]	; (8005650 <prvAddCurrentTaskToDelayedList+0xf4>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a1d      	ldr	r2, [pc, #116]	; (8005658 <prvAddCurrentTaskToDelayedList+0xfc>)
 80055e4:	615a      	str	r2, [r3, #20]
 80055e6:	4b1c      	ldr	r3, [pc, #112]	; (8005658 <prvAddCurrentTaskToDelayedList+0xfc>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	3301      	adds	r3, #1
 80055ec:	4a1a      	ldr	r2, [pc, #104]	; (8005658 <prvAddCurrentTaskToDelayedList+0xfc>)
 80055ee:	6013      	str	r3, [r2, #0]
 80055f0:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80055f2:	e022      	b.n	800563a <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80055f4:	69fa      	ldr	r2, [r7, #28]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4413      	add	r3, r2
 80055fa:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80055fc:	4b14      	ldr	r3, [pc, #80]	; (8005650 <prvAddCurrentTaskToDelayedList+0xf4>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	68fa      	ldr	r2, [r7, #12]
 8005602:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	429a      	cmp	r2, r3
 800560a:	d207      	bcs.n	800561c <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800560c:	4b10      	ldr	r3, [pc, #64]	; (8005650 <prvAddCurrentTaskToDelayedList+0xf4>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	3304      	adds	r3, #4
 8005612:	4619      	mov	r1, r3
 8005614:	6978      	ldr	r0, [r7, #20]
 8005616:	f7fd ffca 	bl	80035ae <vListInsert>
}
 800561a:	e00e      	b.n	800563a <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800561c:	4b0c      	ldr	r3, [pc, #48]	; (8005650 <prvAddCurrentTaskToDelayedList+0xf4>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	3304      	adds	r3, #4
 8005622:	4619      	mov	r1, r3
 8005624:	69b8      	ldr	r0, [r7, #24]
 8005626:	f7fd ffc2 	bl	80035ae <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800562a:	4b0c      	ldr	r3, [pc, #48]	; (800565c <prvAddCurrentTaskToDelayedList+0x100>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	429a      	cmp	r2, r3
 8005632:	d202      	bcs.n	800563a <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 8005634:	4a09      	ldr	r2, [pc, #36]	; (800565c <prvAddCurrentTaskToDelayedList+0x100>)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6013      	str	r3, [r2, #0]
}
 800563a:	bf00      	nop
 800563c:	3720      	adds	r7, #32
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	20000310 	.word	0x20000310
 8005648:	200002c4 	.word	0x200002c4
 800564c:	200002c8 	.word	0x200002c8
 8005650:	20000234 	.word	0x20000234
 8005654:	20000314 	.word	0x20000314
 8005658:	200002f8 	.word	0x200002f8
 800565c:	2000032c 	.word	0x2000032c

08005660 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8005666:	2300      	movs	r3, #0
 8005668:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800566a:	f000 fa69 	bl	8005b40 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800566e:	4b11      	ldr	r3, [pc, #68]	; (80056b4 <xTimerCreateTimerTask+0x54>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00b      	beq.n	800568e <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8005676:	4b10      	ldr	r3, [pc, #64]	; (80056b8 <xTimerCreateTimerTask+0x58>)
 8005678:	9301      	str	r3, [sp, #4]
 800567a:	2304      	movs	r3, #4
 800567c:	9300      	str	r3, [sp, #0]
 800567e:	2300      	movs	r3, #0
 8005680:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005684:	490d      	ldr	r1, [pc, #52]	; (80056bc <xTimerCreateTimerTask+0x5c>)
 8005686:	480e      	ldr	r0, [pc, #56]	; (80056c0 <xTimerCreateTimerTask+0x60>)
 8005688:	f7fe fdea 	bl	8004260 <xTaskCreate>
 800568c:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d10a      	bne.n	80056aa <xTimerCreateTimerTask+0x4a>
    __asm volatile
 8005694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005698:	f383 8811 	msr	BASEPRI, r3
 800569c:	f3bf 8f6f 	isb	sy
 80056a0:	f3bf 8f4f 	dsb	sy
 80056a4:	603b      	str	r3, [r7, #0]
}
 80056a6:	bf00      	nop
 80056a8:	e7fe      	b.n	80056a8 <xTimerCreateTimerTask+0x48>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 80056aa:	687b      	ldr	r3, [r7, #4]
    }
 80056ac:	4618      	mov	r0, r3
 80056ae:	3708      	adds	r7, #8
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}
 80056b4:	20000368 	.word	0x20000368
 80056b8:	2000036c 	.word	0x2000036c
 80056bc:	08007a58 	.word	0x08007a58
 80056c0:	08005769 	.word	0x08005769

080056c4 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	60f8      	str	r0, [r7, #12]
 80056cc:	60b9      	str	r1, [r7, #8]
 80056ce:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80056d0:	e008      	b.n	80056e4 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	68ba      	ldr	r2, [r7, #8]
 80056d8:	4413      	add	r3, r2
 80056da:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6a1b      	ldr	r3, [r3, #32]
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	699a      	ldr	r2, [r3, #24]
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	18d1      	adds	r1, r2, r3
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	687a      	ldr	r2, [r7, #4]
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f000 f8dd 	bl	80058b0 <prvInsertTimerInActiveList>
 80056f6:	4603      	mov	r3, r0
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d1ea      	bne.n	80056d2 <prvReloadTimer+0xe>
        }
    }
 80056fc:	bf00      	nop
 80056fe:	bf00      	nop
 8005700:	3710      	adds	r7, #16
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
	...

08005708 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8005708:	b580      	push	{r7, lr}
 800570a:	b084      	sub	sp, #16
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
 8005710:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005712:	4b14      	ldr	r3, [pc, #80]	; (8005764 <prvProcessExpiredTimer+0x5c>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	3304      	adds	r3, #4
 8005720:	4618      	mov	r0, r3
 8005722:	f7fd ff7d 	bl	8003620 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800572c:	f003 0304 	and.w	r3, r3, #4
 8005730:	2b00      	cmp	r3, #0
 8005732:	d005      	beq.n	8005740 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8005734:	683a      	ldr	r2, [r7, #0]
 8005736:	6879      	ldr	r1, [r7, #4]
 8005738:	68f8      	ldr	r0, [r7, #12]
 800573a:	f7ff ffc3 	bl	80056c4 <prvReloadTimer>
 800573e:	e008      	b.n	8005752 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005746:	f023 0301 	bic.w	r3, r3, #1
 800574a:	b2da      	uxtb	r2, r3
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	6a1b      	ldr	r3, [r3, #32]
 8005756:	68f8      	ldr	r0, [r7, #12]
 8005758:	4798      	blx	r3
    }
 800575a:	bf00      	nop
 800575c:	3710      	adds	r7, #16
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
 8005762:	bf00      	nop
 8005764:	20000360 	.word	0x20000360

08005768 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8005768:	b580      	push	{r7, lr}
 800576a:	b084      	sub	sp, #16
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005770:	f107 0308 	add.w	r3, r7, #8
 8005774:	4618      	mov	r0, r3
 8005776:	f000 f857 	bl	8005828 <prvGetNextExpireTime>
 800577a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	4619      	mov	r1, r3
 8005780:	68f8      	ldr	r0, [r7, #12]
 8005782:	f000 f803 	bl	800578c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8005786:	f000 f8d5 	bl	8005934 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800578a:	e7f1      	b.n	8005770 <prvTimerTask+0x8>

0800578c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8005796:	f7fe ff6f 	bl	8004678 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800579a:	f107 0308 	add.w	r3, r7, #8
 800579e:	4618      	mov	r0, r3
 80057a0:	f000 f866 	bl	8005870 <prvSampleTimeNow>
 80057a4:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d130      	bne.n	800580e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d10a      	bne.n	80057c8 <prvProcessTimerOrBlockTask+0x3c>
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d806      	bhi.n	80057c8 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80057ba:	f7fe ff6b 	bl	8004694 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80057be:	68f9      	ldr	r1, [r7, #12]
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f7ff ffa1 	bl	8005708 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80057c6:	e024      	b.n	8005812 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d008      	beq.n	80057e0 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80057ce:	4b13      	ldr	r3, [pc, #76]	; (800581c <prvProcessTimerOrBlockTask+0x90>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d101      	bne.n	80057dc <prvProcessTimerOrBlockTask+0x50>
 80057d8:	2301      	movs	r3, #1
 80057da:	e000      	b.n	80057de <prvProcessTimerOrBlockTask+0x52>
 80057dc:	2300      	movs	r3, #0
 80057de:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80057e0:	4b0f      	ldr	r3, [pc, #60]	; (8005820 <prvProcessTimerOrBlockTask+0x94>)
 80057e2:	6818      	ldr	r0, [r3, #0]
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	683a      	ldr	r2, [r7, #0]
 80057ec:	4619      	mov	r1, r3
 80057ee:	f7fe fcc7 	bl	8004180 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80057f2:	f7fe ff4f 	bl	8004694 <xTaskResumeAll>
 80057f6:	4603      	mov	r3, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d10a      	bne.n	8005812 <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 80057fc:	4b09      	ldr	r3, [pc, #36]	; (8005824 <prvProcessTimerOrBlockTask+0x98>)
 80057fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005802:	601a      	str	r2, [r3, #0]
 8005804:	f3bf 8f4f 	dsb	sy
 8005808:	f3bf 8f6f 	isb	sy
    }
 800580c:	e001      	b.n	8005812 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800580e:	f7fe ff41 	bl	8004694 <xTaskResumeAll>
    }
 8005812:	bf00      	nop
 8005814:	3710      	adds	r7, #16
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	20000364 	.word	0x20000364
 8005820:	20000368 	.word	0x20000368
 8005824:	e000ed04 	.word	0xe000ed04

08005828 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8005828:	b480      	push	{r7}
 800582a:	b085      	sub	sp, #20
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005830:	4b0e      	ldr	r3, [pc, #56]	; (800586c <prvGetNextExpireTime+0x44>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d101      	bne.n	800583e <prvGetNextExpireTime+0x16>
 800583a:	2201      	movs	r2, #1
 800583c:	e000      	b.n	8005840 <prvGetNextExpireTime+0x18>
 800583e:	2200      	movs	r2, #0
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d105      	bne.n	8005858 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800584c:	4b07      	ldr	r3, [pc, #28]	; (800586c <prvGetNextExpireTime+0x44>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	60fb      	str	r3, [r7, #12]
 8005856:	e001      	b.n	800585c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8005858:	2300      	movs	r3, #0
 800585a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800585c:	68fb      	ldr	r3, [r7, #12]
    }
 800585e:	4618      	mov	r0, r3
 8005860:	3714      	adds	r7, #20
 8005862:	46bd      	mov	sp, r7
 8005864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005868:	4770      	bx	lr
 800586a:	bf00      	nop
 800586c:	20000360 	.word	0x20000360

08005870 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8005878:	f7ff f814 	bl	80048a4 <xTaskGetTickCount>
 800587c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800587e:	4b0b      	ldr	r3, [pc, #44]	; (80058ac <prvSampleTimeNow+0x3c>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	68fa      	ldr	r2, [r7, #12]
 8005884:	429a      	cmp	r2, r3
 8005886:	d205      	bcs.n	8005894 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8005888:	f000 f934 	bl	8005af4 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	601a      	str	r2, [r3, #0]
 8005892:	e002      	b.n	800589a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800589a:	4a04      	ldr	r2, [pc, #16]	; (80058ac <prvSampleTimeNow+0x3c>)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80058a0:	68fb      	ldr	r3, [r7, #12]
    }
 80058a2:	4618      	mov	r0, r3
 80058a4:	3710      	adds	r7, #16
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	bf00      	nop
 80058ac:	20000370 	.word	0x20000370

080058b0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b086      	sub	sp, #24
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
 80058bc:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80058be:	2300      	movs	r3, #0
 80058c0:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	68ba      	ldr	r2, [r7, #8]
 80058c6:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	68fa      	ldr	r2, [r7, #12]
 80058cc:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80058ce:	68ba      	ldr	r2, [r7, #8]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d812      	bhi.n	80058fc <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	1ad2      	subs	r2, r2, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	699b      	ldr	r3, [r3, #24]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d302      	bcc.n	80058ea <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80058e4:	2301      	movs	r3, #1
 80058e6:	617b      	str	r3, [r7, #20]
 80058e8:	e01b      	b.n	8005922 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80058ea:	4b10      	ldr	r3, [pc, #64]	; (800592c <prvInsertTimerInActiveList+0x7c>)
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	3304      	adds	r3, #4
 80058f2:	4619      	mov	r1, r3
 80058f4:	4610      	mov	r0, r2
 80058f6:	f7fd fe5a 	bl	80035ae <vListInsert>
 80058fa:	e012      	b.n	8005922 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	429a      	cmp	r2, r3
 8005902:	d206      	bcs.n	8005912 <prvInsertTimerInActiveList+0x62>
 8005904:	68ba      	ldr	r2, [r7, #8]
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	429a      	cmp	r2, r3
 800590a:	d302      	bcc.n	8005912 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800590c:	2301      	movs	r3, #1
 800590e:	617b      	str	r3, [r7, #20]
 8005910:	e007      	b.n	8005922 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005912:	4b07      	ldr	r3, [pc, #28]	; (8005930 <prvInsertTimerInActiveList+0x80>)
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	3304      	adds	r3, #4
 800591a:	4619      	mov	r1, r3
 800591c:	4610      	mov	r0, r2
 800591e:	f7fd fe46 	bl	80035ae <vListInsert>
            }
        }

        return xProcessTimerNow;
 8005922:	697b      	ldr	r3, [r7, #20]
    }
 8005924:	4618      	mov	r0, r3
 8005926:	3718      	adds	r7, #24
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}
 800592c:	20000364 	.word	0x20000364
 8005930:	20000360 	.word	0x20000360

08005934 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8005934:	b580      	push	{r7, lr}
 8005936:	b08a      	sub	sp, #40	; 0x28
 8005938:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 800593a:	1d3b      	adds	r3, r7, #4
 800593c:	2200      	movs	r2, #0
 800593e:	601a      	str	r2, [r3, #0]
 8005940:	605a      	str	r2, [r3, #4]
 8005942:	609a      	str	r2, [r3, #8]
 8005944:	60da      	str	r2, [r3, #12]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8005946:	e0c2      	b.n	8005ace <prvProcessReceivedCommands+0x19a>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2b00      	cmp	r3, #0
 800594c:	da18      	bge.n	8005980 <prvProcessReceivedCommands+0x4c>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800594e:	1d3b      	adds	r3, r7, #4
 8005950:	3304      	adds	r3, #4
 8005952:	627b      	str	r3, [r7, #36]	; 0x24

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8005954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005956:	2b00      	cmp	r3, #0
 8005958:	d10a      	bne.n	8005970 <prvProcessReceivedCommands+0x3c>
    __asm volatile
 800595a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800595e:	f383 8811 	msr	BASEPRI, r3
 8005962:	f3bf 8f6f 	isb	sy
 8005966:	f3bf 8f4f 	dsb	sy
 800596a:	61bb      	str	r3, [r7, #24]
}
 800596c:	bf00      	nop
 800596e:	e7fe      	b.n	800596e <prvProcessReceivedCommands+0x3a>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005976:	6850      	ldr	r0, [r2, #4]
 8005978:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800597a:	6892      	ldr	r2, [r2, #8]
 800597c:	4611      	mov	r1, r2
 800597e:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2b00      	cmp	r3, #0
 8005984:	f2c0 80a3 	blt.w	8005ace <prvProcessReceivedCommands+0x19a>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	623b      	str	r3, [r7, #32]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800598c:	6a3b      	ldr	r3, [r7, #32]
 800598e:	695b      	ldr	r3, [r3, #20]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d004      	beq.n	800599e <prvProcessReceivedCommands+0x6a>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005994:	6a3b      	ldr	r3, [r7, #32]
 8005996:	3304      	adds	r3, #4
 8005998:	4618      	mov	r0, r3
 800599a:	f7fd fe41 	bl	8003620 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800599e:	463b      	mov	r3, r7
 80059a0:	4618      	mov	r0, r3
 80059a2:	f7ff ff65 	bl	8005870 <prvSampleTimeNow>
 80059a6:	61f8      	str	r0, [r7, #28]

                switch( xMessage.xMessageID )
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	3b01      	subs	r3, #1
 80059ac:	2b08      	cmp	r3, #8
 80059ae:	f200 808d 	bhi.w	8005acc <prvProcessReceivedCommands+0x198>
 80059b2:	a201      	add	r2, pc, #4	; (adr r2, 80059b8 <prvProcessReceivedCommands+0x84>)
 80059b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059b8:	080059dd 	.word	0x080059dd
 80059bc:	080059dd 	.word	0x080059dd
 80059c0:	08005a45 	.word	0x08005a45
 80059c4:	08005a59 	.word	0x08005a59
 80059c8:	08005aa3 	.word	0x08005aa3
 80059cc:	080059dd 	.word	0x080059dd
 80059d0:	080059dd 	.word	0x080059dd
 80059d4:	08005a45 	.word	0x08005a45
 80059d8:	08005a59 	.word	0x08005a59
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 80059dc:	6a3b      	ldr	r3, [r7, #32]
 80059de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80059e2:	f043 0301 	orr.w	r3, r3, #1
 80059e6:	b2da      	uxtb	r2, r3
 80059e8:	6a3b      	ldr	r3, [r7, #32]
 80059ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80059ee:	68ba      	ldr	r2, [r7, #8]
 80059f0:	6a3b      	ldr	r3, [r7, #32]
 80059f2:	699b      	ldr	r3, [r3, #24]
 80059f4:	18d1      	adds	r1, r2, r3
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	69fa      	ldr	r2, [r7, #28]
 80059fa:	6a38      	ldr	r0, [r7, #32]
 80059fc:	f7ff ff58 	bl	80058b0 <prvInsertTimerInActiveList>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d063      	beq.n	8005ace <prvProcessReceivedCommands+0x19a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8005a06:	6a3b      	ldr	r3, [r7, #32]
 8005a08:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005a0c:	f003 0304 	and.w	r3, r3, #4
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d009      	beq.n	8005a28 <prvProcessReceivedCommands+0xf4>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	6a3b      	ldr	r3, [r7, #32]
 8005a18:	699b      	ldr	r3, [r3, #24]
 8005a1a:	4413      	add	r3, r2
 8005a1c:	69fa      	ldr	r2, [r7, #28]
 8005a1e:	4619      	mov	r1, r3
 8005a20:	6a38      	ldr	r0, [r7, #32]
 8005a22:	f7ff fe4f 	bl	80056c4 <prvReloadTimer>
 8005a26:	e008      	b.n	8005a3a <prvProcessReceivedCommands+0x106>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005a28:	6a3b      	ldr	r3, [r7, #32]
 8005a2a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005a2e:	f023 0301 	bic.w	r3, r3, #1
 8005a32:	b2da      	uxtb	r2, r3
 8005a34:	6a3b      	ldr	r3, [r7, #32]
 8005a36:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005a3a:	6a3b      	ldr	r3, [r7, #32]
 8005a3c:	6a1b      	ldr	r3, [r3, #32]
 8005a3e:	6a38      	ldr	r0, [r7, #32]
 8005a40:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8005a42:	e044      	b.n	8005ace <prvProcessReceivedCommands+0x19a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005a44:	6a3b      	ldr	r3, [r7, #32]
 8005a46:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005a4a:	f023 0301 	bic.w	r3, r3, #1
 8005a4e:	b2da      	uxtb	r2, r3
 8005a50:	6a3b      	ldr	r3, [r7, #32]
 8005a52:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8005a56:	e03a      	b.n	8005ace <prvProcessReceivedCommands+0x19a>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8005a58:	6a3b      	ldr	r3, [r7, #32]
 8005a5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005a5e:	f043 0301 	orr.w	r3, r3, #1
 8005a62:	b2da      	uxtb	r2, r3
 8005a64:	6a3b      	ldr	r3, [r7, #32]
 8005a66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005a6a:	68ba      	ldr	r2, [r7, #8]
 8005a6c:	6a3b      	ldr	r3, [r7, #32]
 8005a6e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005a70:	6a3b      	ldr	r3, [r7, #32]
 8005a72:	699b      	ldr	r3, [r3, #24]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d10a      	bne.n	8005a8e <prvProcessReceivedCommands+0x15a>
    __asm volatile
 8005a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a7c:	f383 8811 	msr	BASEPRI, r3
 8005a80:	f3bf 8f6f 	isb	sy
 8005a84:	f3bf 8f4f 	dsb	sy
 8005a88:	617b      	str	r3, [r7, #20]
}
 8005a8a:	bf00      	nop
 8005a8c:	e7fe      	b.n	8005a8c <prvProcessReceivedCommands+0x158>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005a8e:	6a3b      	ldr	r3, [r7, #32]
 8005a90:	699a      	ldr	r2, [r3, #24]
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	18d1      	adds	r1, r2, r3
 8005a96:	69fb      	ldr	r3, [r7, #28]
 8005a98:	69fa      	ldr	r2, [r7, #28]
 8005a9a:	6a38      	ldr	r0, [r7, #32]
 8005a9c:	f7ff ff08 	bl	80058b0 <prvInsertTimerInActiveList>
                        break;
 8005aa0:	e015      	b.n	8005ace <prvProcessReceivedCommands+0x19a>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005aa2:	6a3b      	ldr	r3, [r7, #32]
 8005aa4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005aa8:	f003 0302 	and.w	r3, r3, #2
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d103      	bne.n	8005ab8 <prvProcessReceivedCommands+0x184>
                            {
                                vPortFree( pxTimer );
 8005ab0:	6a38      	ldr	r0, [r7, #32]
 8005ab2:	f000 fc03 	bl	80062bc <vPortFree>
 8005ab6:	e00a      	b.n	8005ace <prvProcessReceivedCommands+0x19a>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005ab8:	6a3b      	ldr	r3, [r7, #32]
 8005aba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005abe:	f023 0301 	bic.w	r3, r3, #1
 8005ac2:	b2da      	uxtb	r2, r3
 8005ac4:	6a3b      	ldr	r3, [r7, #32]
 8005ac6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8005aca:	e000      	b.n	8005ace <prvProcessReceivedCommands+0x19a>

                    default:
                        /* Don't expect to get here. */
                        break;
 8005acc:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8005ace:	4b08      	ldr	r3, [pc, #32]	; (8005af0 <prvProcessReceivedCommands+0x1bc>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	1d39      	adds	r1, r7, #4
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f7fd fffe 	bl	8003ad8 <xQueueReceive>
 8005adc:	4603      	mov	r3, r0
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	f47f af32 	bne.w	8005948 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8005ae4:	bf00      	nop
 8005ae6:	bf00      	nop
 8005ae8:	3728      	adds	r7, #40	; 0x28
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	20000368 	.word	0x20000368

08005af4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b082      	sub	sp, #8
 8005af8:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005afa:	e009      	b.n	8005b10 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005afc:	4b0e      	ldr	r3, [pc, #56]	; (8005b38 <prvSwitchTimerLists+0x44>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8005b06:	f04f 31ff 	mov.w	r1, #4294967295
 8005b0a:	6838      	ldr	r0, [r7, #0]
 8005b0c:	f7ff fdfc 	bl	8005708 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005b10:	4b09      	ldr	r3, [pc, #36]	; (8005b38 <prvSwitchTimerLists+0x44>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d1f0      	bne.n	8005afc <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8005b1a:	4b07      	ldr	r3, [pc, #28]	; (8005b38 <prvSwitchTimerLists+0x44>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8005b20:	4b06      	ldr	r3, [pc, #24]	; (8005b3c <prvSwitchTimerLists+0x48>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a04      	ldr	r2, [pc, #16]	; (8005b38 <prvSwitchTimerLists+0x44>)
 8005b26:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8005b28:	4a04      	ldr	r2, [pc, #16]	; (8005b3c <prvSwitchTimerLists+0x48>)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6013      	str	r3, [r2, #0]
    }
 8005b2e:	bf00      	nop
 8005b30:	3708      	adds	r7, #8
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	20000360 	.word	0x20000360
 8005b3c:	20000364 	.word	0x20000364

08005b40 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8005b40:	b580      	push	{r7, lr}
 8005b42:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8005b44:	f000 f9a8 	bl	8005e98 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8005b48:	4b12      	ldr	r3, [pc, #72]	; (8005b94 <prvCheckForValidListAndQueue+0x54>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d11d      	bne.n	8005b8c <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8005b50:	4811      	ldr	r0, [pc, #68]	; (8005b98 <prvCheckForValidListAndQueue+0x58>)
 8005b52:	f7fd fcff 	bl	8003554 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8005b56:	4811      	ldr	r0, [pc, #68]	; (8005b9c <prvCheckForValidListAndQueue+0x5c>)
 8005b58:	f7fd fcfc 	bl	8003554 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8005b5c:	4b10      	ldr	r3, [pc, #64]	; (8005ba0 <prvCheckForValidListAndQueue+0x60>)
 8005b5e:	4a0e      	ldr	r2, [pc, #56]	; (8005b98 <prvCheckForValidListAndQueue+0x58>)
 8005b60:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8005b62:	4b10      	ldr	r3, [pc, #64]	; (8005ba4 <prvCheckForValidListAndQueue+0x64>)
 8005b64:	4a0d      	ldr	r2, [pc, #52]	; (8005b9c <prvCheckForValidListAndQueue+0x5c>)
 8005b66:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 8005b68:	2200      	movs	r2, #0
 8005b6a:	2110      	movs	r1, #16
 8005b6c:	200a      	movs	r0, #10
 8005b6e:	f7fd fe11 	bl	8003794 <xQueueGenericCreate>
 8005b72:	4603      	mov	r3, r0
 8005b74:	4a07      	ldr	r2, [pc, #28]	; (8005b94 <prvCheckForValidListAndQueue+0x54>)
 8005b76:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8005b78:	4b06      	ldr	r3, [pc, #24]	; (8005b94 <prvCheckForValidListAndQueue+0x54>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d005      	beq.n	8005b8c <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005b80:	4b04      	ldr	r3, [pc, #16]	; (8005b94 <prvCheckForValidListAndQueue+0x54>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4908      	ldr	r1, [pc, #32]	; (8005ba8 <prvCheckForValidListAndQueue+0x68>)
 8005b86:	4618      	mov	r0, r3
 8005b88:	f7fe faac 	bl	80040e4 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005b8c:	f000 f9b4 	bl	8005ef8 <vPortExitCritical>
    }
 8005b90:	bf00      	nop
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	20000368 	.word	0x20000368
 8005b98:	20000338 	.word	0x20000338
 8005b9c:	2000034c 	.word	0x2000034c
 8005ba0:	20000360 	.word	0x20000360
 8005ba4:	20000364 	.word	0x20000364
 8005ba8:	08007a60 	.word	0x08007a60

08005bac <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8005bac:	b480      	push	{r7}
 8005bae:	b085      	sub	sp, #20
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	60f8      	str	r0, [r7, #12]
 8005bb4:	60b9      	str	r1, [r7, #8]
 8005bb6:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	3b04      	subs	r3, #4
 8005bbc:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005bc4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	3b04      	subs	r3, #4
 8005bca:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	f023 0201 	bic.w	r2, r3, #1
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	3b04      	subs	r3, #4
 8005bda:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8005bdc:	4a0c      	ldr	r2, [pc, #48]	; (8005c10 <pxPortInitialiseStack+0x64>)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	3b14      	subs	r3, #20
 8005be6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	3b04      	subs	r3, #4
 8005bf2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f06f 0202 	mvn.w	r2, #2
 8005bfa:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	3b20      	subs	r3, #32
 8005c00:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8005c02:	68fb      	ldr	r3, [r7, #12]
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3714      	adds	r7, #20
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr
 8005c10:	08005c15 	.word	0x08005c15

08005c14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005c14:	b480      	push	{r7}
 8005c16:	b085      	sub	sp, #20
 8005c18:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8005c1e:	4b12      	ldr	r3, [pc, #72]	; (8005c68 <prvTaskExitError+0x54>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c26:	d00a      	beq.n	8005c3e <prvTaskExitError+0x2a>
    __asm volatile
 8005c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c2c:	f383 8811 	msr	BASEPRI, r3
 8005c30:	f3bf 8f6f 	isb	sy
 8005c34:	f3bf 8f4f 	dsb	sy
 8005c38:	60fb      	str	r3, [r7, #12]
}
 8005c3a:	bf00      	nop
 8005c3c:	e7fe      	b.n	8005c3c <prvTaskExitError+0x28>
    __asm volatile
 8005c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c42:	f383 8811 	msr	BASEPRI, r3
 8005c46:	f3bf 8f6f 	isb	sy
 8005c4a:	f3bf 8f4f 	dsb	sy
 8005c4e:	60bb      	str	r3, [r7, #8]
}
 8005c50:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8005c52:	bf00      	nop
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d0fc      	beq.n	8005c54 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8005c5a:	bf00      	nop
 8005c5c:	bf00      	nop
 8005c5e:	3714      	adds	r7, #20
 8005c60:	46bd      	mov	sp, r7
 8005c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c66:	4770      	bx	lr
 8005c68:	20000018 	.word	0x20000018
 8005c6c:	00000000 	.word	0x00000000

08005c70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8005c70:	4b07      	ldr	r3, [pc, #28]	; (8005c90 <pxCurrentTCBConst2>)
 8005c72:	6819      	ldr	r1, [r3, #0]
 8005c74:	6808      	ldr	r0, [r1, #0]
 8005c76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c7a:	f380 8809 	msr	PSP, r0
 8005c7e:	f3bf 8f6f 	isb	sy
 8005c82:	f04f 0000 	mov.w	r0, #0
 8005c86:	f380 8811 	msr	BASEPRI, r0
 8005c8a:	4770      	bx	lr
 8005c8c:	f3af 8000 	nop.w

08005c90 <pxCurrentTCBConst2>:
 8005c90:	20000234 	.word	0x20000234
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8005c94:	bf00      	nop
 8005c96:	bf00      	nop

08005c98 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8005c98:	4808      	ldr	r0, [pc, #32]	; (8005cbc <prvPortStartFirstTask+0x24>)
 8005c9a:	6800      	ldr	r0, [r0, #0]
 8005c9c:	6800      	ldr	r0, [r0, #0]
 8005c9e:	f380 8808 	msr	MSP, r0
 8005ca2:	f04f 0000 	mov.w	r0, #0
 8005ca6:	f380 8814 	msr	CONTROL, r0
 8005caa:	b662      	cpsie	i
 8005cac:	b661      	cpsie	f
 8005cae:	f3bf 8f4f 	dsb	sy
 8005cb2:	f3bf 8f6f 	isb	sy
 8005cb6:	df00      	svc	0
 8005cb8:	bf00      	nop
 8005cba:	0000      	.short	0x0000
 8005cbc:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8005cc0:	bf00      	nop
 8005cc2:	bf00      	nop

08005cc4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b08c      	sub	sp, #48	; 0x30
 8005cc8:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005cca:	4b66      	ldr	r3, [pc, #408]	; (8005e64 <xPortStartScheduler+0x1a0>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a66      	ldr	r2, [pc, #408]	; (8005e68 <xPortStartScheduler+0x1a4>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d10a      	bne.n	8005cea <xPortStartScheduler+0x26>
    __asm volatile
 8005cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cd8:	f383 8811 	msr	BASEPRI, r3
 8005cdc:	f3bf 8f6f 	isb	sy
 8005ce0:	f3bf 8f4f 	dsb	sy
 8005ce4:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005ce6:	bf00      	nop
 8005ce8:	e7fe      	b.n	8005ce8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005cea:	4b5e      	ldr	r3, [pc, #376]	; (8005e64 <xPortStartScheduler+0x1a0>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a5f      	ldr	r2, [pc, #380]	; (8005e6c <xPortStartScheduler+0x1a8>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d10a      	bne.n	8005d0a <xPortStartScheduler+0x46>
    __asm volatile
 8005cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cf8:	f383 8811 	msr	BASEPRI, r3
 8005cfc:	f3bf 8f6f 	isb	sy
 8005d00:	f3bf 8f4f 	dsb	sy
 8005d04:	623b      	str	r3, [r7, #32]
}
 8005d06:	bf00      	nop
 8005d08:	e7fe      	b.n	8005d08 <xPortStartScheduler+0x44>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8005d0a:	4b59      	ldr	r3, [pc, #356]	; (8005e70 <xPortStartScheduler+0x1ac>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8005d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d12:	332c      	adds	r3, #44	; 0x2c
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a57      	ldr	r2, [pc, #348]	; (8005e74 <xPortStartScheduler+0x1b0>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d00a      	beq.n	8005d32 <xPortStartScheduler+0x6e>
    __asm volatile
 8005d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d20:	f383 8811 	msr	BASEPRI, r3
 8005d24:	f3bf 8f6f 	isb	sy
 8005d28:	f3bf 8f4f 	dsb	sy
 8005d2c:	61fb      	str	r3, [r7, #28]
}
 8005d2e:	bf00      	nop
 8005d30:	e7fe      	b.n	8005d30 <xPortStartScheduler+0x6c>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8005d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d34:	3338      	adds	r3, #56	; 0x38
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a4f      	ldr	r2, [pc, #316]	; (8005e78 <xPortStartScheduler+0x1b4>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d00a      	beq.n	8005d54 <xPortStartScheduler+0x90>
    __asm volatile
 8005d3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d42:	f383 8811 	msr	BASEPRI, r3
 8005d46:	f3bf 8f6f 	isb	sy
 8005d4a:	f3bf 8f4f 	dsb	sy
 8005d4e:	61bb      	str	r3, [r7, #24]
}
 8005d50:	bf00      	nop
 8005d52:	e7fe      	b.n	8005d52 <xPortStartScheduler+0x8e>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8005d54:	2300      	movs	r3, #0
 8005d56:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005d58:	4b48      	ldr	r3, [pc, #288]	; (8005e7c <xPortStartScheduler+0x1b8>)
 8005d5a:	62bb      	str	r3, [r7, #40]	; 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8005d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d5e:	781b      	ldrb	r3, [r3, #0]
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d66:	22ff      	movs	r2, #255	; 0xff
 8005d68:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d6c:	781b      	ldrb	r3, [r3, #0]
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005d72:	79fb      	ldrb	r3, [r7, #7]
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005d7a:	b2da      	uxtb	r2, r3
 8005d7c:	4b40      	ldr	r3, [pc, #256]	; (8005e80 <xPortStartScheduler+0x1bc>)
 8005d7e:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8005d80:	4b3f      	ldr	r3, [pc, #252]	; (8005e80 <xPortStartScheduler+0x1bc>)
 8005d82:	781b      	ldrb	r3, [r3, #0]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d10a      	bne.n	8005d9e <xPortStartScheduler+0xda>
    __asm volatile
 8005d88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d8c:	f383 8811 	msr	BASEPRI, r3
 8005d90:	f3bf 8f6f 	isb	sy
 8005d94:	f3bf 8f4f 	dsb	sy
 8005d98:	617b      	str	r3, [r7, #20]
}
 8005d9a:	bf00      	nop
 8005d9c:	e7fe      	b.n	8005d9c <xPortStartScheduler+0xd8>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8005d9e:	79fb      	ldrb	r3, [r7, #7]
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	43db      	mvns	r3, r3
 8005da4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d012      	beq.n	8005dd2 <xPortStartScheduler+0x10e>
    __asm volatile
 8005dac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db0:	f383 8811 	msr	BASEPRI, r3
 8005db4:	f3bf 8f6f 	isb	sy
 8005db8:	f3bf 8f4f 	dsb	sy
 8005dbc:	613b      	str	r3, [r7, #16]
}
 8005dbe:	bf00      	nop
 8005dc0:	e7fe      	b.n	8005dc0 <xPortStartScheduler+0xfc>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005dc8:	79fb      	ldrb	r3, [r7, #7]
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	005b      	lsls	r3, r3, #1
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005dd2:	79fb      	ldrb	r3, [r7, #7]
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dda:	2b80      	cmp	r3, #128	; 0x80
 8005ddc:	d0f1      	beq.n	8005dc2 <xPortStartScheduler+0xfe>
        }

        if( ulImplementedPrioBits == 8 )
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	2b08      	cmp	r3, #8
 8005de2:	d103      	bne.n	8005dec <xPortStartScheduler+0x128>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8005de4:	4b27      	ldr	r3, [pc, #156]	; (8005e84 <xPortStartScheduler+0x1c0>)
 8005de6:	2200      	movs	r2, #0
 8005de8:	601a      	str	r2, [r3, #0]
 8005dea:	e004      	b.n	8005df6 <xPortStartScheduler+0x132>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	f1c3 0307 	rsb	r3, r3, #7
 8005df2:	4a24      	ldr	r2, [pc, #144]	; (8005e84 <xPortStartScheduler+0x1c0>)
 8005df4:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005df6:	4b23      	ldr	r3, [pc, #140]	; (8005e84 <xPortStartScheduler+0x1c0>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	021b      	lsls	r3, r3, #8
 8005dfc:	4a21      	ldr	r2, [pc, #132]	; (8005e84 <xPortStartScheduler+0x1c0>)
 8005dfe:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005e00:	4b20      	ldr	r3, [pc, #128]	; (8005e84 <xPortStartScheduler+0x1c0>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005e08:	4a1e      	ldr	r2, [pc, #120]	; (8005e84 <xPortStartScheduler+0x1c0>)
 8005e0a:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8005e0c:	7bfb      	ldrb	r3, [r7, #15]
 8005e0e:	b2da      	uxtb	r2, r3
 8005e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e12:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8005e14:	4b1c      	ldr	r3, [pc, #112]	; (8005e88 <xPortStartScheduler+0x1c4>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a1b      	ldr	r2, [pc, #108]	; (8005e88 <xPortStartScheduler+0x1c4>)
 8005e1a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e1e:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8005e20:	4b19      	ldr	r3, [pc, #100]	; (8005e88 <xPortStartScheduler+0x1c4>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a18      	ldr	r2, [pc, #96]	; (8005e88 <xPortStartScheduler+0x1c4>)
 8005e26:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e2a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8005e2c:	4b17      	ldr	r3, [pc, #92]	; (8005e8c <xPortStartScheduler+0x1c8>)
 8005e2e:	2200      	movs	r2, #0
 8005e30:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8005e32:	f000 f8e3 	bl	8005ffc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8005e36:	4b16      	ldr	r3, [pc, #88]	; (8005e90 <xPortStartScheduler+0x1cc>)
 8005e38:	2200      	movs	r2, #0
 8005e3a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8005e3c:	f000 f902 	bl	8006044 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005e40:	4b14      	ldr	r3, [pc, #80]	; (8005e94 <xPortStartScheduler+0x1d0>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a13      	ldr	r2, [pc, #76]	; (8005e94 <xPortStartScheduler+0x1d0>)
 8005e46:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005e4a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8005e4c:	f7ff ff24 	bl	8005c98 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8005e50:	f7fe fe50 	bl	8004af4 <vTaskSwitchContext>
    prvTaskExitError();
 8005e54:	f7ff fede 	bl	8005c14 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8005e58:	2300      	movs	r3, #0
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3730      	adds	r7, #48	; 0x30
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	e000ed00 	.word	0xe000ed00
 8005e68:	410fc271 	.word	0x410fc271
 8005e6c:	410fc270 	.word	0x410fc270
 8005e70:	e000ed08 	.word	0xe000ed08
 8005e74:	08005c71 	.word	0x08005c71
 8005e78:	08005f51 	.word	0x08005f51
 8005e7c:	e000e400 	.word	0xe000e400
 8005e80:	20000374 	.word	0x20000374
 8005e84:	20000378 	.word	0x20000378
 8005e88:	e000ed20 	.word	0xe000ed20
 8005e8c:	e000ed1c 	.word	0xe000ed1c
 8005e90:	20000018 	.word	0x20000018
 8005e94:	e000ef34 	.word	0xe000ef34

08005e98 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
    __asm volatile
 8005e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea2:	f383 8811 	msr	BASEPRI, r3
 8005ea6:	f3bf 8f6f 	isb	sy
 8005eaa:	f3bf 8f4f 	dsb	sy
 8005eae:	607b      	str	r3, [r7, #4]
}
 8005eb0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8005eb2:	4b0f      	ldr	r3, [pc, #60]	; (8005ef0 <vPortEnterCritical+0x58>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	3301      	adds	r3, #1
 8005eb8:	4a0d      	ldr	r2, [pc, #52]	; (8005ef0 <vPortEnterCritical+0x58>)
 8005eba:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8005ebc:	4b0c      	ldr	r3, [pc, #48]	; (8005ef0 <vPortEnterCritical+0x58>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d10f      	bne.n	8005ee4 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005ec4:	4b0b      	ldr	r3, [pc, #44]	; (8005ef4 <vPortEnterCritical+0x5c>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d00a      	beq.n	8005ee4 <vPortEnterCritical+0x4c>
    __asm volatile
 8005ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ed2:	f383 8811 	msr	BASEPRI, r3
 8005ed6:	f3bf 8f6f 	isb	sy
 8005eda:	f3bf 8f4f 	dsb	sy
 8005ede:	603b      	str	r3, [r7, #0]
}
 8005ee0:	bf00      	nop
 8005ee2:	e7fe      	b.n	8005ee2 <vPortEnterCritical+0x4a>
    }
}
 8005ee4:	bf00      	nop
 8005ee6:	370c      	adds	r7, #12
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr
 8005ef0:	20000018 	.word	0x20000018
 8005ef4:	e000ed04 	.word	0xe000ed04

08005ef8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b083      	sub	sp, #12
 8005efc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8005efe:	4b12      	ldr	r3, [pc, #72]	; (8005f48 <vPortExitCritical+0x50>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d10a      	bne.n	8005f1c <vPortExitCritical+0x24>
    __asm volatile
 8005f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f0a:	f383 8811 	msr	BASEPRI, r3
 8005f0e:	f3bf 8f6f 	isb	sy
 8005f12:	f3bf 8f4f 	dsb	sy
 8005f16:	607b      	str	r3, [r7, #4]
}
 8005f18:	bf00      	nop
 8005f1a:	e7fe      	b.n	8005f1a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8005f1c:	4b0a      	ldr	r3, [pc, #40]	; (8005f48 <vPortExitCritical+0x50>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	3b01      	subs	r3, #1
 8005f22:	4a09      	ldr	r2, [pc, #36]	; (8005f48 <vPortExitCritical+0x50>)
 8005f24:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8005f26:	4b08      	ldr	r3, [pc, #32]	; (8005f48 <vPortExitCritical+0x50>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d105      	bne.n	8005f3a <vPortExitCritical+0x42>
 8005f2e:	2300      	movs	r3, #0
 8005f30:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8005f38:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8005f3a:	bf00      	nop
 8005f3c:	370c      	adds	r7, #12
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr
 8005f46:	bf00      	nop
 8005f48:	20000018 	.word	0x20000018
 8005f4c:	00000000 	.word	0x00000000

08005f50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8005f50:	f3ef 8009 	mrs	r0, PSP
 8005f54:	f3bf 8f6f 	isb	sy
 8005f58:	4b15      	ldr	r3, [pc, #84]	; (8005fb0 <pxCurrentTCBConst>)
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	f01e 0f10 	tst.w	lr, #16
 8005f60:	bf08      	it	eq
 8005f62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005f66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f6a:	6010      	str	r0, [r2, #0]
 8005f6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005f70:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005f74:	f380 8811 	msr	BASEPRI, r0
 8005f78:	f3bf 8f4f 	dsb	sy
 8005f7c:	f3bf 8f6f 	isb	sy
 8005f80:	f7fe fdb8 	bl	8004af4 <vTaskSwitchContext>
 8005f84:	f04f 0000 	mov.w	r0, #0
 8005f88:	f380 8811 	msr	BASEPRI, r0
 8005f8c:	bc09      	pop	{r0, r3}
 8005f8e:	6819      	ldr	r1, [r3, #0]
 8005f90:	6808      	ldr	r0, [r1, #0]
 8005f92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f96:	f01e 0f10 	tst.w	lr, #16
 8005f9a:	bf08      	it	eq
 8005f9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005fa0:	f380 8809 	msr	PSP, r0
 8005fa4:	f3bf 8f6f 	isb	sy
 8005fa8:	4770      	bx	lr
 8005faa:	bf00      	nop
 8005fac:	f3af 8000 	nop.w

08005fb0 <pxCurrentTCBConst>:
 8005fb0:	20000234 	.word	0x20000234
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005fb4:	bf00      	nop
 8005fb6:	bf00      	nop

08005fb8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b082      	sub	sp, #8
 8005fbc:	af00      	add	r7, sp, #0
    __asm volatile
 8005fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fc2:	f383 8811 	msr	BASEPRI, r3
 8005fc6:	f3bf 8f6f 	isb	sy
 8005fca:	f3bf 8f4f 	dsb	sy
 8005fce:	607b      	str	r3, [r7, #4]
}
 8005fd0:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005fd2:	f7fe fc77 	bl	80048c4 <xTaskIncrementTick>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d003      	beq.n	8005fe4 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005fdc:	4b06      	ldr	r3, [pc, #24]	; (8005ff8 <SysTick_Handler+0x40>)
 8005fde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fe2:	601a      	str	r2, [r3, #0]
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	603b      	str	r3, [r7, #0]
    __asm volatile
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	f383 8811 	msr	BASEPRI, r3
}
 8005fee:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8005ff0:	bf00      	nop
 8005ff2:	3708      	adds	r7, #8
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}
 8005ff8:	e000ed04 	.word	0xe000ed04

08005ffc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006000:	4b0b      	ldr	r3, [pc, #44]	; (8006030 <vPortSetupTimerInterrupt+0x34>)
 8006002:	2200      	movs	r2, #0
 8006004:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006006:	4b0b      	ldr	r3, [pc, #44]	; (8006034 <vPortSetupTimerInterrupt+0x38>)
 8006008:	2200      	movs	r2, #0
 800600a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800600c:	4b0a      	ldr	r3, [pc, #40]	; (8006038 <vPortSetupTimerInterrupt+0x3c>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a0a      	ldr	r2, [pc, #40]	; (800603c <vPortSetupTimerInterrupt+0x40>)
 8006012:	fba2 2303 	umull	r2, r3, r2, r3
 8006016:	099b      	lsrs	r3, r3, #6
 8006018:	4a09      	ldr	r2, [pc, #36]	; (8006040 <vPortSetupTimerInterrupt+0x44>)
 800601a:	3b01      	subs	r3, #1
 800601c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800601e:	4b04      	ldr	r3, [pc, #16]	; (8006030 <vPortSetupTimerInterrupt+0x34>)
 8006020:	2207      	movs	r2, #7
 8006022:	601a      	str	r2, [r3, #0]
}
 8006024:	bf00      	nop
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr
 800602e:	bf00      	nop
 8006030:	e000e010 	.word	0xe000e010
 8006034:	e000e018 	.word	0xe000e018
 8006038:	20000008 	.word	0x20000008
 800603c:	10624dd3 	.word	0x10624dd3
 8006040:	e000e014 	.word	0xe000e014

08006044 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8006044:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006054 <vPortEnableVFP+0x10>
 8006048:	6801      	ldr	r1, [r0, #0]
 800604a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800604e:	6001      	str	r1, [r0, #0]
 8006050:	4770      	bx	lr
 8006052:	0000      	.short	0x0000
 8006054:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8006058:	bf00      	nop
 800605a:	bf00      	nop

0800605c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b08e      	sub	sp, #56	; 0x38
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8006064:	2300      	movs	r3, #0
 8006066:	62fb      	str	r3, [r7, #44]	; 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d022      	beq.n	80060b4 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 800606e:	2308      	movs	r3, #8
 8006070:	43db      	mvns	r3, r3
 8006072:	687a      	ldr	r2, [r7, #4]
 8006074:	429a      	cmp	r2, r3
 8006076:	d81b      	bhi.n	80060b0 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8006078:	2208      	movs	r2, #8
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4413      	add	r3, r2
 800607e:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f003 0307 	and.w	r3, r3, #7
 8006086:	2b00      	cmp	r3, #0
 8006088:	d014      	beq.n	80060b4 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	f003 0307 	and.w	r3, r3, #7
 8006090:	f1c3 0308 	rsb	r3, r3, #8
 8006094:	62bb      	str	r3, [r7, #40]	; 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8006096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006098:	43db      	mvns	r3, r3
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	429a      	cmp	r2, r3
 800609e:	d804      	bhi.n	80060aa <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 80060a0:	687a      	ldr	r2, [r7, #4]
 80060a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060a4:	4413      	add	r3, r2
 80060a6:	607b      	str	r3, [r7, #4]
 80060a8:	e004      	b.n	80060b4 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 80060aa:	2300      	movs	r3, #0
 80060ac:	607b      	str	r3, [r7, #4]
 80060ae:	e001      	b.n	80060b4 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 80060b0:	2300      	movs	r3, #0
 80060b2:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 80060b4:	f7fe fae0 	bl	8004678 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80060b8:	4b79      	ldr	r3, [pc, #484]	; (80062a0 <pvPortMalloc+0x244>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d101      	bne.n	80060c4 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 80060c0:	f000 f974 	bl	80063ac <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	f2c0 80ce 	blt.w	8006268 <pvPortMalloc+0x20c>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	f000 80ca 	beq.w	8006268 <pvPortMalloc+0x20c>
 80060d4:	4b73      	ldr	r3, [pc, #460]	; (80062a4 <pvPortMalloc+0x248>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	687a      	ldr	r2, [r7, #4]
 80060da:	429a      	cmp	r2, r3
 80060dc:	f200 80c4 	bhi.w	8006268 <pvPortMalloc+0x20c>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80060e0:	4b71      	ldr	r3, [pc, #452]	; (80062a8 <pvPortMalloc+0x24c>)
 80060e2:	633b      	str	r3, [r7, #48]	; 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 80060e4:	4b70      	ldr	r3, [pc, #448]	; (80062a8 <pvPortMalloc+0x24c>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	637b      	str	r3, [r7, #52]	; 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 80060ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060ec:	4a6f      	ldr	r2, [pc, #444]	; (80062ac <pvPortMalloc+0x250>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d305      	bcc.n	80060fe <pvPortMalloc+0xa2>
 80060f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060f4:	4a6e      	ldr	r2, [pc, #440]	; (80062b0 <pvPortMalloc+0x254>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d801      	bhi.n	80060fe <pvPortMalloc+0xa2>
 80060fa:	2301      	movs	r3, #1
 80060fc:	e000      	b.n	8006100 <pvPortMalloc+0xa4>
 80060fe:	2300      	movs	r3, #0
 8006100:	2b00      	cmp	r3, #0
 8006102:	d127      	bne.n	8006154 <pvPortMalloc+0xf8>
    __asm volatile
 8006104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006108:	f383 8811 	msr	BASEPRI, r3
 800610c:	f3bf 8f6f 	isb	sy
 8006110:	f3bf 8f4f 	dsb	sy
 8006114:	623b      	str	r3, [r7, #32]
}
 8006116:	bf00      	nop
 8006118:	e7fe      	b.n	8006118 <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 800611a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800611c:	633b      	str	r3, [r7, #48]	; 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 800611e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	637b      	str	r3, [r7, #52]	; 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 8006124:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006126:	4a61      	ldr	r2, [pc, #388]	; (80062ac <pvPortMalloc+0x250>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d305      	bcc.n	8006138 <pvPortMalloc+0xdc>
 800612c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800612e:	4a60      	ldr	r2, [pc, #384]	; (80062b0 <pvPortMalloc+0x254>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d801      	bhi.n	8006138 <pvPortMalloc+0xdc>
 8006134:	2301      	movs	r3, #1
 8006136:	e000      	b.n	800613a <pvPortMalloc+0xde>
 8006138:	2300      	movs	r3, #0
 800613a:	2b00      	cmp	r3, #0
 800613c:	d10a      	bne.n	8006154 <pvPortMalloc+0xf8>
    __asm volatile
 800613e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006142:	f383 8811 	msr	BASEPRI, r3
 8006146:	f3bf 8f6f 	isb	sy
 800614a:	f3bf 8f4f 	dsb	sy
 800614e:	61fb      	str	r3, [r7, #28]
}
 8006150:	bf00      	nop
 8006152:	e7fe      	b.n	8006152 <pvPortMalloc+0xf6>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8006154:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	429a      	cmp	r2, r3
 800615c:	d903      	bls.n	8006166 <pvPortMalloc+0x10a>
 800615e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d1d9      	bne.n	800611a <pvPortMalloc+0xbe>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8006166:	4b4e      	ldr	r3, [pc, #312]	; (80062a0 <pvPortMalloc+0x244>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800616c:	429a      	cmp	r2, r3
 800616e:	d07b      	beq.n	8006268 <pvPortMalloc+0x20c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8006170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	2208      	movs	r2, #8
 8006176:	4413      	add	r3, r2
 8006178:	62fb      	str	r3, [r7, #44]	; 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 800617a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800617c:	4a4b      	ldr	r2, [pc, #300]	; (80062ac <pvPortMalloc+0x250>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d305      	bcc.n	800618e <pvPortMalloc+0x132>
 8006182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006184:	4a4a      	ldr	r2, [pc, #296]	; (80062b0 <pvPortMalloc+0x254>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d801      	bhi.n	800618e <pvPortMalloc+0x132>
 800618a:	2301      	movs	r3, #1
 800618c:	e000      	b.n	8006190 <pvPortMalloc+0x134>
 800618e:	2300      	movs	r3, #0
 8006190:	2b00      	cmp	r3, #0
 8006192:	d10a      	bne.n	80061aa <pvPortMalloc+0x14e>
    __asm volatile
 8006194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006198:	f383 8811 	msr	BASEPRI, r3
 800619c:	f3bf 8f6f 	isb	sy
 80061a0:	f3bf 8f4f 	dsb	sy
 80061a4:	61bb      	str	r3, [r7, #24]
}
 80061a6:	bf00      	nop
 80061a8:	e7fe      	b.n	80061a8 <pvPortMalloc+0x14c>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80061aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061b0:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 80061b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	687a      	ldr	r2, [r7, #4]
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d90a      	bls.n	80061d2 <pvPortMalloc+0x176>
    __asm volatile
 80061bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061c0:	f383 8811 	msr	BASEPRI, r3
 80061c4:	f3bf 8f6f 	isb	sy
 80061c8:	f3bf 8f4f 	dsb	sy
 80061cc:	617b      	str	r3, [r7, #20]
}
 80061ce:	bf00      	nop
 80061d0:	e7fe      	b.n	80061d0 <pvPortMalloc+0x174>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80061d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061d4:	685a      	ldr	r2, [r3, #4]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	1ad2      	subs	r2, r2, r3
 80061da:	2308      	movs	r3, #8
 80061dc:	005b      	lsls	r3, r3, #1
 80061de:	429a      	cmp	r2, r3
 80061e0:	d923      	bls.n	800622a <pvPortMalloc+0x1ce>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80061e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	4413      	add	r3, r2
 80061e8:	627b      	str	r3, [r7, #36]	; 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80061ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ec:	f003 0307 	and.w	r3, r3, #7
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d00a      	beq.n	800620a <pvPortMalloc+0x1ae>
    __asm volatile
 80061f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061f8:	f383 8811 	msr	BASEPRI, r3
 80061fc:	f3bf 8f6f 	isb	sy
 8006200:	f3bf 8f4f 	dsb	sy
 8006204:	613b      	str	r3, [r7, #16]
}
 8006206:	bf00      	nop
 8006208:	e7fe      	b.n	8006208 <pvPortMalloc+0x1ac>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800620a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800620c:	685a      	ldr	r2, [r3, #4]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	1ad2      	subs	r2, r2, r3
 8006212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006214:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8006216:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006218:	687a      	ldr	r2, [r7, #4]
 800621a:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800621c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006222:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8006224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006226:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006228:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800622a:	4b1e      	ldr	r3, [pc, #120]	; (80062a4 <pvPortMalloc+0x248>)
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	1ad3      	subs	r3, r2, r3
 8006234:	4a1b      	ldr	r2, [pc, #108]	; (80062a4 <pvPortMalloc+0x248>)
 8006236:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006238:	4b1a      	ldr	r3, [pc, #104]	; (80062a4 <pvPortMalloc+0x248>)
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	4b1d      	ldr	r3, [pc, #116]	; (80062b4 <pvPortMalloc+0x258>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	429a      	cmp	r2, r3
 8006242:	d203      	bcs.n	800624c <pvPortMalloc+0x1f0>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006244:	4b17      	ldr	r3, [pc, #92]	; (80062a4 <pvPortMalloc+0x248>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a1a      	ldr	r2, [pc, #104]	; (80062b4 <pvPortMalloc+0x258>)
 800624a:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800624c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006254:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006256:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8006258:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800625a:	2200      	movs	r2, #0
 800625c:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800625e:	4b16      	ldr	r3, [pc, #88]	; (80062b8 <pvPortMalloc+0x25c>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	3301      	adds	r3, #1
 8006264:	4a14      	ldr	r2, [pc, #80]	; (80062b8 <pvPortMalloc+0x25c>)
 8006266:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8006268:	f7fe fa14 	bl	8004694 <xTaskResumeAll>

    #if ( configUSE_MALLOC_FAILED_HOOK == 1 )
    {
        if( pvReturn == NULL )
 800626c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800626e:	2b00      	cmp	r3, #0
 8006270:	d101      	bne.n	8006276 <pvPortMalloc+0x21a>
        {
            vApplicationMallocFailedHook();
 8006272:	f7fa f989 	bl	8000588 <vApplicationMallocFailedHook>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006278:	f003 0307 	and.w	r3, r3, #7
 800627c:	2b00      	cmp	r3, #0
 800627e:	d00a      	beq.n	8006296 <pvPortMalloc+0x23a>
    __asm volatile
 8006280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006284:	f383 8811 	msr	BASEPRI, r3
 8006288:	f3bf 8f6f 	isb	sy
 800628c:	f3bf 8f4f 	dsb	sy
 8006290:	60fb      	str	r3, [r7, #12]
}
 8006292:	bf00      	nop
 8006294:	e7fe      	b.n	8006294 <pvPortMalloc+0x238>
    return pvReturn;
 8006296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8006298:	4618      	mov	r0, r3
 800629a:	3738      	adds	r7, #56	; 0x38
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}
 80062a0:	2000cb84 	.word	0x2000cb84
 80062a4:	2000cb88 	.word	0x2000cb88
 80062a8:	2000cb7c 	.word	0x2000cb7c
 80062ac:	2000037c 	.word	0x2000037c
 80062b0:	2000cb7b 	.word	0x2000cb7b
 80062b4:	2000cb8c 	.word	0x2000cb8c
 80062b8:	2000cb90 	.word	0x2000cb90

080062bc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b088      	sub	sp, #32
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d061      	beq.n	8006392 <vPortFree+0xd6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80062ce:	2308      	movs	r3, #8
 80062d0:	425b      	negs	r3, r3
 80062d2:	69fa      	ldr	r2, [r7, #28]
 80062d4:	4413      	add	r3, r2
 80062d6:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80062d8:	69fb      	ldr	r3, [r7, #28]
 80062da:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 80062dc:	69bb      	ldr	r3, [r7, #24]
 80062de:	4a2f      	ldr	r2, [pc, #188]	; (800639c <vPortFree+0xe0>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d305      	bcc.n	80062f0 <vPortFree+0x34>
 80062e4:	69bb      	ldr	r3, [r7, #24]
 80062e6:	4a2e      	ldr	r2, [pc, #184]	; (80063a0 <vPortFree+0xe4>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d801      	bhi.n	80062f0 <vPortFree+0x34>
 80062ec:	2301      	movs	r3, #1
 80062ee:	e000      	b.n	80062f2 <vPortFree+0x36>
 80062f0:	2300      	movs	r3, #0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d10a      	bne.n	800630c <vPortFree+0x50>
    __asm volatile
 80062f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062fa:	f383 8811 	msr	BASEPRI, r3
 80062fe:	f3bf 8f6f 	isb	sy
 8006302:	f3bf 8f4f 	dsb	sy
 8006306:	617b      	str	r3, [r7, #20]
}
 8006308:	bf00      	nop
 800630a:	e7fe      	b.n	800630a <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 800630c:	69bb      	ldr	r3, [r7, #24]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	2b00      	cmp	r3, #0
 8006312:	db0a      	blt.n	800632a <vPortFree+0x6e>
    __asm volatile
 8006314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006318:	f383 8811 	msr	BASEPRI, r3
 800631c:	f3bf 8f6f 	isb	sy
 8006320:	f3bf 8f4f 	dsb	sy
 8006324:	613b      	str	r3, [r7, #16]
}
 8006326:	bf00      	nop
 8006328:	e7fe      	b.n	8006328 <vPortFree+0x6c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800632a:	69bb      	ldr	r3, [r7, #24]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00a      	beq.n	8006348 <vPortFree+0x8c>
    __asm volatile
 8006332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006336:	f383 8811 	msr	BASEPRI, r3
 800633a:	f3bf 8f6f 	isb	sy
 800633e:	f3bf 8f4f 	dsb	sy
 8006342:	60fb      	str	r3, [r7, #12]
}
 8006344:	bf00      	nop
 8006346:	e7fe      	b.n	8006346 <vPortFree+0x8a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8006348:	69bb      	ldr	r3, [r7, #24]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	0fdb      	lsrs	r3, r3, #31
 800634e:	f003 0301 	and.w	r3, r3, #1
 8006352:	b2db      	uxtb	r3, r3
 8006354:	2b00      	cmp	r3, #0
 8006356:	d01c      	beq.n	8006392 <vPortFree+0xd6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8006358:	69bb      	ldr	r3, [r7, #24]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d118      	bne.n	8006392 <vPortFree+0xd6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8006360:	69bb      	ldr	r3, [r7, #24]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006368:	69bb      	ldr	r3, [r7, #24]
 800636a:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 800636c:	f7fe f984 	bl	8004678 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8006370:	69bb      	ldr	r3, [r7, #24]
 8006372:	685a      	ldr	r2, [r3, #4]
 8006374:	4b0b      	ldr	r3, [pc, #44]	; (80063a4 <vPortFree+0xe8>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4413      	add	r3, r2
 800637a:	4a0a      	ldr	r2, [pc, #40]	; (80063a4 <vPortFree+0xe8>)
 800637c:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800637e:	69b8      	ldr	r0, [r7, #24]
 8006380:	f000 f86e 	bl	8006460 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8006384:	4b08      	ldr	r3, [pc, #32]	; (80063a8 <vPortFree+0xec>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	3301      	adds	r3, #1
 800638a:	4a07      	ldr	r2, [pc, #28]	; (80063a8 <vPortFree+0xec>)
 800638c:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800638e:	f7fe f981 	bl	8004694 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8006392:	bf00      	nop
 8006394:	3720      	adds	r7, #32
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}
 800639a:	bf00      	nop
 800639c:	2000037c 	.word	0x2000037c
 80063a0:	2000cb7b 	.word	0x2000cb7b
 80063a4:	2000cb88 	.word	0x2000cb88
 80063a8:	2000cb94 	.word	0x2000cb94

080063ac <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80063ac:	b480      	push	{r7}
 80063ae:	b085      	sub	sp, #20
 80063b0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80063b2:	f44f 4348 	mov.w	r3, #51200	; 0xc800
 80063b6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80063b8:	4b24      	ldr	r3, [pc, #144]	; (800644c <prvHeapInit+0xa0>)
 80063ba:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f003 0307 	and.w	r3, r3, #7
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d00c      	beq.n	80063e0 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	3307      	adds	r3, #7
 80063ca:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f023 0307 	bic.w	r3, r3, #7
 80063d2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 80063d4:	68ba      	ldr	r2, [r7, #8]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	1ad3      	subs	r3, r2, r3
 80063da:	4a1c      	ldr	r2, [pc, #112]	; (800644c <prvHeapInit+0xa0>)
 80063dc:	4413      	add	r3, r2
 80063de:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	4a1b      	ldr	r2, [pc, #108]	; (8006450 <prvHeapInit+0xa4>)
 80063e4:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80063e6:	4b1a      	ldr	r3, [pc, #104]	; (8006450 <prvHeapInit+0xa4>)
 80063e8:	2200      	movs	r2, #0
 80063ea:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 80063ec:	68fa      	ldr	r2, [r7, #12]
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	4413      	add	r3, r2
 80063f2:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 80063f4:	2208      	movs	r2, #8
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	1a9b      	subs	r3, r3, r2
 80063fa:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f023 0307 	bic.w	r3, r3, #7
 8006402:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	4a13      	ldr	r2, [pc, #76]	; (8006454 <prvHeapInit+0xa8>)
 8006408:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800640a:	4b12      	ldr	r3, [pc, #72]	; (8006454 <prvHeapInit+0xa8>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	2200      	movs	r2, #0
 8006410:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8006412:	4b10      	ldr	r3, [pc, #64]	; (8006454 <prvHeapInit+0xa8>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2200      	movs	r2, #0
 8006418:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	1ad2      	subs	r2, r2, r3
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8006428:	4b0a      	ldr	r3, [pc, #40]	; (8006454 <prvHeapInit+0xa8>)
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	4a08      	ldr	r2, [pc, #32]	; (8006458 <prvHeapInit+0xac>)
 8006436:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	4a07      	ldr	r2, [pc, #28]	; (800645c <prvHeapInit+0xb0>)
 800643e:	6013      	str	r3, [r2, #0]
}
 8006440:	bf00      	nop
 8006442:	3714      	adds	r7, #20
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr
 800644c:	2000037c 	.word	0x2000037c
 8006450:	2000cb7c 	.word	0x2000cb7c
 8006454:	2000cb84 	.word	0x2000cb84
 8006458:	2000cb8c 	.word	0x2000cb8c
 800645c:	2000cb88 	.word	0x2000cb88

08006460 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8006460:	b480      	push	{r7}
 8006462:	b087      	sub	sp, #28
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8006468:	4b36      	ldr	r3, [pc, #216]	; (8006544 <prvInsertBlockIntoFreeList+0xe4>)
 800646a:	617b      	str	r3, [r7, #20]
 800646c:	e002      	b.n	8006474 <prvInsertBlockIntoFreeList+0x14>
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	617b      	str	r3, [r7, #20]
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	687a      	ldr	r2, [r7, #4]
 800647a:	429a      	cmp	r2, r3
 800647c:	d8f7      	bhi.n	800646e <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	4a30      	ldr	r2, [pc, #192]	; (8006544 <prvInsertBlockIntoFreeList+0xe4>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d017      	beq.n	80064b6 <prvInsertBlockIntoFreeList+0x56>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	4a2f      	ldr	r2, [pc, #188]	; (8006548 <prvInsertBlockIntoFreeList+0xe8>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d305      	bcc.n	800649a <prvInsertBlockIntoFreeList+0x3a>
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	4a2e      	ldr	r2, [pc, #184]	; (800654c <prvInsertBlockIntoFreeList+0xec>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d801      	bhi.n	800649a <prvInsertBlockIntoFreeList+0x3a>
 8006496:	2301      	movs	r3, #1
 8006498:	e000      	b.n	800649c <prvInsertBlockIntoFreeList+0x3c>
 800649a:	2300      	movs	r3, #0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d10a      	bne.n	80064b6 <prvInsertBlockIntoFreeList+0x56>
    __asm volatile
 80064a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064a4:	f383 8811 	msr	BASEPRI, r3
 80064a8:	f3bf 8f6f 	isb	sy
 80064ac:	f3bf 8f4f 	dsb	sy
 80064b0:	60fb      	str	r3, [r7, #12]
}
 80064b2:	bf00      	nop
 80064b4:	e7fe      	b.n	80064b4 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	693a      	ldr	r2, [r7, #16]
 80064c0:	4413      	add	r3, r2
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d108      	bne.n	80064da <prvInsertBlockIntoFreeList+0x7a>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	685a      	ldr	r2, [r3, #4]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	441a      	add	r2, r3
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	693a      	ldr	r2, [r7, #16]
 80064e4:	441a      	add	r2, r3
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d118      	bne.n	8006520 <prvInsertBlockIntoFreeList+0xc0>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	4b17      	ldr	r3, [pc, #92]	; (8006550 <prvInsertBlockIntoFreeList+0xf0>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d00d      	beq.n	8006516 <prvInsertBlockIntoFreeList+0xb6>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	685a      	ldr	r2, [r3, #4]
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	441a      	add	r2, r3
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681a      	ldr	r2, [r3, #0]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	601a      	str	r2, [r3, #0]
 8006514:	e008      	b.n	8006528 <prvInsertBlockIntoFreeList+0xc8>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8006516:	4b0e      	ldr	r3, [pc, #56]	; (8006550 <prvInsertBlockIntoFreeList+0xf0>)
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	601a      	str	r2, [r3, #0]
 800651e:	e003      	b.n	8006528 <prvInsertBlockIntoFreeList+0xc8>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8006528:	697a      	ldr	r2, [r7, #20]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	429a      	cmp	r2, r3
 800652e:	d002      	beq.n	8006536 <prvInsertBlockIntoFreeList+0xd6>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	687a      	ldr	r2, [r7, #4]
 8006534:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006536:	bf00      	nop
 8006538:	371c      	adds	r7, #28
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr
 8006542:	bf00      	nop
 8006544:	2000cb7c 	.word	0x2000cb7c
 8006548:	2000037c 	.word	0x2000037c
 800654c:	2000cb7b 	.word	0x2000cb7b
 8006550:	2000cb84 	.word	0x2000cb84

08006554 <rand>:
 8006554:	4b16      	ldr	r3, [pc, #88]	; (80065b0 <rand+0x5c>)
 8006556:	b510      	push	{r4, lr}
 8006558:	681c      	ldr	r4, [r3, #0]
 800655a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800655c:	b9b3      	cbnz	r3, 800658c <rand+0x38>
 800655e:	2018      	movs	r0, #24
 8006560:	f000 fa68 	bl	8006a34 <malloc>
 8006564:	4602      	mov	r2, r0
 8006566:	6320      	str	r0, [r4, #48]	; 0x30
 8006568:	b920      	cbnz	r0, 8006574 <rand+0x20>
 800656a:	4b12      	ldr	r3, [pc, #72]	; (80065b4 <rand+0x60>)
 800656c:	4812      	ldr	r0, [pc, #72]	; (80065b8 <rand+0x64>)
 800656e:	2152      	movs	r1, #82	; 0x52
 8006570:	f000 f9f6 	bl	8006960 <__assert_func>
 8006574:	4911      	ldr	r1, [pc, #68]	; (80065bc <rand+0x68>)
 8006576:	4b12      	ldr	r3, [pc, #72]	; (80065c0 <rand+0x6c>)
 8006578:	e9c0 1300 	strd	r1, r3, [r0]
 800657c:	4b11      	ldr	r3, [pc, #68]	; (80065c4 <rand+0x70>)
 800657e:	6083      	str	r3, [r0, #8]
 8006580:	230b      	movs	r3, #11
 8006582:	8183      	strh	r3, [r0, #12]
 8006584:	2100      	movs	r1, #0
 8006586:	2001      	movs	r0, #1
 8006588:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800658c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800658e:	480e      	ldr	r0, [pc, #56]	; (80065c8 <rand+0x74>)
 8006590:	690b      	ldr	r3, [r1, #16]
 8006592:	694c      	ldr	r4, [r1, #20]
 8006594:	4a0d      	ldr	r2, [pc, #52]	; (80065cc <rand+0x78>)
 8006596:	4358      	muls	r0, r3
 8006598:	fb02 0004 	mla	r0, r2, r4, r0
 800659c:	fba3 3202 	umull	r3, r2, r3, r2
 80065a0:	3301      	adds	r3, #1
 80065a2:	eb40 0002 	adc.w	r0, r0, r2
 80065a6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80065aa:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80065ae:	bd10      	pop	{r4, pc}
 80065b0:	20000074 	.word	0x20000074
 80065b4:	08007a80 	.word	0x08007a80
 80065b8:	08007a97 	.word	0x08007a97
 80065bc:	abcd330e 	.word	0xabcd330e
 80065c0:	e66d1234 	.word	0xe66d1234
 80065c4:	0005deec 	.word	0x0005deec
 80065c8:	5851f42d 	.word	0x5851f42d
 80065cc:	4c957f2d 	.word	0x4c957f2d

080065d0 <std>:
 80065d0:	2300      	movs	r3, #0
 80065d2:	b510      	push	{r4, lr}
 80065d4:	4604      	mov	r4, r0
 80065d6:	e9c0 3300 	strd	r3, r3, [r0]
 80065da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80065de:	6083      	str	r3, [r0, #8]
 80065e0:	8181      	strh	r1, [r0, #12]
 80065e2:	6643      	str	r3, [r0, #100]	; 0x64
 80065e4:	81c2      	strh	r2, [r0, #14]
 80065e6:	6183      	str	r3, [r0, #24]
 80065e8:	4619      	mov	r1, r3
 80065ea:	2208      	movs	r2, #8
 80065ec:	305c      	adds	r0, #92	; 0x5c
 80065ee:	f000 f92d 	bl	800684c <memset>
 80065f2:	4b0d      	ldr	r3, [pc, #52]	; (8006628 <std+0x58>)
 80065f4:	6263      	str	r3, [r4, #36]	; 0x24
 80065f6:	4b0d      	ldr	r3, [pc, #52]	; (800662c <std+0x5c>)
 80065f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80065fa:	4b0d      	ldr	r3, [pc, #52]	; (8006630 <std+0x60>)
 80065fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80065fe:	4b0d      	ldr	r3, [pc, #52]	; (8006634 <std+0x64>)
 8006600:	6323      	str	r3, [r4, #48]	; 0x30
 8006602:	4b0d      	ldr	r3, [pc, #52]	; (8006638 <std+0x68>)
 8006604:	6224      	str	r4, [r4, #32]
 8006606:	429c      	cmp	r4, r3
 8006608:	d006      	beq.n	8006618 <std+0x48>
 800660a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800660e:	4294      	cmp	r4, r2
 8006610:	d002      	beq.n	8006618 <std+0x48>
 8006612:	33d0      	adds	r3, #208	; 0xd0
 8006614:	429c      	cmp	r4, r3
 8006616:	d105      	bne.n	8006624 <std+0x54>
 8006618:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800661c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006620:	f000 b98c 	b.w	800693c <__retarget_lock_init_recursive>
 8006624:	bd10      	pop	{r4, pc}
 8006626:	bf00      	nop
 8006628:	08006755 	.word	0x08006755
 800662c:	08006777 	.word	0x08006777
 8006630:	080067af 	.word	0x080067af
 8006634:	080067d3 	.word	0x080067d3
 8006638:	2000cb98 	.word	0x2000cb98

0800663c <stdio_exit_handler>:
 800663c:	4a02      	ldr	r2, [pc, #8]	; (8006648 <stdio_exit_handler+0xc>)
 800663e:	4903      	ldr	r1, [pc, #12]	; (800664c <stdio_exit_handler+0x10>)
 8006640:	4803      	ldr	r0, [pc, #12]	; (8006650 <stdio_exit_handler+0x14>)
 8006642:	f000 b869 	b.w	8006718 <_fwalk_sglue>
 8006646:	bf00      	nop
 8006648:	2000001c 	.word	0x2000001c
 800664c:	08007279 	.word	0x08007279
 8006650:	20000028 	.word	0x20000028

08006654 <cleanup_stdio>:
 8006654:	6841      	ldr	r1, [r0, #4]
 8006656:	4b0c      	ldr	r3, [pc, #48]	; (8006688 <cleanup_stdio+0x34>)
 8006658:	4299      	cmp	r1, r3
 800665a:	b510      	push	{r4, lr}
 800665c:	4604      	mov	r4, r0
 800665e:	d001      	beq.n	8006664 <cleanup_stdio+0x10>
 8006660:	f000 fe0a 	bl	8007278 <_fflush_r>
 8006664:	68a1      	ldr	r1, [r4, #8]
 8006666:	4b09      	ldr	r3, [pc, #36]	; (800668c <cleanup_stdio+0x38>)
 8006668:	4299      	cmp	r1, r3
 800666a:	d002      	beq.n	8006672 <cleanup_stdio+0x1e>
 800666c:	4620      	mov	r0, r4
 800666e:	f000 fe03 	bl	8007278 <_fflush_r>
 8006672:	68e1      	ldr	r1, [r4, #12]
 8006674:	4b06      	ldr	r3, [pc, #24]	; (8006690 <cleanup_stdio+0x3c>)
 8006676:	4299      	cmp	r1, r3
 8006678:	d004      	beq.n	8006684 <cleanup_stdio+0x30>
 800667a:	4620      	mov	r0, r4
 800667c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006680:	f000 bdfa 	b.w	8007278 <_fflush_r>
 8006684:	bd10      	pop	{r4, pc}
 8006686:	bf00      	nop
 8006688:	2000cb98 	.word	0x2000cb98
 800668c:	2000cc00 	.word	0x2000cc00
 8006690:	2000cc68 	.word	0x2000cc68

08006694 <global_stdio_init.part.0>:
 8006694:	b510      	push	{r4, lr}
 8006696:	4b0b      	ldr	r3, [pc, #44]	; (80066c4 <global_stdio_init.part.0+0x30>)
 8006698:	4c0b      	ldr	r4, [pc, #44]	; (80066c8 <global_stdio_init.part.0+0x34>)
 800669a:	4a0c      	ldr	r2, [pc, #48]	; (80066cc <global_stdio_init.part.0+0x38>)
 800669c:	601a      	str	r2, [r3, #0]
 800669e:	4620      	mov	r0, r4
 80066a0:	2200      	movs	r2, #0
 80066a2:	2104      	movs	r1, #4
 80066a4:	f7ff ff94 	bl	80065d0 <std>
 80066a8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80066ac:	2201      	movs	r2, #1
 80066ae:	2109      	movs	r1, #9
 80066b0:	f7ff ff8e 	bl	80065d0 <std>
 80066b4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80066b8:	2202      	movs	r2, #2
 80066ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066be:	2112      	movs	r1, #18
 80066c0:	f7ff bf86 	b.w	80065d0 <std>
 80066c4:	2000ccd0 	.word	0x2000ccd0
 80066c8:	2000cb98 	.word	0x2000cb98
 80066cc:	0800663d 	.word	0x0800663d

080066d0 <__sfp_lock_acquire>:
 80066d0:	4801      	ldr	r0, [pc, #4]	; (80066d8 <__sfp_lock_acquire+0x8>)
 80066d2:	f000 b934 	b.w	800693e <__retarget_lock_acquire_recursive>
 80066d6:	bf00      	nop
 80066d8:	2000ccd9 	.word	0x2000ccd9

080066dc <__sfp_lock_release>:
 80066dc:	4801      	ldr	r0, [pc, #4]	; (80066e4 <__sfp_lock_release+0x8>)
 80066de:	f000 b92f 	b.w	8006940 <__retarget_lock_release_recursive>
 80066e2:	bf00      	nop
 80066e4:	2000ccd9 	.word	0x2000ccd9

080066e8 <__sinit>:
 80066e8:	b510      	push	{r4, lr}
 80066ea:	4604      	mov	r4, r0
 80066ec:	f7ff fff0 	bl	80066d0 <__sfp_lock_acquire>
 80066f0:	6a23      	ldr	r3, [r4, #32]
 80066f2:	b11b      	cbz	r3, 80066fc <__sinit+0x14>
 80066f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066f8:	f7ff bff0 	b.w	80066dc <__sfp_lock_release>
 80066fc:	4b04      	ldr	r3, [pc, #16]	; (8006710 <__sinit+0x28>)
 80066fe:	6223      	str	r3, [r4, #32]
 8006700:	4b04      	ldr	r3, [pc, #16]	; (8006714 <__sinit+0x2c>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d1f5      	bne.n	80066f4 <__sinit+0xc>
 8006708:	f7ff ffc4 	bl	8006694 <global_stdio_init.part.0>
 800670c:	e7f2      	b.n	80066f4 <__sinit+0xc>
 800670e:	bf00      	nop
 8006710:	08006655 	.word	0x08006655
 8006714:	2000ccd0 	.word	0x2000ccd0

08006718 <_fwalk_sglue>:
 8006718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800671c:	4607      	mov	r7, r0
 800671e:	4688      	mov	r8, r1
 8006720:	4614      	mov	r4, r2
 8006722:	2600      	movs	r6, #0
 8006724:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006728:	f1b9 0901 	subs.w	r9, r9, #1
 800672c:	d505      	bpl.n	800673a <_fwalk_sglue+0x22>
 800672e:	6824      	ldr	r4, [r4, #0]
 8006730:	2c00      	cmp	r4, #0
 8006732:	d1f7      	bne.n	8006724 <_fwalk_sglue+0xc>
 8006734:	4630      	mov	r0, r6
 8006736:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800673a:	89ab      	ldrh	r3, [r5, #12]
 800673c:	2b01      	cmp	r3, #1
 800673e:	d907      	bls.n	8006750 <_fwalk_sglue+0x38>
 8006740:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006744:	3301      	adds	r3, #1
 8006746:	d003      	beq.n	8006750 <_fwalk_sglue+0x38>
 8006748:	4629      	mov	r1, r5
 800674a:	4638      	mov	r0, r7
 800674c:	47c0      	blx	r8
 800674e:	4306      	orrs	r6, r0
 8006750:	3568      	adds	r5, #104	; 0x68
 8006752:	e7e9      	b.n	8006728 <_fwalk_sglue+0x10>

08006754 <__sread>:
 8006754:	b510      	push	{r4, lr}
 8006756:	460c      	mov	r4, r1
 8006758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800675c:	f000 f8a0 	bl	80068a0 <_read_r>
 8006760:	2800      	cmp	r0, #0
 8006762:	bfab      	itete	ge
 8006764:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006766:	89a3      	ldrhlt	r3, [r4, #12]
 8006768:	181b      	addge	r3, r3, r0
 800676a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800676e:	bfac      	ite	ge
 8006770:	6563      	strge	r3, [r4, #84]	; 0x54
 8006772:	81a3      	strhlt	r3, [r4, #12]
 8006774:	bd10      	pop	{r4, pc}

08006776 <__swrite>:
 8006776:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800677a:	461f      	mov	r7, r3
 800677c:	898b      	ldrh	r3, [r1, #12]
 800677e:	05db      	lsls	r3, r3, #23
 8006780:	4605      	mov	r5, r0
 8006782:	460c      	mov	r4, r1
 8006784:	4616      	mov	r6, r2
 8006786:	d505      	bpl.n	8006794 <__swrite+0x1e>
 8006788:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800678c:	2302      	movs	r3, #2
 800678e:	2200      	movs	r2, #0
 8006790:	f000 f874 	bl	800687c <_lseek_r>
 8006794:	89a3      	ldrh	r3, [r4, #12]
 8006796:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800679a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800679e:	81a3      	strh	r3, [r4, #12]
 80067a0:	4632      	mov	r2, r6
 80067a2:	463b      	mov	r3, r7
 80067a4:	4628      	mov	r0, r5
 80067a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067aa:	f000 b88b 	b.w	80068c4 <_write_r>

080067ae <__sseek>:
 80067ae:	b510      	push	{r4, lr}
 80067b0:	460c      	mov	r4, r1
 80067b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067b6:	f000 f861 	bl	800687c <_lseek_r>
 80067ba:	1c43      	adds	r3, r0, #1
 80067bc:	89a3      	ldrh	r3, [r4, #12]
 80067be:	bf15      	itete	ne
 80067c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80067c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80067c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80067ca:	81a3      	strheq	r3, [r4, #12]
 80067cc:	bf18      	it	ne
 80067ce:	81a3      	strhne	r3, [r4, #12]
 80067d0:	bd10      	pop	{r4, pc}

080067d2 <__sclose>:
 80067d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067d6:	f000 b841 	b.w	800685c <_close_r>

080067da <_vsniprintf_r>:
 80067da:	b530      	push	{r4, r5, lr}
 80067dc:	4614      	mov	r4, r2
 80067de:	2c00      	cmp	r4, #0
 80067e0:	b09b      	sub	sp, #108	; 0x6c
 80067e2:	4605      	mov	r5, r0
 80067e4:	461a      	mov	r2, r3
 80067e6:	da05      	bge.n	80067f4 <_vsniprintf_r+0x1a>
 80067e8:	238b      	movs	r3, #139	; 0x8b
 80067ea:	6003      	str	r3, [r0, #0]
 80067ec:	f04f 30ff 	mov.w	r0, #4294967295
 80067f0:	b01b      	add	sp, #108	; 0x6c
 80067f2:	bd30      	pop	{r4, r5, pc}
 80067f4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80067f8:	f8ad 300c 	strh.w	r3, [sp, #12]
 80067fc:	bf14      	ite	ne
 80067fe:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006802:	4623      	moveq	r3, r4
 8006804:	9302      	str	r3, [sp, #8]
 8006806:	9305      	str	r3, [sp, #20]
 8006808:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800680c:	9100      	str	r1, [sp, #0]
 800680e:	9104      	str	r1, [sp, #16]
 8006810:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006814:	4669      	mov	r1, sp
 8006816:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006818:	f000 fa1a 	bl	8006c50 <_svfiprintf_r>
 800681c:	1c43      	adds	r3, r0, #1
 800681e:	bfbc      	itt	lt
 8006820:	238b      	movlt	r3, #139	; 0x8b
 8006822:	602b      	strlt	r3, [r5, #0]
 8006824:	2c00      	cmp	r4, #0
 8006826:	d0e3      	beq.n	80067f0 <_vsniprintf_r+0x16>
 8006828:	9b00      	ldr	r3, [sp, #0]
 800682a:	2200      	movs	r2, #0
 800682c:	701a      	strb	r2, [r3, #0]
 800682e:	e7df      	b.n	80067f0 <_vsniprintf_r+0x16>

08006830 <vsniprintf>:
 8006830:	b507      	push	{r0, r1, r2, lr}
 8006832:	9300      	str	r3, [sp, #0]
 8006834:	4613      	mov	r3, r2
 8006836:	460a      	mov	r2, r1
 8006838:	4601      	mov	r1, r0
 800683a:	4803      	ldr	r0, [pc, #12]	; (8006848 <vsniprintf+0x18>)
 800683c:	6800      	ldr	r0, [r0, #0]
 800683e:	f7ff ffcc 	bl	80067da <_vsniprintf_r>
 8006842:	b003      	add	sp, #12
 8006844:	f85d fb04 	ldr.w	pc, [sp], #4
 8006848:	20000074 	.word	0x20000074

0800684c <memset>:
 800684c:	4402      	add	r2, r0
 800684e:	4603      	mov	r3, r0
 8006850:	4293      	cmp	r3, r2
 8006852:	d100      	bne.n	8006856 <memset+0xa>
 8006854:	4770      	bx	lr
 8006856:	f803 1b01 	strb.w	r1, [r3], #1
 800685a:	e7f9      	b.n	8006850 <memset+0x4>

0800685c <_close_r>:
 800685c:	b538      	push	{r3, r4, r5, lr}
 800685e:	4d06      	ldr	r5, [pc, #24]	; (8006878 <_close_r+0x1c>)
 8006860:	2300      	movs	r3, #0
 8006862:	4604      	mov	r4, r0
 8006864:	4608      	mov	r0, r1
 8006866:	602b      	str	r3, [r5, #0]
 8006868:	f7fa fb19 	bl	8000e9e <_close>
 800686c:	1c43      	adds	r3, r0, #1
 800686e:	d102      	bne.n	8006876 <_close_r+0x1a>
 8006870:	682b      	ldr	r3, [r5, #0]
 8006872:	b103      	cbz	r3, 8006876 <_close_r+0x1a>
 8006874:	6023      	str	r3, [r4, #0]
 8006876:	bd38      	pop	{r3, r4, r5, pc}
 8006878:	2000ccd4 	.word	0x2000ccd4

0800687c <_lseek_r>:
 800687c:	b538      	push	{r3, r4, r5, lr}
 800687e:	4d07      	ldr	r5, [pc, #28]	; (800689c <_lseek_r+0x20>)
 8006880:	4604      	mov	r4, r0
 8006882:	4608      	mov	r0, r1
 8006884:	4611      	mov	r1, r2
 8006886:	2200      	movs	r2, #0
 8006888:	602a      	str	r2, [r5, #0]
 800688a:	461a      	mov	r2, r3
 800688c:	f7fa fb2e 	bl	8000eec <_lseek>
 8006890:	1c43      	adds	r3, r0, #1
 8006892:	d102      	bne.n	800689a <_lseek_r+0x1e>
 8006894:	682b      	ldr	r3, [r5, #0]
 8006896:	b103      	cbz	r3, 800689a <_lseek_r+0x1e>
 8006898:	6023      	str	r3, [r4, #0]
 800689a:	bd38      	pop	{r3, r4, r5, pc}
 800689c:	2000ccd4 	.word	0x2000ccd4

080068a0 <_read_r>:
 80068a0:	b538      	push	{r3, r4, r5, lr}
 80068a2:	4d07      	ldr	r5, [pc, #28]	; (80068c0 <_read_r+0x20>)
 80068a4:	4604      	mov	r4, r0
 80068a6:	4608      	mov	r0, r1
 80068a8:	4611      	mov	r1, r2
 80068aa:	2200      	movs	r2, #0
 80068ac:	602a      	str	r2, [r5, #0]
 80068ae:	461a      	mov	r2, r3
 80068b0:	f7fa fabc 	bl	8000e2c <_read>
 80068b4:	1c43      	adds	r3, r0, #1
 80068b6:	d102      	bne.n	80068be <_read_r+0x1e>
 80068b8:	682b      	ldr	r3, [r5, #0]
 80068ba:	b103      	cbz	r3, 80068be <_read_r+0x1e>
 80068bc:	6023      	str	r3, [r4, #0]
 80068be:	bd38      	pop	{r3, r4, r5, pc}
 80068c0:	2000ccd4 	.word	0x2000ccd4

080068c4 <_write_r>:
 80068c4:	b538      	push	{r3, r4, r5, lr}
 80068c6:	4d07      	ldr	r5, [pc, #28]	; (80068e4 <_write_r+0x20>)
 80068c8:	4604      	mov	r4, r0
 80068ca:	4608      	mov	r0, r1
 80068cc:	4611      	mov	r1, r2
 80068ce:	2200      	movs	r2, #0
 80068d0:	602a      	str	r2, [r5, #0]
 80068d2:	461a      	mov	r2, r3
 80068d4:	f7fa fac7 	bl	8000e66 <_write>
 80068d8:	1c43      	adds	r3, r0, #1
 80068da:	d102      	bne.n	80068e2 <_write_r+0x1e>
 80068dc:	682b      	ldr	r3, [r5, #0]
 80068de:	b103      	cbz	r3, 80068e2 <_write_r+0x1e>
 80068e0:	6023      	str	r3, [r4, #0]
 80068e2:	bd38      	pop	{r3, r4, r5, pc}
 80068e4:	2000ccd4 	.word	0x2000ccd4

080068e8 <__errno>:
 80068e8:	4b01      	ldr	r3, [pc, #4]	; (80068f0 <__errno+0x8>)
 80068ea:	6818      	ldr	r0, [r3, #0]
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop
 80068f0:	20000074 	.word	0x20000074

080068f4 <__libc_init_array>:
 80068f4:	b570      	push	{r4, r5, r6, lr}
 80068f6:	4d0d      	ldr	r5, [pc, #52]	; (800692c <__libc_init_array+0x38>)
 80068f8:	4c0d      	ldr	r4, [pc, #52]	; (8006930 <__libc_init_array+0x3c>)
 80068fa:	1b64      	subs	r4, r4, r5
 80068fc:	10a4      	asrs	r4, r4, #2
 80068fe:	2600      	movs	r6, #0
 8006900:	42a6      	cmp	r6, r4
 8006902:	d109      	bne.n	8006918 <__libc_init_array+0x24>
 8006904:	4d0b      	ldr	r5, [pc, #44]	; (8006934 <__libc_init_array+0x40>)
 8006906:	4c0c      	ldr	r4, [pc, #48]	; (8006938 <__libc_init_array+0x44>)
 8006908:	f001 f808 	bl	800791c <_init>
 800690c:	1b64      	subs	r4, r4, r5
 800690e:	10a4      	asrs	r4, r4, #2
 8006910:	2600      	movs	r6, #0
 8006912:	42a6      	cmp	r6, r4
 8006914:	d105      	bne.n	8006922 <__libc_init_array+0x2e>
 8006916:	bd70      	pop	{r4, r5, r6, pc}
 8006918:	f855 3b04 	ldr.w	r3, [r5], #4
 800691c:	4798      	blx	r3
 800691e:	3601      	adds	r6, #1
 8006920:	e7ee      	b.n	8006900 <__libc_init_array+0xc>
 8006922:	f855 3b04 	ldr.w	r3, [r5], #4
 8006926:	4798      	blx	r3
 8006928:	3601      	adds	r6, #1
 800692a:	e7f2      	b.n	8006912 <__libc_init_array+0x1e>
 800692c:	08007b68 	.word	0x08007b68
 8006930:	08007b68 	.word	0x08007b68
 8006934:	08007b68 	.word	0x08007b68
 8006938:	08007b6c 	.word	0x08007b6c

0800693c <__retarget_lock_init_recursive>:
 800693c:	4770      	bx	lr

0800693e <__retarget_lock_acquire_recursive>:
 800693e:	4770      	bx	lr

08006940 <__retarget_lock_release_recursive>:
 8006940:	4770      	bx	lr

08006942 <memcpy>:
 8006942:	440a      	add	r2, r1
 8006944:	4291      	cmp	r1, r2
 8006946:	f100 33ff 	add.w	r3, r0, #4294967295
 800694a:	d100      	bne.n	800694e <memcpy+0xc>
 800694c:	4770      	bx	lr
 800694e:	b510      	push	{r4, lr}
 8006950:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006954:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006958:	4291      	cmp	r1, r2
 800695a:	d1f9      	bne.n	8006950 <memcpy+0xe>
 800695c:	bd10      	pop	{r4, pc}
	...

08006960 <__assert_func>:
 8006960:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006962:	4614      	mov	r4, r2
 8006964:	461a      	mov	r2, r3
 8006966:	4b09      	ldr	r3, [pc, #36]	; (800698c <__assert_func+0x2c>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4605      	mov	r5, r0
 800696c:	68d8      	ldr	r0, [r3, #12]
 800696e:	b14c      	cbz	r4, 8006984 <__assert_func+0x24>
 8006970:	4b07      	ldr	r3, [pc, #28]	; (8006990 <__assert_func+0x30>)
 8006972:	9100      	str	r1, [sp, #0]
 8006974:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006978:	4906      	ldr	r1, [pc, #24]	; (8006994 <__assert_func+0x34>)
 800697a:	462b      	mov	r3, r5
 800697c:	f000 fca4 	bl	80072c8 <fiprintf>
 8006980:	f000 fcde 	bl	8007340 <abort>
 8006984:	4b04      	ldr	r3, [pc, #16]	; (8006998 <__assert_func+0x38>)
 8006986:	461c      	mov	r4, r3
 8006988:	e7f3      	b.n	8006972 <__assert_func+0x12>
 800698a:	bf00      	nop
 800698c:	20000074 	.word	0x20000074
 8006990:	08007aef 	.word	0x08007aef
 8006994:	08007afc 	.word	0x08007afc
 8006998:	08007b2a 	.word	0x08007b2a

0800699c <_free_r>:
 800699c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800699e:	2900      	cmp	r1, #0
 80069a0:	d044      	beq.n	8006a2c <_free_r+0x90>
 80069a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069a6:	9001      	str	r0, [sp, #4]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f1a1 0404 	sub.w	r4, r1, #4
 80069ae:	bfb8      	it	lt
 80069b0:	18e4      	addlt	r4, r4, r3
 80069b2:	f000 f8e7 	bl	8006b84 <__malloc_lock>
 80069b6:	4a1e      	ldr	r2, [pc, #120]	; (8006a30 <_free_r+0x94>)
 80069b8:	9801      	ldr	r0, [sp, #4]
 80069ba:	6813      	ldr	r3, [r2, #0]
 80069bc:	b933      	cbnz	r3, 80069cc <_free_r+0x30>
 80069be:	6063      	str	r3, [r4, #4]
 80069c0:	6014      	str	r4, [r2, #0]
 80069c2:	b003      	add	sp, #12
 80069c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80069c8:	f000 b8e2 	b.w	8006b90 <__malloc_unlock>
 80069cc:	42a3      	cmp	r3, r4
 80069ce:	d908      	bls.n	80069e2 <_free_r+0x46>
 80069d0:	6825      	ldr	r5, [r4, #0]
 80069d2:	1961      	adds	r1, r4, r5
 80069d4:	428b      	cmp	r3, r1
 80069d6:	bf01      	itttt	eq
 80069d8:	6819      	ldreq	r1, [r3, #0]
 80069da:	685b      	ldreq	r3, [r3, #4]
 80069dc:	1949      	addeq	r1, r1, r5
 80069de:	6021      	streq	r1, [r4, #0]
 80069e0:	e7ed      	b.n	80069be <_free_r+0x22>
 80069e2:	461a      	mov	r2, r3
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	b10b      	cbz	r3, 80069ec <_free_r+0x50>
 80069e8:	42a3      	cmp	r3, r4
 80069ea:	d9fa      	bls.n	80069e2 <_free_r+0x46>
 80069ec:	6811      	ldr	r1, [r2, #0]
 80069ee:	1855      	adds	r5, r2, r1
 80069f0:	42a5      	cmp	r5, r4
 80069f2:	d10b      	bne.n	8006a0c <_free_r+0x70>
 80069f4:	6824      	ldr	r4, [r4, #0]
 80069f6:	4421      	add	r1, r4
 80069f8:	1854      	adds	r4, r2, r1
 80069fa:	42a3      	cmp	r3, r4
 80069fc:	6011      	str	r1, [r2, #0]
 80069fe:	d1e0      	bne.n	80069c2 <_free_r+0x26>
 8006a00:	681c      	ldr	r4, [r3, #0]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	6053      	str	r3, [r2, #4]
 8006a06:	440c      	add	r4, r1
 8006a08:	6014      	str	r4, [r2, #0]
 8006a0a:	e7da      	b.n	80069c2 <_free_r+0x26>
 8006a0c:	d902      	bls.n	8006a14 <_free_r+0x78>
 8006a0e:	230c      	movs	r3, #12
 8006a10:	6003      	str	r3, [r0, #0]
 8006a12:	e7d6      	b.n	80069c2 <_free_r+0x26>
 8006a14:	6825      	ldr	r5, [r4, #0]
 8006a16:	1961      	adds	r1, r4, r5
 8006a18:	428b      	cmp	r3, r1
 8006a1a:	bf04      	itt	eq
 8006a1c:	6819      	ldreq	r1, [r3, #0]
 8006a1e:	685b      	ldreq	r3, [r3, #4]
 8006a20:	6063      	str	r3, [r4, #4]
 8006a22:	bf04      	itt	eq
 8006a24:	1949      	addeq	r1, r1, r5
 8006a26:	6021      	streq	r1, [r4, #0]
 8006a28:	6054      	str	r4, [r2, #4]
 8006a2a:	e7ca      	b.n	80069c2 <_free_r+0x26>
 8006a2c:	b003      	add	sp, #12
 8006a2e:	bd30      	pop	{r4, r5, pc}
 8006a30:	2000ccdc 	.word	0x2000ccdc

08006a34 <malloc>:
 8006a34:	4b02      	ldr	r3, [pc, #8]	; (8006a40 <malloc+0xc>)
 8006a36:	4601      	mov	r1, r0
 8006a38:	6818      	ldr	r0, [r3, #0]
 8006a3a:	f000 b823 	b.w	8006a84 <_malloc_r>
 8006a3e:	bf00      	nop
 8006a40:	20000074 	.word	0x20000074

08006a44 <sbrk_aligned>:
 8006a44:	b570      	push	{r4, r5, r6, lr}
 8006a46:	4e0e      	ldr	r6, [pc, #56]	; (8006a80 <sbrk_aligned+0x3c>)
 8006a48:	460c      	mov	r4, r1
 8006a4a:	6831      	ldr	r1, [r6, #0]
 8006a4c:	4605      	mov	r5, r0
 8006a4e:	b911      	cbnz	r1, 8006a56 <sbrk_aligned+0x12>
 8006a50:	f000 fc66 	bl	8007320 <_sbrk_r>
 8006a54:	6030      	str	r0, [r6, #0]
 8006a56:	4621      	mov	r1, r4
 8006a58:	4628      	mov	r0, r5
 8006a5a:	f000 fc61 	bl	8007320 <_sbrk_r>
 8006a5e:	1c43      	adds	r3, r0, #1
 8006a60:	d00a      	beq.n	8006a78 <sbrk_aligned+0x34>
 8006a62:	1cc4      	adds	r4, r0, #3
 8006a64:	f024 0403 	bic.w	r4, r4, #3
 8006a68:	42a0      	cmp	r0, r4
 8006a6a:	d007      	beq.n	8006a7c <sbrk_aligned+0x38>
 8006a6c:	1a21      	subs	r1, r4, r0
 8006a6e:	4628      	mov	r0, r5
 8006a70:	f000 fc56 	bl	8007320 <_sbrk_r>
 8006a74:	3001      	adds	r0, #1
 8006a76:	d101      	bne.n	8006a7c <sbrk_aligned+0x38>
 8006a78:	f04f 34ff 	mov.w	r4, #4294967295
 8006a7c:	4620      	mov	r0, r4
 8006a7e:	bd70      	pop	{r4, r5, r6, pc}
 8006a80:	2000cce0 	.word	0x2000cce0

08006a84 <_malloc_r>:
 8006a84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a88:	1ccd      	adds	r5, r1, #3
 8006a8a:	f025 0503 	bic.w	r5, r5, #3
 8006a8e:	3508      	adds	r5, #8
 8006a90:	2d0c      	cmp	r5, #12
 8006a92:	bf38      	it	cc
 8006a94:	250c      	movcc	r5, #12
 8006a96:	2d00      	cmp	r5, #0
 8006a98:	4607      	mov	r7, r0
 8006a9a:	db01      	blt.n	8006aa0 <_malloc_r+0x1c>
 8006a9c:	42a9      	cmp	r1, r5
 8006a9e:	d905      	bls.n	8006aac <_malloc_r+0x28>
 8006aa0:	230c      	movs	r3, #12
 8006aa2:	603b      	str	r3, [r7, #0]
 8006aa4:	2600      	movs	r6, #0
 8006aa6:	4630      	mov	r0, r6
 8006aa8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006aac:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006b80 <_malloc_r+0xfc>
 8006ab0:	f000 f868 	bl	8006b84 <__malloc_lock>
 8006ab4:	f8d8 3000 	ldr.w	r3, [r8]
 8006ab8:	461c      	mov	r4, r3
 8006aba:	bb5c      	cbnz	r4, 8006b14 <_malloc_r+0x90>
 8006abc:	4629      	mov	r1, r5
 8006abe:	4638      	mov	r0, r7
 8006ac0:	f7ff ffc0 	bl	8006a44 <sbrk_aligned>
 8006ac4:	1c43      	adds	r3, r0, #1
 8006ac6:	4604      	mov	r4, r0
 8006ac8:	d155      	bne.n	8006b76 <_malloc_r+0xf2>
 8006aca:	f8d8 4000 	ldr.w	r4, [r8]
 8006ace:	4626      	mov	r6, r4
 8006ad0:	2e00      	cmp	r6, #0
 8006ad2:	d145      	bne.n	8006b60 <_malloc_r+0xdc>
 8006ad4:	2c00      	cmp	r4, #0
 8006ad6:	d048      	beq.n	8006b6a <_malloc_r+0xe6>
 8006ad8:	6823      	ldr	r3, [r4, #0]
 8006ada:	4631      	mov	r1, r6
 8006adc:	4638      	mov	r0, r7
 8006ade:	eb04 0903 	add.w	r9, r4, r3
 8006ae2:	f000 fc1d 	bl	8007320 <_sbrk_r>
 8006ae6:	4581      	cmp	r9, r0
 8006ae8:	d13f      	bne.n	8006b6a <_malloc_r+0xe6>
 8006aea:	6821      	ldr	r1, [r4, #0]
 8006aec:	1a6d      	subs	r5, r5, r1
 8006aee:	4629      	mov	r1, r5
 8006af0:	4638      	mov	r0, r7
 8006af2:	f7ff ffa7 	bl	8006a44 <sbrk_aligned>
 8006af6:	3001      	adds	r0, #1
 8006af8:	d037      	beq.n	8006b6a <_malloc_r+0xe6>
 8006afa:	6823      	ldr	r3, [r4, #0]
 8006afc:	442b      	add	r3, r5
 8006afe:	6023      	str	r3, [r4, #0]
 8006b00:	f8d8 3000 	ldr.w	r3, [r8]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d038      	beq.n	8006b7a <_malloc_r+0xf6>
 8006b08:	685a      	ldr	r2, [r3, #4]
 8006b0a:	42a2      	cmp	r2, r4
 8006b0c:	d12b      	bne.n	8006b66 <_malloc_r+0xe2>
 8006b0e:	2200      	movs	r2, #0
 8006b10:	605a      	str	r2, [r3, #4]
 8006b12:	e00f      	b.n	8006b34 <_malloc_r+0xb0>
 8006b14:	6822      	ldr	r2, [r4, #0]
 8006b16:	1b52      	subs	r2, r2, r5
 8006b18:	d41f      	bmi.n	8006b5a <_malloc_r+0xd6>
 8006b1a:	2a0b      	cmp	r2, #11
 8006b1c:	d917      	bls.n	8006b4e <_malloc_r+0xca>
 8006b1e:	1961      	adds	r1, r4, r5
 8006b20:	42a3      	cmp	r3, r4
 8006b22:	6025      	str	r5, [r4, #0]
 8006b24:	bf18      	it	ne
 8006b26:	6059      	strne	r1, [r3, #4]
 8006b28:	6863      	ldr	r3, [r4, #4]
 8006b2a:	bf08      	it	eq
 8006b2c:	f8c8 1000 	streq.w	r1, [r8]
 8006b30:	5162      	str	r2, [r4, r5]
 8006b32:	604b      	str	r3, [r1, #4]
 8006b34:	4638      	mov	r0, r7
 8006b36:	f104 060b 	add.w	r6, r4, #11
 8006b3a:	f000 f829 	bl	8006b90 <__malloc_unlock>
 8006b3e:	f026 0607 	bic.w	r6, r6, #7
 8006b42:	1d23      	adds	r3, r4, #4
 8006b44:	1af2      	subs	r2, r6, r3
 8006b46:	d0ae      	beq.n	8006aa6 <_malloc_r+0x22>
 8006b48:	1b9b      	subs	r3, r3, r6
 8006b4a:	50a3      	str	r3, [r4, r2]
 8006b4c:	e7ab      	b.n	8006aa6 <_malloc_r+0x22>
 8006b4e:	42a3      	cmp	r3, r4
 8006b50:	6862      	ldr	r2, [r4, #4]
 8006b52:	d1dd      	bne.n	8006b10 <_malloc_r+0x8c>
 8006b54:	f8c8 2000 	str.w	r2, [r8]
 8006b58:	e7ec      	b.n	8006b34 <_malloc_r+0xb0>
 8006b5a:	4623      	mov	r3, r4
 8006b5c:	6864      	ldr	r4, [r4, #4]
 8006b5e:	e7ac      	b.n	8006aba <_malloc_r+0x36>
 8006b60:	4634      	mov	r4, r6
 8006b62:	6876      	ldr	r6, [r6, #4]
 8006b64:	e7b4      	b.n	8006ad0 <_malloc_r+0x4c>
 8006b66:	4613      	mov	r3, r2
 8006b68:	e7cc      	b.n	8006b04 <_malloc_r+0x80>
 8006b6a:	230c      	movs	r3, #12
 8006b6c:	603b      	str	r3, [r7, #0]
 8006b6e:	4638      	mov	r0, r7
 8006b70:	f000 f80e 	bl	8006b90 <__malloc_unlock>
 8006b74:	e797      	b.n	8006aa6 <_malloc_r+0x22>
 8006b76:	6025      	str	r5, [r4, #0]
 8006b78:	e7dc      	b.n	8006b34 <_malloc_r+0xb0>
 8006b7a:	605b      	str	r3, [r3, #4]
 8006b7c:	deff      	udf	#255	; 0xff
 8006b7e:	bf00      	nop
 8006b80:	2000ccdc 	.word	0x2000ccdc

08006b84 <__malloc_lock>:
 8006b84:	4801      	ldr	r0, [pc, #4]	; (8006b8c <__malloc_lock+0x8>)
 8006b86:	f7ff beda 	b.w	800693e <__retarget_lock_acquire_recursive>
 8006b8a:	bf00      	nop
 8006b8c:	2000ccd8 	.word	0x2000ccd8

08006b90 <__malloc_unlock>:
 8006b90:	4801      	ldr	r0, [pc, #4]	; (8006b98 <__malloc_unlock+0x8>)
 8006b92:	f7ff bed5 	b.w	8006940 <__retarget_lock_release_recursive>
 8006b96:	bf00      	nop
 8006b98:	2000ccd8 	.word	0x2000ccd8

08006b9c <__ssputs_r>:
 8006b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ba0:	688e      	ldr	r6, [r1, #8]
 8006ba2:	461f      	mov	r7, r3
 8006ba4:	42be      	cmp	r6, r7
 8006ba6:	680b      	ldr	r3, [r1, #0]
 8006ba8:	4682      	mov	sl, r0
 8006baa:	460c      	mov	r4, r1
 8006bac:	4690      	mov	r8, r2
 8006bae:	d82c      	bhi.n	8006c0a <__ssputs_r+0x6e>
 8006bb0:	898a      	ldrh	r2, [r1, #12]
 8006bb2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006bb6:	d026      	beq.n	8006c06 <__ssputs_r+0x6a>
 8006bb8:	6965      	ldr	r5, [r4, #20]
 8006bba:	6909      	ldr	r1, [r1, #16]
 8006bbc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006bc0:	eba3 0901 	sub.w	r9, r3, r1
 8006bc4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006bc8:	1c7b      	adds	r3, r7, #1
 8006bca:	444b      	add	r3, r9
 8006bcc:	106d      	asrs	r5, r5, #1
 8006bce:	429d      	cmp	r5, r3
 8006bd0:	bf38      	it	cc
 8006bd2:	461d      	movcc	r5, r3
 8006bd4:	0553      	lsls	r3, r2, #21
 8006bd6:	d527      	bpl.n	8006c28 <__ssputs_r+0x8c>
 8006bd8:	4629      	mov	r1, r5
 8006bda:	f7ff ff53 	bl	8006a84 <_malloc_r>
 8006bde:	4606      	mov	r6, r0
 8006be0:	b360      	cbz	r0, 8006c3c <__ssputs_r+0xa0>
 8006be2:	6921      	ldr	r1, [r4, #16]
 8006be4:	464a      	mov	r2, r9
 8006be6:	f7ff feac 	bl	8006942 <memcpy>
 8006bea:	89a3      	ldrh	r3, [r4, #12]
 8006bec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006bf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bf4:	81a3      	strh	r3, [r4, #12]
 8006bf6:	6126      	str	r6, [r4, #16]
 8006bf8:	6165      	str	r5, [r4, #20]
 8006bfa:	444e      	add	r6, r9
 8006bfc:	eba5 0509 	sub.w	r5, r5, r9
 8006c00:	6026      	str	r6, [r4, #0]
 8006c02:	60a5      	str	r5, [r4, #8]
 8006c04:	463e      	mov	r6, r7
 8006c06:	42be      	cmp	r6, r7
 8006c08:	d900      	bls.n	8006c0c <__ssputs_r+0x70>
 8006c0a:	463e      	mov	r6, r7
 8006c0c:	6820      	ldr	r0, [r4, #0]
 8006c0e:	4632      	mov	r2, r6
 8006c10:	4641      	mov	r1, r8
 8006c12:	f000 fb6b 	bl	80072ec <memmove>
 8006c16:	68a3      	ldr	r3, [r4, #8]
 8006c18:	1b9b      	subs	r3, r3, r6
 8006c1a:	60a3      	str	r3, [r4, #8]
 8006c1c:	6823      	ldr	r3, [r4, #0]
 8006c1e:	4433      	add	r3, r6
 8006c20:	6023      	str	r3, [r4, #0]
 8006c22:	2000      	movs	r0, #0
 8006c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c28:	462a      	mov	r2, r5
 8006c2a:	f000 fb90 	bl	800734e <_realloc_r>
 8006c2e:	4606      	mov	r6, r0
 8006c30:	2800      	cmp	r0, #0
 8006c32:	d1e0      	bne.n	8006bf6 <__ssputs_r+0x5a>
 8006c34:	6921      	ldr	r1, [r4, #16]
 8006c36:	4650      	mov	r0, sl
 8006c38:	f7ff feb0 	bl	800699c <_free_r>
 8006c3c:	230c      	movs	r3, #12
 8006c3e:	f8ca 3000 	str.w	r3, [sl]
 8006c42:	89a3      	ldrh	r3, [r4, #12]
 8006c44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c48:	81a3      	strh	r3, [r4, #12]
 8006c4a:	f04f 30ff 	mov.w	r0, #4294967295
 8006c4e:	e7e9      	b.n	8006c24 <__ssputs_r+0x88>

08006c50 <_svfiprintf_r>:
 8006c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c54:	4698      	mov	r8, r3
 8006c56:	898b      	ldrh	r3, [r1, #12]
 8006c58:	061b      	lsls	r3, r3, #24
 8006c5a:	b09d      	sub	sp, #116	; 0x74
 8006c5c:	4607      	mov	r7, r0
 8006c5e:	460d      	mov	r5, r1
 8006c60:	4614      	mov	r4, r2
 8006c62:	d50e      	bpl.n	8006c82 <_svfiprintf_r+0x32>
 8006c64:	690b      	ldr	r3, [r1, #16]
 8006c66:	b963      	cbnz	r3, 8006c82 <_svfiprintf_r+0x32>
 8006c68:	2140      	movs	r1, #64	; 0x40
 8006c6a:	f7ff ff0b 	bl	8006a84 <_malloc_r>
 8006c6e:	6028      	str	r0, [r5, #0]
 8006c70:	6128      	str	r0, [r5, #16]
 8006c72:	b920      	cbnz	r0, 8006c7e <_svfiprintf_r+0x2e>
 8006c74:	230c      	movs	r3, #12
 8006c76:	603b      	str	r3, [r7, #0]
 8006c78:	f04f 30ff 	mov.w	r0, #4294967295
 8006c7c:	e0d0      	b.n	8006e20 <_svfiprintf_r+0x1d0>
 8006c7e:	2340      	movs	r3, #64	; 0x40
 8006c80:	616b      	str	r3, [r5, #20]
 8006c82:	2300      	movs	r3, #0
 8006c84:	9309      	str	r3, [sp, #36]	; 0x24
 8006c86:	2320      	movs	r3, #32
 8006c88:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c90:	2330      	movs	r3, #48	; 0x30
 8006c92:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006e38 <_svfiprintf_r+0x1e8>
 8006c96:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006c9a:	f04f 0901 	mov.w	r9, #1
 8006c9e:	4623      	mov	r3, r4
 8006ca0:	469a      	mov	sl, r3
 8006ca2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ca6:	b10a      	cbz	r2, 8006cac <_svfiprintf_r+0x5c>
 8006ca8:	2a25      	cmp	r2, #37	; 0x25
 8006caa:	d1f9      	bne.n	8006ca0 <_svfiprintf_r+0x50>
 8006cac:	ebba 0b04 	subs.w	fp, sl, r4
 8006cb0:	d00b      	beq.n	8006cca <_svfiprintf_r+0x7a>
 8006cb2:	465b      	mov	r3, fp
 8006cb4:	4622      	mov	r2, r4
 8006cb6:	4629      	mov	r1, r5
 8006cb8:	4638      	mov	r0, r7
 8006cba:	f7ff ff6f 	bl	8006b9c <__ssputs_r>
 8006cbe:	3001      	adds	r0, #1
 8006cc0:	f000 80a9 	beq.w	8006e16 <_svfiprintf_r+0x1c6>
 8006cc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cc6:	445a      	add	r2, fp
 8006cc8:	9209      	str	r2, [sp, #36]	; 0x24
 8006cca:	f89a 3000 	ldrb.w	r3, [sl]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	f000 80a1 	beq.w	8006e16 <_svfiprintf_r+0x1c6>
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	f04f 32ff 	mov.w	r2, #4294967295
 8006cda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006cde:	f10a 0a01 	add.w	sl, sl, #1
 8006ce2:	9304      	str	r3, [sp, #16]
 8006ce4:	9307      	str	r3, [sp, #28]
 8006ce6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006cea:	931a      	str	r3, [sp, #104]	; 0x68
 8006cec:	4654      	mov	r4, sl
 8006cee:	2205      	movs	r2, #5
 8006cf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cf4:	4850      	ldr	r0, [pc, #320]	; (8006e38 <_svfiprintf_r+0x1e8>)
 8006cf6:	f7f9 fa73 	bl	80001e0 <memchr>
 8006cfa:	9a04      	ldr	r2, [sp, #16]
 8006cfc:	b9d8      	cbnz	r0, 8006d36 <_svfiprintf_r+0xe6>
 8006cfe:	06d0      	lsls	r0, r2, #27
 8006d00:	bf44      	itt	mi
 8006d02:	2320      	movmi	r3, #32
 8006d04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d08:	0711      	lsls	r1, r2, #28
 8006d0a:	bf44      	itt	mi
 8006d0c:	232b      	movmi	r3, #43	; 0x2b
 8006d0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d12:	f89a 3000 	ldrb.w	r3, [sl]
 8006d16:	2b2a      	cmp	r3, #42	; 0x2a
 8006d18:	d015      	beq.n	8006d46 <_svfiprintf_r+0xf6>
 8006d1a:	9a07      	ldr	r2, [sp, #28]
 8006d1c:	4654      	mov	r4, sl
 8006d1e:	2000      	movs	r0, #0
 8006d20:	f04f 0c0a 	mov.w	ip, #10
 8006d24:	4621      	mov	r1, r4
 8006d26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d2a:	3b30      	subs	r3, #48	; 0x30
 8006d2c:	2b09      	cmp	r3, #9
 8006d2e:	d94d      	bls.n	8006dcc <_svfiprintf_r+0x17c>
 8006d30:	b1b0      	cbz	r0, 8006d60 <_svfiprintf_r+0x110>
 8006d32:	9207      	str	r2, [sp, #28]
 8006d34:	e014      	b.n	8006d60 <_svfiprintf_r+0x110>
 8006d36:	eba0 0308 	sub.w	r3, r0, r8
 8006d3a:	fa09 f303 	lsl.w	r3, r9, r3
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	9304      	str	r3, [sp, #16]
 8006d42:	46a2      	mov	sl, r4
 8006d44:	e7d2      	b.n	8006cec <_svfiprintf_r+0x9c>
 8006d46:	9b03      	ldr	r3, [sp, #12]
 8006d48:	1d19      	adds	r1, r3, #4
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	9103      	str	r1, [sp, #12]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	bfbb      	ittet	lt
 8006d52:	425b      	neglt	r3, r3
 8006d54:	f042 0202 	orrlt.w	r2, r2, #2
 8006d58:	9307      	strge	r3, [sp, #28]
 8006d5a:	9307      	strlt	r3, [sp, #28]
 8006d5c:	bfb8      	it	lt
 8006d5e:	9204      	strlt	r2, [sp, #16]
 8006d60:	7823      	ldrb	r3, [r4, #0]
 8006d62:	2b2e      	cmp	r3, #46	; 0x2e
 8006d64:	d10c      	bne.n	8006d80 <_svfiprintf_r+0x130>
 8006d66:	7863      	ldrb	r3, [r4, #1]
 8006d68:	2b2a      	cmp	r3, #42	; 0x2a
 8006d6a:	d134      	bne.n	8006dd6 <_svfiprintf_r+0x186>
 8006d6c:	9b03      	ldr	r3, [sp, #12]
 8006d6e:	1d1a      	adds	r2, r3, #4
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	9203      	str	r2, [sp, #12]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	bfb8      	it	lt
 8006d78:	f04f 33ff 	movlt.w	r3, #4294967295
 8006d7c:	3402      	adds	r4, #2
 8006d7e:	9305      	str	r3, [sp, #20]
 8006d80:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8006e48 <_svfiprintf_r+0x1f8>
 8006d84:	7821      	ldrb	r1, [r4, #0]
 8006d86:	2203      	movs	r2, #3
 8006d88:	4650      	mov	r0, sl
 8006d8a:	f7f9 fa29 	bl	80001e0 <memchr>
 8006d8e:	b138      	cbz	r0, 8006da0 <_svfiprintf_r+0x150>
 8006d90:	9b04      	ldr	r3, [sp, #16]
 8006d92:	eba0 000a 	sub.w	r0, r0, sl
 8006d96:	2240      	movs	r2, #64	; 0x40
 8006d98:	4082      	lsls	r2, r0
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	3401      	adds	r4, #1
 8006d9e:	9304      	str	r3, [sp, #16]
 8006da0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006da4:	4825      	ldr	r0, [pc, #148]	; (8006e3c <_svfiprintf_r+0x1ec>)
 8006da6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006daa:	2206      	movs	r2, #6
 8006dac:	f7f9 fa18 	bl	80001e0 <memchr>
 8006db0:	2800      	cmp	r0, #0
 8006db2:	d038      	beq.n	8006e26 <_svfiprintf_r+0x1d6>
 8006db4:	4b22      	ldr	r3, [pc, #136]	; (8006e40 <_svfiprintf_r+0x1f0>)
 8006db6:	bb1b      	cbnz	r3, 8006e00 <_svfiprintf_r+0x1b0>
 8006db8:	9b03      	ldr	r3, [sp, #12]
 8006dba:	3307      	adds	r3, #7
 8006dbc:	f023 0307 	bic.w	r3, r3, #7
 8006dc0:	3308      	adds	r3, #8
 8006dc2:	9303      	str	r3, [sp, #12]
 8006dc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dc6:	4433      	add	r3, r6
 8006dc8:	9309      	str	r3, [sp, #36]	; 0x24
 8006dca:	e768      	b.n	8006c9e <_svfiprintf_r+0x4e>
 8006dcc:	fb0c 3202 	mla	r2, ip, r2, r3
 8006dd0:	460c      	mov	r4, r1
 8006dd2:	2001      	movs	r0, #1
 8006dd4:	e7a6      	b.n	8006d24 <_svfiprintf_r+0xd4>
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	3401      	adds	r4, #1
 8006dda:	9305      	str	r3, [sp, #20]
 8006ddc:	4619      	mov	r1, r3
 8006dde:	f04f 0c0a 	mov.w	ip, #10
 8006de2:	4620      	mov	r0, r4
 8006de4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006de8:	3a30      	subs	r2, #48	; 0x30
 8006dea:	2a09      	cmp	r2, #9
 8006dec:	d903      	bls.n	8006df6 <_svfiprintf_r+0x1a6>
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d0c6      	beq.n	8006d80 <_svfiprintf_r+0x130>
 8006df2:	9105      	str	r1, [sp, #20]
 8006df4:	e7c4      	b.n	8006d80 <_svfiprintf_r+0x130>
 8006df6:	fb0c 2101 	mla	r1, ip, r1, r2
 8006dfa:	4604      	mov	r4, r0
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	e7f0      	b.n	8006de2 <_svfiprintf_r+0x192>
 8006e00:	ab03      	add	r3, sp, #12
 8006e02:	9300      	str	r3, [sp, #0]
 8006e04:	462a      	mov	r2, r5
 8006e06:	4b0f      	ldr	r3, [pc, #60]	; (8006e44 <_svfiprintf_r+0x1f4>)
 8006e08:	a904      	add	r1, sp, #16
 8006e0a:	4638      	mov	r0, r7
 8006e0c:	f3af 8000 	nop.w
 8006e10:	1c42      	adds	r2, r0, #1
 8006e12:	4606      	mov	r6, r0
 8006e14:	d1d6      	bne.n	8006dc4 <_svfiprintf_r+0x174>
 8006e16:	89ab      	ldrh	r3, [r5, #12]
 8006e18:	065b      	lsls	r3, r3, #25
 8006e1a:	f53f af2d 	bmi.w	8006c78 <_svfiprintf_r+0x28>
 8006e1e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006e20:	b01d      	add	sp, #116	; 0x74
 8006e22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e26:	ab03      	add	r3, sp, #12
 8006e28:	9300      	str	r3, [sp, #0]
 8006e2a:	462a      	mov	r2, r5
 8006e2c:	4b05      	ldr	r3, [pc, #20]	; (8006e44 <_svfiprintf_r+0x1f4>)
 8006e2e:	a904      	add	r1, sp, #16
 8006e30:	4638      	mov	r0, r7
 8006e32:	f000 f879 	bl	8006f28 <_printf_i>
 8006e36:	e7eb      	b.n	8006e10 <_svfiprintf_r+0x1c0>
 8006e38:	08007b2b 	.word	0x08007b2b
 8006e3c:	08007b35 	.word	0x08007b35
 8006e40:	00000000 	.word	0x00000000
 8006e44:	08006b9d 	.word	0x08006b9d
 8006e48:	08007b31 	.word	0x08007b31

08006e4c <_printf_common>:
 8006e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e50:	4616      	mov	r6, r2
 8006e52:	4699      	mov	r9, r3
 8006e54:	688a      	ldr	r2, [r1, #8]
 8006e56:	690b      	ldr	r3, [r1, #16]
 8006e58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	bfb8      	it	lt
 8006e60:	4613      	movlt	r3, r2
 8006e62:	6033      	str	r3, [r6, #0]
 8006e64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e68:	4607      	mov	r7, r0
 8006e6a:	460c      	mov	r4, r1
 8006e6c:	b10a      	cbz	r2, 8006e72 <_printf_common+0x26>
 8006e6e:	3301      	adds	r3, #1
 8006e70:	6033      	str	r3, [r6, #0]
 8006e72:	6823      	ldr	r3, [r4, #0]
 8006e74:	0699      	lsls	r1, r3, #26
 8006e76:	bf42      	ittt	mi
 8006e78:	6833      	ldrmi	r3, [r6, #0]
 8006e7a:	3302      	addmi	r3, #2
 8006e7c:	6033      	strmi	r3, [r6, #0]
 8006e7e:	6825      	ldr	r5, [r4, #0]
 8006e80:	f015 0506 	ands.w	r5, r5, #6
 8006e84:	d106      	bne.n	8006e94 <_printf_common+0x48>
 8006e86:	f104 0a19 	add.w	sl, r4, #25
 8006e8a:	68e3      	ldr	r3, [r4, #12]
 8006e8c:	6832      	ldr	r2, [r6, #0]
 8006e8e:	1a9b      	subs	r3, r3, r2
 8006e90:	42ab      	cmp	r3, r5
 8006e92:	dc26      	bgt.n	8006ee2 <_printf_common+0x96>
 8006e94:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006e98:	1e13      	subs	r3, r2, #0
 8006e9a:	6822      	ldr	r2, [r4, #0]
 8006e9c:	bf18      	it	ne
 8006e9e:	2301      	movne	r3, #1
 8006ea0:	0692      	lsls	r2, r2, #26
 8006ea2:	d42b      	bmi.n	8006efc <_printf_common+0xb0>
 8006ea4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ea8:	4649      	mov	r1, r9
 8006eaa:	4638      	mov	r0, r7
 8006eac:	47c0      	blx	r8
 8006eae:	3001      	adds	r0, #1
 8006eb0:	d01e      	beq.n	8006ef0 <_printf_common+0xa4>
 8006eb2:	6823      	ldr	r3, [r4, #0]
 8006eb4:	6922      	ldr	r2, [r4, #16]
 8006eb6:	f003 0306 	and.w	r3, r3, #6
 8006eba:	2b04      	cmp	r3, #4
 8006ebc:	bf02      	ittt	eq
 8006ebe:	68e5      	ldreq	r5, [r4, #12]
 8006ec0:	6833      	ldreq	r3, [r6, #0]
 8006ec2:	1aed      	subeq	r5, r5, r3
 8006ec4:	68a3      	ldr	r3, [r4, #8]
 8006ec6:	bf0c      	ite	eq
 8006ec8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ecc:	2500      	movne	r5, #0
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	bfc4      	itt	gt
 8006ed2:	1a9b      	subgt	r3, r3, r2
 8006ed4:	18ed      	addgt	r5, r5, r3
 8006ed6:	2600      	movs	r6, #0
 8006ed8:	341a      	adds	r4, #26
 8006eda:	42b5      	cmp	r5, r6
 8006edc:	d11a      	bne.n	8006f14 <_printf_common+0xc8>
 8006ede:	2000      	movs	r0, #0
 8006ee0:	e008      	b.n	8006ef4 <_printf_common+0xa8>
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	4652      	mov	r2, sl
 8006ee6:	4649      	mov	r1, r9
 8006ee8:	4638      	mov	r0, r7
 8006eea:	47c0      	blx	r8
 8006eec:	3001      	adds	r0, #1
 8006eee:	d103      	bne.n	8006ef8 <_printf_common+0xac>
 8006ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ef4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ef8:	3501      	adds	r5, #1
 8006efa:	e7c6      	b.n	8006e8a <_printf_common+0x3e>
 8006efc:	18e1      	adds	r1, r4, r3
 8006efe:	1c5a      	adds	r2, r3, #1
 8006f00:	2030      	movs	r0, #48	; 0x30
 8006f02:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f06:	4422      	add	r2, r4
 8006f08:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f10:	3302      	adds	r3, #2
 8006f12:	e7c7      	b.n	8006ea4 <_printf_common+0x58>
 8006f14:	2301      	movs	r3, #1
 8006f16:	4622      	mov	r2, r4
 8006f18:	4649      	mov	r1, r9
 8006f1a:	4638      	mov	r0, r7
 8006f1c:	47c0      	blx	r8
 8006f1e:	3001      	adds	r0, #1
 8006f20:	d0e6      	beq.n	8006ef0 <_printf_common+0xa4>
 8006f22:	3601      	adds	r6, #1
 8006f24:	e7d9      	b.n	8006eda <_printf_common+0x8e>
	...

08006f28 <_printf_i>:
 8006f28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f2c:	7e0f      	ldrb	r7, [r1, #24]
 8006f2e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006f30:	2f78      	cmp	r7, #120	; 0x78
 8006f32:	4691      	mov	r9, r2
 8006f34:	4680      	mov	r8, r0
 8006f36:	460c      	mov	r4, r1
 8006f38:	469a      	mov	sl, r3
 8006f3a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006f3e:	d807      	bhi.n	8006f50 <_printf_i+0x28>
 8006f40:	2f62      	cmp	r7, #98	; 0x62
 8006f42:	d80a      	bhi.n	8006f5a <_printf_i+0x32>
 8006f44:	2f00      	cmp	r7, #0
 8006f46:	f000 80d4 	beq.w	80070f2 <_printf_i+0x1ca>
 8006f4a:	2f58      	cmp	r7, #88	; 0x58
 8006f4c:	f000 80c0 	beq.w	80070d0 <_printf_i+0x1a8>
 8006f50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f58:	e03a      	b.n	8006fd0 <_printf_i+0xa8>
 8006f5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f5e:	2b15      	cmp	r3, #21
 8006f60:	d8f6      	bhi.n	8006f50 <_printf_i+0x28>
 8006f62:	a101      	add	r1, pc, #4	; (adr r1, 8006f68 <_printf_i+0x40>)
 8006f64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f68:	08006fc1 	.word	0x08006fc1
 8006f6c:	08006fd5 	.word	0x08006fd5
 8006f70:	08006f51 	.word	0x08006f51
 8006f74:	08006f51 	.word	0x08006f51
 8006f78:	08006f51 	.word	0x08006f51
 8006f7c:	08006f51 	.word	0x08006f51
 8006f80:	08006fd5 	.word	0x08006fd5
 8006f84:	08006f51 	.word	0x08006f51
 8006f88:	08006f51 	.word	0x08006f51
 8006f8c:	08006f51 	.word	0x08006f51
 8006f90:	08006f51 	.word	0x08006f51
 8006f94:	080070d9 	.word	0x080070d9
 8006f98:	08007001 	.word	0x08007001
 8006f9c:	08007093 	.word	0x08007093
 8006fa0:	08006f51 	.word	0x08006f51
 8006fa4:	08006f51 	.word	0x08006f51
 8006fa8:	080070fb 	.word	0x080070fb
 8006fac:	08006f51 	.word	0x08006f51
 8006fb0:	08007001 	.word	0x08007001
 8006fb4:	08006f51 	.word	0x08006f51
 8006fb8:	08006f51 	.word	0x08006f51
 8006fbc:	0800709b 	.word	0x0800709b
 8006fc0:	682b      	ldr	r3, [r5, #0]
 8006fc2:	1d1a      	adds	r2, r3, #4
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	602a      	str	r2, [r5, #0]
 8006fc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fcc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	e09f      	b.n	8007114 <_printf_i+0x1ec>
 8006fd4:	6820      	ldr	r0, [r4, #0]
 8006fd6:	682b      	ldr	r3, [r5, #0]
 8006fd8:	0607      	lsls	r7, r0, #24
 8006fda:	f103 0104 	add.w	r1, r3, #4
 8006fde:	6029      	str	r1, [r5, #0]
 8006fe0:	d501      	bpl.n	8006fe6 <_printf_i+0xbe>
 8006fe2:	681e      	ldr	r6, [r3, #0]
 8006fe4:	e003      	b.n	8006fee <_printf_i+0xc6>
 8006fe6:	0646      	lsls	r6, r0, #25
 8006fe8:	d5fb      	bpl.n	8006fe2 <_printf_i+0xba>
 8006fea:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006fee:	2e00      	cmp	r6, #0
 8006ff0:	da03      	bge.n	8006ffa <_printf_i+0xd2>
 8006ff2:	232d      	movs	r3, #45	; 0x2d
 8006ff4:	4276      	negs	r6, r6
 8006ff6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ffa:	485a      	ldr	r0, [pc, #360]	; (8007164 <_printf_i+0x23c>)
 8006ffc:	230a      	movs	r3, #10
 8006ffe:	e012      	b.n	8007026 <_printf_i+0xfe>
 8007000:	682b      	ldr	r3, [r5, #0]
 8007002:	6820      	ldr	r0, [r4, #0]
 8007004:	1d19      	adds	r1, r3, #4
 8007006:	6029      	str	r1, [r5, #0]
 8007008:	0605      	lsls	r5, r0, #24
 800700a:	d501      	bpl.n	8007010 <_printf_i+0xe8>
 800700c:	681e      	ldr	r6, [r3, #0]
 800700e:	e002      	b.n	8007016 <_printf_i+0xee>
 8007010:	0641      	lsls	r1, r0, #25
 8007012:	d5fb      	bpl.n	800700c <_printf_i+0xe4>
 8007014:	881e      	ldrh	r6, [r3, #0]
 8007016:	4853      	ldr	r0, [pc, #332]	; (8007164 <_printf_i+0x23c>)
 8007018:	2f6f      	cmp	r7, #111	; 0x6f
 800701a:	bf0c      	ite	eq
 800701c:	2308      	moveq	r3, #8
 800701e:	230a      	movne	r3, #10
 8007020:	2100      	movs	r1, #0
 8007022:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007026:	6865      	ldr	r5, [r4, #4]
 8007028:	60a5      	str	r5, [r4, #8]
 800702a:	2d00      	cmp	r5, #0
 800702c:	bfa2      	ittt	ge
 800702e:	6821      	ldrge	r1, [r4, #0]
 8007030:	f021 0104 	bicge.w	r1, r1, #4
 8007034:	6021      	strge	r1, [r4, #0]
 8007036:	b90e      	cbnz	r6, 800703c <_printf_i+0x114>
 8007038:	2d00      	cmp	r5, #0
 800703a:	d04b      	beq.n	80070d4 <_printf_i+0x1ac>
 800703c:	4615      	mov	r5, r2
 800703e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007042:	fb03 6711 	mls	r7, r3, r1, r6
 8007046:	5dc7      	ldrb	r7, [r0, r7]
 8007048:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800704c:	4637      	mov	r7, r6
 800704e:	42bb      	cmp	r3, r7
 8007050:	460e      	mov	r6, r1
 8007052:	d9f4      	bls.n	800703e <_printf_i+0x116>
 8007054:	2b08      	cmp	r3, #8
 8007056:	d10b      	bne.n	8007070 <_printf_i+0x148>
 8007058:	6823      	ldr	r3, [r4, #0]
 800705a:	07de      	lsls	r6, r3, #31
 800705c:	d508      	bpl.n	8007070 <_printf_i+0x148>
 800705e:	6923      	ldr	r3, [r4, #16]
 8007060:	6861      	ldr	r1, [r4, #4]
 8007062:	4299      	cmp	r1, r3
 8007064:	bfde      	ittt	le
 8007066:	2330      	movle	r3, #48	; 0x30
 8007068:	f805 3c01 	strble.w	r3, [r5, #-1]
 800706c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007070:	1b52      	subs	r2, r2, r5
 8007072:	6122      	str	r2, [r4, #16]
 8007074:	f8cd a000 	str.w	sl, [sp]
 8007078:	464b      	mov	r3, r9
 800707a:	aa03      	add	r2, sp, #12
 800707c:	4621      	mov	r1, r4
 800707e:	4640      	mov	r0, r8
 8007080:	f7ff fee4 	bl	8006e4c <_printf_common>
 8007084:	3001      	adds	r0, #1
 8007086:	d14a      	bne.n	800711e <_printf_i+0x1f6>
 8007088:	f04f 30ff 	mov.w	r0, #4294967295
 800708c:	b004      	add	sp, #16
 800708e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007092:	6823      	ldr	r3, [r4, #0]
 8007094:	f043 0320 	orr.w	r3, r3, #32
 8007098:	6023      	str	r3, [r4, #0]
 800709a:	4833      	ldr	r0, [pc, #204]	; (8007168 <_printf_i+0x240>)
 800709c:	2778      	movs	r7, #120	; 0x78
 800709e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80070a2:	6823      	ldr	r3, [r4, #0]
 80070a4:	6829      	ldr	r1, [r5, #0]
 80070a6:	061f      	lsls	r7, r3, #24
 80070a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80070ac:	d402      	bmi.n	80070b4 <_printf_i+0x18c>
 80070ae:	065f      	lsls	r7, r3, #25
 80070b0:	bf48      	it	mi
 80070b2:	b2b6      	uxthmi	r6, r6
 80070b4:	07df      	lsls	r7, r3, #31
 80070b6:	bf48      	it	mi
 80070b8:	f043 0320 	orrmi.w	r3, r3, #32
 80070bc:	6029      	str	r1, [r5, #0]
 80070be:	bf48      	it	mi
 80070c0:	6023      	strmi	r3, [r4, #0]
 80070c2:	b91e      	cbnz	r6, 80070cc <_printf_i+0x1a4>
 80070c4:	6823      	ldr	r3, [r4, #0]
 80070c6:	f023 0320 	bic.w	r3, r3, #32
 80070ca:	6023      	str	r3, [r4, #0]
 80070cc:	2310      	movs	r3, #16
 80070ce:	e7a7      	b.n	8007020 <_printf_i+0xf8>
 80070d0:	4824      	ldr	r0, [pc, #144]	; (8007164 <_printf_i+0x23c>)
 80070d2:	e7e4      	b.n	800709e <_printf_i+0x176>
 80070d4:	4615      	mov	r5, r2
 80070d6:	e7bd      	b.n	8007054 <_printf_i+0x12c>
 80070d8:	682b      	ldr	r3, [r5, #0]
 80070da:	6826      	ldr	r6, [r4, #0]
 80070dc:	6961      	ldr	r1, [r4, #20]
 80070de:	1d18      	adds	r0, r3, #4
 80070e0:	6028      	str	r0, [r5, #0]
 80070e2:	0635      	lsls	r5, r6, #24
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	d501      	bpl.n	80070ec <_printf_i+0x1c4>
 80070e8:	6019      	str	r1, [r3, #0]
 80070ea:	e002      	b.n	80070f2 <_printf_i+0x1ca>
 80070ec:	0670      	lsls	r0, r6, #25
 80070ee:	d5fb      	bpl.n	80070e8 <_printf_i+0x1c0>
 80070f0:	8019      	strh	r1, [r3, #0]
 80070f2:	2300      	movs	r3, #0
 80070f4:	6123      	str	r3, [r4, #16]
 80070f6:	4615      	mov	r5, r2
 80070f8:	e7bc      	b.n	8007074 <_printf_i+0x14c>
 80070fa:	682b      	ldr	r3, [r5, #0]
 80070fc:	1d1a      	adds	r2, r3, #4
 80070fe:	602a      	str	r2, [r5, #0]
 8007100:	681d      	ldr	r5, [r3, #0]
 8007102:	6862      	ldr	r2, [r4, #4]
 8007104:	2100      	movs	r1, #0
 8007106:	4628      	mov	r0, r5
 8007108:	f7f9 f86a 	bl	80001e0 <memchr>
 800710c:	b108      	cbz	r0, 8007112 <_printf_i+0x1ea>
 800710e:	1b40      	subs	r0, r0, r5
 8007110:	6060      	str	r0, [r4, #4]
 8007112:	6863      	ldr	r3, [r4, #4]
 8007114:	6123      	str	r3, [r4, #16]
 8007116:	2300      	movs	r3, #0
 8007118:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800711c:	e7aa      	b.n	8007074 <_printf_i+0x14c>
 800711e:	6923      	ldr	r3, [r4, #16]
 8007120:	462a      	mov	r2, r5
 8007122:	4649      	mov	r1, r9
 8007124:	4640      	mov	r0, r8
 8007126:	47d0      	blx	sl
 8007128:	3001      	adds	r0, #1
 800712a:	d0ad      	beq.n	8007088 <_printf_i+0x160>
 800712c:	6823      	ldr	r3, [r4, #0]
 800712e:	079b      	lsls	r3, r3, #30
 8007130:	d413      	bmi.n	800715a <_printf_i+0x232>
 8007132:	68e0      	ldr	r0, [r4, #12]
 8007134:	9b03      	ldr	r3, [sp, #12]
 8007136:	4298      	cmp	r0, r3
 8007138:	bfb8      	it	lt
 800713a:	4618      	movlt	r0, r3
 800713c:	e7a6      	b.n	800708c <_printf_i+0x164>
 800713e:	2301      	movs	r3, #1
 8007140:	4632      	mov	r2, r6
 8007142:	4649      	mov	r1, r9
 8007144:	4640      	mov	r0, r8
 8007146:	47d0      	blx	sl
 8007148:	3001      	adds	r0, #1
 800714a:	d09d      	beq.n	8007088 <_printf_i+0x160>
 800714c:	3501      	adds	r5, #1
 800714e:	68e3      	ldr	r3, [r4, #12]
 8007150:	9903      	ldr	r1, [sp, #12]
 8007152:	1a5b      	subs	r3, r3, r1
 8007154:	42ab      	cmp	r3, r5
 8007156:	dcf2      	bgt.n	800713e <_printf_i+0x216>
 8007158:	e7eb      	b.n	8007132 <_printf_i+0x20a>
 800715a:	2500      	movs	r5, #0
 800715c:	f104 0619 	add.w	r6, r4, #25
 8007160:	e7f5      	b.n	800714e <_printf_i+0x226>
 8007162:	bf00      	nop
 8007164:	08007b3c 	.word	0x08007b3c
 8007168:	08007b4d 	.word	0x08007b4d

0800716c <__sflush_r>:
 800716c:	898a      	ldrh	r2, [r1, #12]
 800716e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007172:	4605      	mov	r5, r0
 8007174:	0710      	lsls	r0, r2, #28
 8007176:	460c      	mov	r4, r1
 8007178:	d458      	bmi.n	800722c <__sflush_r+0xc0>
 800717a:	684b      	ldr	r3, [r1, #4]
 800717c:	2b00      	cmp	r3, #0
 800717e:	dc05      	bgt.n	800718c <__sflush_r+0x20>
 8007180:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007182:	2b00      	cmp	r3, #0
 8007184:	dc02      	bgt.n	800718c <__sflush_r+0x20>
 8007186:	2000      	movs	r0, #0
 8007188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800718c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800718e:	2e00      	cmp	r6, #0
 8007190:	d0f9      	beq.n	8007186 <__sflush_r+0x1a>
 8007192:	2300      	movs	r3, #0
 8007194:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007198:	682f      	ldr	r7, [r5, #0]
 800719a:	6a21      	ldr	r1, [r4, #32]
 800719c:	602b      	str	r3, [r5, #0]
 800719e:	d032      	beq.n	8007206 <__sflush_r+0x9a>
 80071a0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80071a2:	89a3      	ldrh	r3, [r4, #12]
 80071a4:	075a      	lsls	r2, r3, #29
 80071a6:	d505      	bpl.n	80071b4 <__sflush_r+0x48>
 80071a8:	6863      	ldr	r3, [r4, #4]
 80071aa:	1ac0      	subs	r0, r0, r3
 80071ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80071ae:	b10b      	cbz	r3, 80071b4 <__sflush_r+0x48>
 80071b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80071b2:	1ac0      	subs	r0, r0, r3
 80071b4:	2300      	movs	r3, #0
 80071b6:	4602      	mov	r2, r0
 80071b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80071ba:	6a21      	ldr	r1, [r4, #32]
 80071bc:	4628      	mov	r0, r5
 80071be:	47b0      	blx	r6
 80071c0:	1c43      	adds	r3, r0, #1
 80071c2:	89a3      	ldrh	r3, [r4, #12]
 80071c4:	d106      	bne.n	80071d4 <__sflush_r+0x68>
 80071c6:	6829      	ldr	r1, [r5, #0]
 80071c8:	291d      	cmp	r1, #29
 80071ca:	d82b      	bhi.n	8007224 <__sflush_r+0xb8>
 80071cc:	4a29      	ldr	r2, [pc, #164]	; (8007274 <__sflush_r+0x108>)
 80071ce:	410a      	asrs	r2, r1
 80071d0:	07d6      	lsls	r6, r2, #31
 80071d2:	d427      	bmi.n	8007224 <__sflush_r+0xb8>
 80071d4:	2200      	movs	r2, #0
 80071d6:	6062      	str	r2, [r4, #4]
 80071d8:	04d9      	lsls	r1, r3, #19
 80071da:	6922      	ldr	r2, [r4, #16]
 80071dc:	6022      	str	r2, [r4, #0]
 80071de:	d504      	bpl.n	80071ea <__sflush_r+0x7e>
 80071e0:	1c42      	adds	r2, r0, #1
 80071e2:	d101      	bne.n	80071e8 <__sflush_r+0x7c>
 80071e4:	682b      	ldr	r3, [r5, #0]
 80071e6:	b903      	cbnz	r3, 80071ea <__sflush_r+0x7e>
 80071e8:	6560      	str	r0, [r4, #84]	; 0x54
 80071ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80071ec:	602f      	str	r7, [r5, #0]
 80071ee:	2900      	cmp	r1, #0
 80071f0:	d0c9      	beq.n	8007186 <__sflush_r+0x1a>
 80071f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80071f6:	4299      	cmp	r1, r3
 80071f8:	d002      	beq.n	8007200 <__sflush_r+0x94>
 80071fa:	4628      	mov	r0, r5
 80071fc:	f7ff fbce 	bl	800699c <_free_r>
 8007200:	2000      	movs	r0, #0
 8007202:	6360      	str	r0, [r4, #52]	; 0x34
 8007204:	e7c0      	b.n	8007188 <__sflush_r+0x1c>
 8007206:	2301      	movs	r3, #1
 8007208:	4628      	mov	r0, r5
 800720a:	47b0      	blx	r6
 800720c:	1c41      	adds	r1, r0, #1
 800720e:	d1c8      	bne.n	80071a2 <__sflush_r+0x36>
 8007210:	682b      	ldr	r3, [r5, #0]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d0c5      	beq.n	80071a2 <__sflush_r+0x36>
 8007216:	2b1d      	cmp	r3, #29
 8007218:	d001      	beq.n	800721e <__sflush_r+0xb2>
 800721a:	2b16      	cmp	r3, #22
 800721c:	d101      	bne.n	8007222 <__sflush_r+0xb6>
 800721e:	602f      	str	r7, [r5, #0]
 8007220:	e7b1      	b.n	8007186 <__sflush_r+0x1a>
 8007222:	89a3      	ldrh	r3, [r4, #12]
 8007224:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007228:	81a3      	strh	r3, [r4, #12]
 800722a:	e7ad      	b.n	8007188 <__sflush_r+0x1c>
 800722c:	690f      	ldr	r7, [r1, #16]
 800722e:	2f00      	cmp	r7, #0
 8007230:	d0a9      	beq.n	8007186 <__sflush_r+0x1a>
 8007232:	0793      	lsls	r3, r2, #30
 8007234:	680e      	ldr	r6, [r1, #0]
 8007236:	bf08      	it	eq
 8007238:	694b      	ldreq	r3, [r1, #20]
 800723a:	600f      	str	r7, [r1, #0]
 800723c:	bf18      	it	ne
 800723e:	2300      	movne	r3, #0
 8007240:	eba6 0807 	sub.w	r8, r6, r7
 8007244:	608b      	str	r3, [r1, #8]
 8007246:	f1b8 0f00 	cmp.w	r8, #0
 800724a:	dd9c      	ble.n	8007186 <__sflush_r+0x1a>
 800724c:	6a21      	ldr	r1, [r4, #32]
 800724e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007250:	4643      	mov	r3, r8
 8007252:	463a      	mov	r2, r7
 8007254:	4628      	mov	r0, r5
 8007256:	47b0      	blx	r6
 8007258:	2800      	cmp	r0, #0
 800725a:	dc06      	bgt.n	800726a <__sflush_r+0xfe>
 800725c:	89a3      	ldrh	r3, [r4, #12]
 800725e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007262:	81a3      	strh	r3, [r4, #12]
 8007264:	f04f 30ff 	mov.w	r0, #4294967295
 8007268:	e78e      	b.n	8007188 <__sflush_r+0x1c>
 800726a:	4407      	add	r7, r0
 800726c:	eba8 0800 	sub.w	r8, r8, r0
 8007270:	e7e9      	b.n	8007246 <__sflush_r+0xda>
 8007272:	bf00      	nop
 8007274:	dfbffffe 	.word	0xdfbffffe

08007278 <_fflush_r>:
 8007278:	b538      	push	{r3, r4, r5, lr}
 800727a:	690b      	ldr	r3, [r1, #16]
 800727c:	4605      	mov	r5, r0
 800727e:	460c      	mov	r4, r1
 8007280:	b913      	cbnz	r3, 8007288 <_fflush_r+0x10>
 8007282:	2500      	movs	r5, #0
 8007284:	4628      	mov	r0, r5
 8007286:	bd38      	pop	{r3, r4, r5, pc}
 8007288:	b118      	cbz	r0, 8007292 <_fflush_r+0x1a>
 800728a:	6a03      	ldr	r3, [r0, #32]
 800728c:	b90b      	cbnz	r3, 8007292 <_fflush_r+0x1a>
 800728e:	f7ff fa2b 	bl	80066e8 <__sinit>
 8007292:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d0f3      	beq.n	8007282 <_fflush_r+0xa>
 800729a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800729c:	07d0      	lsls	r0, r2, #31
 800729e:	d404      	bmi.n	80072aa <_fflush_r+0x32>
 80072a0:	0599      	lsls	r1, r3, #22
 80072a2:	d402      	bmi.n	80072aa <_fflush_r+0x32>
 80072a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80072a6:	f7ff fb4a 	bl	800693e <__retarget_lock_acquire_recursive>
 80072aa:	4628      	mov	r0, r5
 80072ac:	4621      	mov	r1, r4
 80072ae:	f7ff ff5d 	bl	800716c <__sflush_r>
 80072b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80072b4:	07da      	lsls	r2, r3, #31
 80072b6:	4605      	mov	r5, r0
 80072b8:	d4e4      	bmi.n	8007284 <_fflush_r+0xc>
 80072ba:	89a3      	ldrh	r3, [r4, #12]
 80072bc:	059b      	lsls	r3, r3, #22
 80072be:	d4e1      	bmi.n	8007284 <_fflush_r+0xc>
 80072c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80072c2:	f7ff fb3d 	bl	8006940 <__retarget_lock_release_recursive>
 80072c6:	e7dd      	b.n	8007284 <_fflush_r+0xc>

080072c8 <fiprintf>:
 80072c8:	b40e      	push	{r1, r2, r3}
 80072ca:	b503      	push	{r0, r1, lr}
 80072cc:	4601      	mov	r1, r0
 80072ce:	ab03      	add	r3, sp, #12
 80072d0:	4805      	ldr	r0, [pc, #20]	; (80072e8 <fiprintf+0x20>)
 80072d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80072d6:	6800      	ldr	r0, [r0, #0]
 80072d8:	9301      	str	r3, [sp, #4]
 80072da:	f000 f891 	bl	8007400 <_vfiprintf_r>
 80072de:	b002      	add	sp, #8
 80072e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80072e4:	b003      	add	sp, #12
 80072e6:	4770      	bx	lr
 80072e8:	20000074 	.word	0x20000074

080072ec <memmove>:
 80072ec:	4288      	cmp	r0, r1
 80072ee:	b510      	push	{r4, lr}
 80072f0:	eb01 0402 	add.w	r4, r1, r2
 80072f4:	d902      	bls.n	80072fc <memmove+0x10>
 80072f6:	4284      	cmp	r4, r0
 80072f8:	4623      	mov	r3, r4
 80072fa:	d807      	bhi.n	800730c <memmove+0x20>
 80072fc:	1e43      	subs	r3, r0, #1
 80072fe:	42a1      	cmp	r1, r4
 8007300:	d008      	beq.n	8007314 <memmove+0x28>
 8007302:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007306:	f803 2f01 	strb.w	r2, [r3, #1]!
 800730a:	e7f8      	b.n	80072fe <memmove+0x12>
 800730c:	4402      	add	r2, r0
 800730e:	4601      	mov	r1, r0
 8007310:	428a      	cmp	r2, r1
 8007312:	d100      	bne.n	8007316 <memmove+0x2a>
 8007314:	bd10      	pop	{r4, pc}
 8007316:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800731a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800731e:	e7f7      	b.n	8007310 <memmove+0x24>

08007320 <_sbrk_r>:
 8007320:	b538      	push	{r3, r4, r5, lr}
 8007322:	4d06      	ldr	r5, [pc, #24]	; (800733c <_sbrk_r+0x1c>)
 8007324:	2300      	movs	r3, #0
 8007326:	4604      	mov	r4, r0
 8007328:	4608      	mov	r0, r1
 800732a:	602b      	str	r3, [r5, #0]
 800732c:	f000 fae8 	bl	8007900 <_sbrk>
 8007330:	1c43      	adds	r3, r0, #1
 8007332:	d102      	bne.n	800733a <_sbrk_r+0x1a>
 8007334:	682b      	ldr	r3, [r5, #0]
 8007336:	b103      	cbz	r3, 800733a <_sbrk_r+0x1a>
 8007338:	6023      	str	r3, [r4, #0]
 800733a:	bd38      	pop	{r3, r4, r5, pc}
 800733c:	2000ccd4 	.word	0x2000ccd4

08007340 <abort>:
 8007340:	b508      	push	{r3, lr}
 8007342:	2006      	movs	r0, #6
 8007344:	f000 fa34 	bl	80077b0 <raise>
 8007348:	2001      	movs	r0, #1
 800734a:	f7f9 fd65 	bl	8000e18 <_exit>

0800734e <_realloc_r>:
 800734e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007352:	4680      	mov	r8, r0
 8007354:	4614      	mov	r4, r2
 8007356:	460e      	mov	r6, r1
 8007358:	b921      	cbnz	r1, 8007364 <_realloc_r+0x16>
 800735a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800735e:	4611      	mov	r1, r2
 8007360:	f7ff bb90 	b.w	8006a84 <_malloc_r>
 8007364:	b92a      	cbnz	r2, 8007372 <_realloc_r+0x24>
 8007366:	f7ff fb19 	bl	800699c <_free_r>
 800736a:	4625      	mov	r5, r4
 800736c:	4628      	mov	r0, r5
 800736e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007372:	f000 fa39 	bl	80077e8 <_malloc_usable_size_r>
 8007376:	4284      	cmp	r4, r0
 8007378:	4607      	mov	r7, r0
 800737a:	d802      	bhi.n	8007382 <_realloc_r+0x34>
 800737c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007380:	d812      	bhi.n	80073a8 <_realloc_r+0x5a>
 8007382:	4621      	mov	r1, r4
 8007384:	4640      	mov	r0, r8
 8007386:	f7ff fb7d 	bl	8006a84 <_malloc_r>
 800738a:	4605      	mov	r5, r0
 800738c:	2800      	cmp	r0, #0
 800738e:	d0ed      	beq.n	800736c <_realloc_r+0x1e>
 8007390:	42bc      	cmp	r4, r7
 8007392:	4622      	mov	r2, r4
 8007394:	4631      	mov	r1, r6
 8007396:	bf28      	it	cs
 8007398:	463a      	movcs	r2, r7
 800739a:	f7ff fad2 	bl	8006942 <memcpy>
 800739e:	4631      	mov	r1, r6
 80073a0:	4640      	mov	r0, r8
 80073a2:	f7ff fafb 	bl	800699c <_free_r>
 80073a6:	e7e1      	b.n	800736c <_realloc_r+0x1e>
 80073a8:	4635      	mov	r5, r6
 80073aa:	e7df      	b.n	800736c <_realloc_r+0x1e>

080073ac <__sfputc_r>:
 80073ac:	6893      	ldr	r3, [r2, #8]
 80073ae:	3b01      	subs	r3, #1
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	b410      	push	{r4}
 80073b4:	6093      	str	r3, [r2, #8]
 80073b6:	da08      	bge.n	80073ca <__sfputc_r+0x1e>
 80073b8:	6994      	ldr	r4, [r2, #24]
 80073ba:	42a3      	cmp	r3, r4
 80073bc:	db01      	blt.n	80073c2 <__sfputc_r+0x16>
 80073be:	290a      	cmp	r1, #10
 80073c0:	d103      	bne.n	80073ca <__sfputc_r+0x1e>
 80073c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073c6:	f000 b935 	b.w	8007634 <__swbuf_r>
 80073ca:	6813      	ldr	r3, [r2, #0]
 80073cc:	1c58      	adds	r0, r3, #1
 80073ce:	6010      	str	r0, [r2, #0]
 80073d0:	7019      	strb	r1, [r3, #0]
 80073d2:	4608      	mov	r0, r1
 80073d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073d8:	4770      	bx	lr

080073da <__sfputs_r>:
 80073da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073dc:	4606      	mov	r6, r0
 80073de:	460f      	mov	r7, r1
 80073e0:	4614      	mov	r4, r2
 80073e2:	18d5      	adds	r5, r2, r3
 80073e4:	42ac      	cmp	r4, r5
 80073e6:	d101      	bne.n	80073ec <__sfputs_r+0x12>
 80073e8:	2000      	movs	r0, #0
 80073ea:	e007      	b.n	80073fc <__sfputs_r+0x22>
 80073ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073f0:	463a      	mov	r2, r7
 80073f2:	4630      	mov	r0, r6
 80073f4:	f7ff ffda 	bl	80073ac <__sfputc_r>
 80073f8:	1c43      	adds	r3, r0, #1
 80073fa:	d1f3      	bne.n	80073e4 <__sfputs_r+0xa>
 80073fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007400 <_vfiprintf_r>:
 8007400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007404:	460d      	mov	r5, r1
 8007406:	b09d      	sub	sp, #116	; 0x74
 8007408:	4614      	mov	r4, r2
 800740a:	4698      	mov	r8, r3
 800740c:	4606      	mov	r6, r0
 800740e:	b118      	cbz	r0, 8007418 <_vfiprintf_r+0x18>
 8007410:	6a03      	ldr	r3, [r0, #32]
 8007412:	b90b      	cbnz	r3, 8007418 <_vfiprintf_r+0x18>
 8007414:	f7ff f968 	bl	80066e8 <__sinit>
 8007418:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800741a:	07d9      	lsls	r1, r3, #31
 800741c:	d405      	bmi.n	800742a <_vfiprintf_r+0x2a>
 800741e:	89ab      	ldrh	r3, [r5, #12]
 8007420:	059a      	lsls	r2, r3, #22
 8007422:	d402      	bmi.n	800742a <_vfiprintf_r+0x2a>
 8007424:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007426:	f7ff fa8a 	bl	800693e <__retarget_lock_acquire_recursive>
 800742a:	89ab      	ldrh	r3, [r5, #12]
 800742c:	071b      	lsls	r3, r3, #28
 800742e:	d501      	bpl.n	8007434 <_vfiprintf_r+0x34>
 8007430:	692b      	ldr	r3, [r5, #16]
 8007432:	b99b      	cbnz	r3, 800745c <_vfiprintf_r+0x5c>
 8007434:	4629      	mov	r1, r5
 8007436:	4630      	mov	r0, r6
 8007438:	f000 f93a 	bl	80076b0 <__swsetup_r>
 800743c:	b170      	cbz	r0, 800745c <_vfiprintf_r+0x5c>
 800743e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007440:	07dc      	lsls	r4, r3, #31
 8007442:	d504      	bpl.n	800744e <_vfiprintf_r+0x4e>
 8007444:	f04f 30ff 	mov.w	r0, #4294967295
 8007448:	b01d      	add	sp, #116	; 0x74
 800744a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800744e:	89ab      	ldrh	r3, [r5, #12]
 8007450:	0598      	lsls	r0, r3, #22
 8007452:	d4f7      	bmi.n	8007444 <_vfiprintf_r+0x44>
 8007454:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007456:	f7ff fa73 	bl	8006940 <__retarget_lock_release_recursive>
 800745a:	e7f3      	b.n	8007444 <_vfiprintf_r+0x44>
 800745c:	2300      	movs	r3, #0
 800745e:	9309      	str	r3, [sp, #36]	; 0x24
 8007460:	2320      	movs	r3, #32
 8007462:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007466:	f8cd 800c 	str.w	r8, [sp, #12]
 800746a:	2330      	movs	r3, #48	; 0x30
 800746c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007620 <_vfiprintf_r+0x220>
 8007470:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007474:	f04f 0901 	mov.w	r9, #1
 8007478:	4623      	mov	r3, r4
 800747a:	469a      	mov	sl, r3
 800747c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007480:	b10a      	cbz	r2, 8007486 <_vfiprintf_r+0x86>
 8007482:	2a25      	cmp	r2, #37	; 0x25
 8007484:	d1f9      	bne.n	800747a <_vfiprintf_r+0x7a>
 8007486:	ebba 0b04 	subs.w	fp, sl, r4
 800748a:	d00b      	beq.n	80074a4 <_vfiprintf_r+0xa4>
 800748c:	465b      	mov	r3, fp
 800748e:	4622      	mov	r2, r4
 8007490:	4629      	mov	r1, r5
 8007492:	4630      	mov	r0, r6
 8007494:	f7ff ffa1 	bl	80073da <__sfputs_r>
 8007498:	3001      	adds	r0, #1
 800749a:	f000 80a9 	beq.w	80075f0 <_vfiprintf_r+0x1f0>
 800749e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074a0:	445a      	add	r2, fp
 80074a2:	9209      	str	r2, [sp, #36]	; 0x24
 80074a4:	f89a 3000 	ldrb.w	r3, [sl]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	f000 80a1 	beq.w	80075f0 <_vfiprintf_r+0x1f0>
 80074ae:	2300      	movs	r3, #0
 80074b0:	f04f 32ff 	mov.w	r2, #4294967295
 80074b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074b8:	f10a 0a01 	add.w	sl, sl, #1
 80074bc:	9304      	str	r3, [sp, #16]
 80074be:	9307      	str	r3, [sp, #28]
 80074c0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80074c4:	931a      	str	r3, [sp, #104]	; 0x68
 80074c6:	4654      	mov	r4, sl
 80074c8:	2205      	movs	r2, #5
 80074ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074ce:	4854      	ldr	r0, [pc, #336]	; (8007620 <_vfiprintf_r+0x220>)
 80074d0:	f7f8 fe86 	bl	80001e0 <memchr>
 80074d4:	9a04      	ldr	r2, [sp, #16]
 80074d6:	b9d8      	cbnz	r0, 8007510 <_vfiprintf_r+0x110>
 80074d8:	06d1      	lsls	r1, r2, #27
 80074da:	bf44      	itt	mi
 80074dc:	2320      	movmi	r3, #32
 80074de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074e2:	0713      	lsls	r3, r2, #28
 80074e4:	bf44      	itt	mi
 80074e6:	232b      	movmi	r3, #43	; 0x2b
 80074e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074ec:	f89a 3000 	ldrb.w	r3, [sl]
 80074f0:	2b2a      	cmp	r3, #42	; 0x2a
 80074f2:	d015      	beq.n	8007520 <_vfiprintf_r+0x120>
 80074f4:	9a07      	ldr	r2, [sp, #28]
 80074f6:	4654      	mov	r4, sl
 80074f8:	2000      	movs	r0, #0
 80074fa:	f04f 0c0a 	mov.w	ip, #10
 80074fe:	4621      	mov	r1, r4
 8007500:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007504:	3b30      	subs	r3, #48	; 0x30
 8007506:	2b09      	cmp	r3, #9
 8007508:	d94d      	bls.n	80075a6 <_vfiprintf_r+0x1a6>
 800750a:	b1b0      	cbz	r0, 800753a <_vfiprintf_r+0x13a>
 800750c:	9207      	str	r2, [sp, #28]
 800750e:	e014      	b.n	800753a <_vfiprintf_r+0x13a>
 8007510:	eba0 0308 	sub.w	r3, r0, r8
 8007514:	fa09 f303 	lsl.w	r3, r9, r3
 8007518:	4313      	orrs	r3, r2
 800751a:	9304      	str	r3, [sp, #16]
 800751c:	46a2      	mov	sl, r4
 800751e:	e7d2      	b.n	80074c6 <_vfiprintf_r+0xc6>
 8007520:	9b03      	ldr	r3, [sp, #12]
 8007522:	1d19      	adds	r1, r3, #4
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	9103      	str	r1, [sp, #12]
 8007528:	2b00      	cmp	r3, #0
 800752a:	bfbb      	ittet	lt
 800752c:	425b      	neglt	r3, r3
 800752e:	f042 0202 	orrlt.w	r2, r2, #2
 8007532:	9307      	strge	r3, [sp, #28]
 8007534:	9307      	strlt	r3, [sp, #28]
 8007536:	bfb8      	it	lt
 8007538:	9204      	strlt	r2, [sp, #16]
 800753a:	7823      	ldrb	r3, [r4, #0]
 800753c:	2b2e      	cmp	r3, #46	; 0x2e
 800753e:	d10c      	bne.n	800755a <_vfiprintf_r+0x15a>
 8007540:	7863      	ldrb	r3, [r4, #1]
 8007542:	2b2a      	cmp	r3, #42	; 0x2a
 8007544:	d134      	bne.n	80075b0 <_vfiprintf_r+0x1b0>
 8007546:	9b03      	ldr	r3, [sp, #12]
 8007548:	1d1a      	adds	r2, r3, #4
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	9203      	str	r2, [sp, #12]
 800754e:	2b00      	cmp	r3, #0
 8007550:	bfb8      	it	lt
 8007552:	f04f 33ff 	movlt.w	r3, #4294967295
 8007556:	3402      	adds	r4, #2
 8007558:	9305      	str	r3, [sp, #20]
 800755a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007630 <_vfiprintf_r+0x230>
 800755e:	7821      	ldrb	r1, [r4, #0]
 8007560:	2203      	movs	r2, #3
 8007562:	4650      	mov	r0, sl
 8007564:	f7f8 fe3c 	bl	80001e0 <memchr>
 8007568:	b138      	cbz	r0, 800757a <_vfiprintf_r+0x17a>
 800756a:	9b04      	ldr	r3, [sp, #16]
 800756c:	eba0 000a 	sub.w	r0, r0, sl
 8007570:	2240      	movs	r2, #64	; 0x40
 8007572:	4082      	lsls	r2, r0
 8007574:	4313      	orrs	r3, r2
 8007576:	3401      	adds	r4, #1
 8007578:	9304      	str	r3, [sp, #16]
 800757a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800757e:	4829      	ldr	r0, [pc, #164]	; (8007624 <_vfiprintf_r+0x224>)
 8007580:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007584:	2206      	movs	r2, #6
 8007586:	f7f8 fe2b 	bl	80001e0 <memchr>
 800758a:	2800      	cmp	r0, #0
 800758c:	d03f      	beq.n	800760e <_vfiprintf_r+0x20e>
 800758e:	4b26      	ldr	r3, [pc, #152]	; (8007628 <_vfiprintf_r+0x228>)
 8007590:	bb1b      	cbnz	r3, 80075da <_vfiprintf_r+0x1da>
 8007592:	9b03      	ldr	r3, [sp, #12]
 8007594:	3307      	adds	r3, #7
 8007596:	f023 0307 	bic.w	r3, r3, #7
 800759a:	3308      	adds	r3, #8
 800759c:	9303      	str	r3, [sp, #12]
 800759e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075a0:	443b      	add	r3, r7
 80075a2:	9309      	str	r3, [sp, #36]	; 0x24
 80075a4:	e768      	b.n	8007478 <_vfiprintf_r+0x78>
 80075a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80075aa:	460c      	mov	r4, r1
 80075ac:	2001      	movs	r0, #1
 80075ae:	e7a6      	b.n	80074fe <_vfiprintf_r+0xfe>
 80075b0:	2300      	movs	r3, #0
 80075b2:	3401      	adds	r4, #1
 80075b4:	9305      	str	r3, [sp, #20]
 80075b6:	4619      	mov	r1, r3
 80075b8:	f04f 0c0a 	mov.w	ip, #10
 80075bc:	4620      	mov	r0, r4
 80075be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075c2:	3a30      	subs	r2, #48	; 0x30
 80075c4:	2a09      	cmp	r2, #9
 80075c6:	d903      	bls.n	80075d0 <_vfiprintf_r+0x1d0>
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d0c6      	beq.n	800755a <_vfiprintf_r+0x15a>
 80075cc:	9105      	str	r1, [sp, #20]
 80075ce:	e7c4      	b.n	800755a <_vfiprintf_r+0x15a>
 80075d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80075d4:	4604      	mov	r4, r0
 80075d6:	2301      	movs	r3, #1
 80075d8:	e7f0      	b.n	80075bc <_vfiprintf_r+0x1bc>
 80075da:	ab03      	add	r3, sp, #12
 80075dc:	9300      	str	r3, [sp, #0]
 80075de:	462a      	mov	r2, r5
 80075e0:	4b12      	ldr	r3, [pc, #72]	; (800762c <_vfiprintf_r+0x22c>)
 80075e2:	a904      	add	r1, sp, #16
 80075e4:	4630      	mov	r0, r6
 80075e6:	f3af 8000 	nop.w
 80075ea:	4607      	mov	r7, r0
 80075ec:	1c78      	adds	r0, r7, #1
 80075ee:	d1d6      	bne.n	800759e <_vfiprintf_r+0x19e>
 80075f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80075f2:	07d9      	lsls	r1, r3, #31
 80075f4:	d405      	bmi.n	8007602 <_vfiprintf_r+0x202>
 80075f6:	89ab      	ldrh	r3, [r5, #12]
 80075f8:	059a      	lsls	r2, r3, #22
 80075fa:	d402      	bmi.n	8007602 <_vfiprintf_r+0x202>
 80075fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80075fe:	f7ff f99f 	bl	8006940 <__retarget_lock_release_recursive>
 8007602:	89ab      	ldrh	r3, [r5, #12]
 8007604:	065b      	lsls	r3, r3, #25
 8007606:	f53f af1d 	bmi.w	8007444 <_vfiprintf_r+0x44>
 800760a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800760c:	e71c      	b.n	8007448 <_vfiprintf_r+0x48>
 800760e:	ab03      	add	r3, sp, #12
 8007610:	9300      	str	r3, [sp, #0]
 8007612:	462a      	mov	r2, r5
 8007614:	4b05      	ldr	r3, [pc, #20]	; (800762c <_vfiprintf_r+0x22c>)
 8007616:	a904      	add	r1, sp, #16
 8007618:	4630      	mov	r0, r6
 800761a:	f7ff fc85 	bl	8006f28 <_printf_i>
 800761e:	e7e4      	b.n	80075ea <_vfiprintf_r+0x1ea>
 8007620:	08007b2b 	.word	0x08007b2b
 8007624:	08007b35 	.word	0x08007b35
 8007628:	00000000 	.word	0x00000000
 800762c:	080073db 	.word	0x080073db
 8007630:	08007b31 	.word	0x08007b31

08007634 <__swbuf_r>:
 8007634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007636:	460e      	mov	r6, r1
 8007638:	4614      	mov	r4, r2
 800763a:	4605      	mov	r5, r0
 800763c:	b118      	cbz	r0, 8007646 <__swbuf_r+0x12>
 800763e:	6a03      	ldr	r3, [r0, #32]
 8007640:	b90b      	cbnz	r3, 8007646 <__swbuf_r+0x12>
 8007642:	f7ff f851 	bl	80066e8 <__sinit>
 8007646:	69a3      	ldr	r3, [r4, #24]
 8007648:	60a3      	str	r3, [r4, #8]
 800764a:	89a3      	ldrh	r3, [r4, #12]
 800764c:	071a      	lsls	r2, r3, #28
 800764e:	d525      	bpl.n	800769c <__swbuf_r+0x68>
 8007650:	6923      	ldr	r3, [r4, #16]
 8007652:	b31b      	cbz	r3, 800769c <__swbuf_r+0x68>
 8007654:	6823      	ldr	r3, [r4, #0]
 8007656:	6922      	ldr	r2, [r4, #16]
 8007658:	1a98      	subs	r0, r3, r2
 800765a:	6963      	ldr	r3, [r4, #20]
 800765c:	b2f6      	uxtb	r6, r6
 800765e:	4283      	cmp	r3, r0
 8007660:	4637      	mov	r7, r6
 8007662:	dc04      	bgt.n	800766e <__swbuf_r+0x3a>
 8007664:	4621      	mov	r1, r4
 8007666:	4628      	mov	r0, r5
 8007668:	f7ff fe06 	bl	8007278 <_fflush_r>
 800766c:	b9e0      	cbnz	r0, 80076a8 <__swbuf_r+0x74>
 800766e:	68a3      	ldr	r3, [r4, #8]
 8007670:	3b01      	subs	r3, #1
 8007672:	60a3      	str	r3, [r4, #8]
 8007674:	6823      	ldr	r3, [r4, #0]
 8007676:	1c5a      	adds	r2, r3, #1
 8007678:	6022      	str	r2, [r4, #0]
 800767a:	701e      	strb	r6, [r3, #0]
 800767c:	6962      	ldr	r2, [r4, #20]
 800767e:	1c43      	adds	r3, r0, #1
 8007680:	429a      	cmp	r2, r3
 8007682:	d004      	beq.n	800768e <__swbuf_r+0x5a>
 8007684:	89a3      	ldrh	r3, [r4, #12]
 8007686:	07db      	lsls	r3, r3, #31
 8007688:	d506      	bpl.n	8007698 <__swbuf_r+0x64>
 800768a:	2e0a      	cmp	r6, #10
 800768c:	d104      	bne.n	8007698 <__swbuf_r+0x64>
 800768e:	4621      	mov	r1, r4
 8007690:	4628      	mov	r0, r5
 8007692:	f7ff fdf1 	bl	8007278 <_fflush_r>
 8007696:	b938      	cbnz	r0, 80076a8 <__swbuf_r+0x74>
 8007698:	4638      	mov	r0, r7
 800769a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800769c:	4621      	mov	r1, r4
 800769e:	4628      	mov	r0, r5
 80076a0:	f000 f806 	bl	80076b0 <__swsetup_r>
 80076a4:	2800      	cmp	r0, #0
 80076a6:	d0d5      	beq.n	8007654 <__swbuf_r+0x20>
 80076a8:	f04f 37ff 	mov.w	r7, #4294967295
 80076ac:	e7f4      	b.n	8007698 <__swbuf_r+0x64>
	...

080076b0 <__swsetup_r>:
 80076b0:	b538      	push	{r3, r4, r5, lr}
 80076b2:	4b2a      	ldr	r3, [pc, #168]	; (800775c <__swsetup_r+0xac>)
 80076b4:	4605      	mov	r5, r0
 80076b6:	6818      	ldr	r0, [r3, #0]
 80076b8:	460c      	mov	r4, r1
 80076ba:	b118      	cbz	r0, 80076c4 <__swsetup_r+0x14>
 80076bc:	6a03      	ldr	r3, [r0, #32]
 80076be:	b90b      	cbnz	r3, 80076c4 <__swsetup_r+0x14>
 80076c0:	f7ff f812 	bl	80066e8 <__sinit>
 80076c4:	89a3      	ldrh	r3, [r4, #12]
 80076c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80076ca:	0718      	lsls	r0, r3, #28
 80076cc:	d422      	bmi.n	8007714 <__swsetup_r+0x64>
 80076ce:	06d9      	lsls	r1, r3, #27
 80076d0:	d407      	bmi.n	80076e2 <__swsetup_r+0x32>
 80076d2:	2309      	movs	r3, #9
 80076d4:	602b      	str	r3, [r5, #0]
 80076d6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80076da:	81a3      	strh	r3, [r4, #12]
 80076dc:	f04f 30ff 	mov.w	r0, #4294967295
 80076e0:	e034      	b.n	800774c <__swsetup_r+0x9c>
 80076e2:	0758      	lsls	r0, r3, #29
 80076e4:	d512      	bpl.n	800770c <__swsetup_r+0x5c>
 80076e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80076e8:	b141      	cbz	r1, 80076fc <__swsetup_r+0x4c>
 80076ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80076ee:	4299      	cmp	r1, r3
 80076f0:	d002      	beq.n	80076f8 <__swsetup_r+0x48>
 80076f2:	4628      	mov	r0, r5
 80076f4:	f7ff f952 	bl	800699c <_free_r>
 80076f8:	2300      	movs	r3, #0
 80076fa:	6363      	str	r3, [r4, #52]	; 0x34
 80076fc:	89a3      	ldrh	r3, [r4, #12]
 80076fe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007702:	81a3      	strh	r3, [r4, #12]
 8007704:	2300      	movs	r3, #0
 8007706:	6063      	str	r3, [r4, #4]
 8007708:	6923      	ldr	r3, [r4, #16]
 800770a:	6023      	str	r3, [r4, #0]
 800770c:	89a3      	ldrh	r3, [r4, #12]
 800770e:	f043 0308 	orr.w	r3, r3, #8
 8007712:	81a3      	strh	r3, [r4, #12]
 8007714:	6923      	ldr	r3, [r4, #16]
 8007716:	b94b      	cbnz	r3, 800772c <__swsetup_r+0x7c>
 8007718:	89a3      	ldrh	r3, [r4, #12]
 800771a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800771e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007722:	d003      	beq.n	800772c <__swsetup_r+0x7c>
 8007724:	4621      	mov	r1, r4
 8007726:	4628      	mov	r0, r5
 8007728:	f000 f88c 	bl	8007844 <__smakebuf_r>
 800772c:	89a0      	ldrh	r0, [r4, #12]
 800772e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007732:	f010 0301 	ands.w	r3, r0, #1
 8007736:	d00a      	beq.n	800774e <__swsetup_r+0x9e>
 8007738:	2300      	movs	r3, #0
 800773a:	60a3      	str	r3, [r4, #8]
 800773c:	6963      	ldr	r3, [r4, #20]
 800773e:	425b      	negs	r3, r3
 8007740:	61a3      	str	r3, [r4, #24]
 8007742:	6923      	ldr	r3, [r4, #16]
 8007744:	b943      	cbnz	r3, 8007758 <__swsetup_r+0xa8>
 8007746:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800774a:	d1c4      	bne.n	80076d6 <__swsetup_r+0x26>
 800774c:	bd38      	pop	{r3, r4, r5, pc}
 800774e:	0781      	lsls	r1, r0, #30
 8007750:	bf58      	it	pl
 8007752:	6963      	ldrpl	r3, [r4, #20]
 8007754:	60a3      	str	r3, [r4, #8]
 8007756:	e7f4      	b.n	8007742 <__swsetup_r+0x92>
 8007758:	2000      	movs	r0, #0
 800775a:	e7f7      	b.n	800774c <__swsetup_r+0x9c>
 800775c:	20000074 	.word	0x20000074

08007760 <_raise_r>:
 8007760:	291f      	cmp	r1, #31
 8007762:	b538      	push	{r3, r4, r5, lr}
 8007764:	4604      	mov	r4, r0
 8007766:	460d      	mov	r5, r1
 8007768:	d904      	bls.n	8007774 <_raise_r+0x14>
 800776a:	2316      	movs	r3, #22
 800776c:	6003      	str	r3, [r0, #0]
 800776e:	f04f 30ff 	mov.w	r0, #4294967295
 8007772:	bd38      	pop	{r3, r4, r5, pc}
 8007774:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007776:	b112      	cbz	r2, 800777e <_raise_r+0x1e>
 8007778:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800777c:	b94b      	cbnz	r3, 8007792 <_raise_r+0x32>
 800777e:	4620      	mov	r0, r4
 8007780:	f000 f830 	bl	80077e4 <_getpid_r>
 8007784:	462a      	mov	r2, r5
 8007786:	4601      	mov	r1, r0
 8007788:	4620      	mov	r0, r4
 800778a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800778e:	f000 b817 	b.w	80077c0 <_kill_r>
 8007792:	2b01      	cmp	r3, #1
 8007794:	d00a      	beq.n	80077ac <_raise_r+0x4c>
 8007796:	1c59      	adds	r1, r3, #1
 8007798:	d103      	bne.n	80077a2 <_raise_r+0x42>
 800779a:	2316      	movs	r3, #22
 800779c:	6003      	str	r3, [r0, #0]
 800779e:	2001      	movs	r0, #1
 80077a0:	e7e7      	b.n	8007772 <_raise_r+0x12>
 80077a2:	2400      	movs	r4, #0
 80077a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80077a8:	4628      	mov	r0, r5
 80077aa:	4798      	blx	r3
 80077ac:	2000      	movs	r0, #0
 80077ae:	e7e0      	b.n	8007772 <_raise_r+0x12>

080077b0 <raise>:
 80077b0:	4b02      	ldr	r3, [pc, #8]	; (80077bc <raise+0xc>)
 80077b2:	4601      	mov	r1, r0
 80077b4:	6818      	ldr	r0, [r3, #0]
 80077b6:	f7ff bfd3 	b.w	8007760 <_raise_r>
 80077ba:	bf00      	nop
 80077bc:	20000074 	.word	0x20000074

080077c0 <_kill_r>:
 80077c0:	b538      	push	{r3, r4, r5, lr}
 80077c2:	4d07      	ldr	r5, [pc, #28]	; (80077e0 <_kill_r+0x20>)
 80077c4:	2300      	movs	r3, #0
 80077c6:	4604      	mov	r4, r0
 80077c8:	4608      	mov	r0, r1
 80077ca:	4611      	mov	r1, r2
 80077cc:	602b      	str	r3, [r5, #0]
 80077ce:	f7f9 fb13 	bl	8000df8 <_kill>
 80077d2:	1c43      	adds	r3, r0, #1
 80077d4:	d102      	bne.n	80077dc <_kill_r+0x1c>
 80077d6:	682b      	ldr	r3, [r5, #0]
 80077d8:	b103      	cbz	r3, 80077dc <_kill_r+0x1c>
 80077da:	6023      	str	r3, [r4, #0]
 80077dc:	bd38      	pop	{r3, r4, r5, pc}
 80077de:	bf00      	nop
 80077e0:	2000ccd4 	.word	0x2000ccd4

080077e4 <_getpid_r>:
 80077e4:	f7f9 bb00 	b.w	8000de8 <_getpid>

080077e8 <_malloc_usable_size_r>:
 80077e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077ec:	1f18      	subs	r0, r3, #4
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	bfbc      	itt	lt
 80077f2:	580b      	ldrlt	r3, [r1, r0]
 80077f4:	18c0      	addlt	r0, r0, r3
 80077f6:	4770      	bx	lr

080077f8 <__swhatbuf_r>:
 80077f8:	b570      	push	{r4, r5, r6, lr}
 80077fa:	460c      	mov	r4, r1
 80077fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007800:	2900      	cmp	r1, #0
 8007802:	b096      	sub	sp, #88	; 0x58
 8007804:	4615      	mov	r5, r2
 8007806:	461e      	mov	r6, r3
 8007808:	da0d      	bge.n	8007826 <__swhatbuf_r+0x2e>
 800780a:	89a3      	ldrh	r3, [r4, #12]
 800780c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007810:	f04f 0100 	mov.w	r1, #0
 8007814:	bf0c      	ite	eq
 8007816:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800781a:	2340      	movne	r3, #64	; 0x40
 800781c:	2000      	movs	r0, #0
 800781e:	6031      	str	r1, [r6, #0]
 8007820:	602b      	str	r3, [r5, #0]
 8007822:	b016      	add	sp, #88	; 0x58
 8007824:	bd70      	pop	{r4, r5, r6, pc}
 8007826:	466a      	mov	r2, sp
 8007828:	f000 f848 	bl	80078bc <_fstat_r>
 800782c:	2800      	cmp	r0, #0
 800782e:	dbec      	blt.n	800780a <__swhatbuf_r+0x12>
 8007830:	9901      	ldr	r1, [sp, #4]
 8007832:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007836:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800783a:	4259      	negs	r1, r3
 800783c:	4159      	adcs	r1, r3
 800783e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007842:	e7eb      	b.n	800781c <__swhatbuf_r+0x24>

08007844 <__smakebuf_r>:
 8007844:	898b      	ldrh	r3, [r1, #12]
 8007846:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007848:	079d      	lsls	r5, r3, #30
 800784a:	4606      	mov	r6, r0
 800784c:	460c      	mov	r4, r1
 800784e:	d507      	bpl.n	8007860 <__smakebuf_r+0x1c>
 8007850:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007854:	6023      	str	r3, [r4, #0]
 8007856:	6123      	str	r3, [r4, #16]
 8007858:	2301      	movs	r3, #1
 800785a:	6163      	str	r3, [r4, #20]
 800785c:	b002      	add	sp, #8
 800785e:	bd70      	pop	{r4, r5, r6, pc}
 8007860:	ab01      	add	r3, sp, #4
 8007862:	466a      	mov	r2, sp
 8007864:	f7ff ffc8 	bl	80077f8 <__swhatbuf_r>
 8007868:	9900      	ldr	r1, [sp, #0]
 800786a:	4605      	mov	r5, r0
 800786c:	4630      	mov	r0, r6
 800786e:	f7ff f909 	bl	8006a84 <_malloc_r>
 8007872:	b948      	cbnz	r0, 8007888 <__smakebuf_r+0x44>
 8007874:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007878:	059a      	lsls	r2, r3, #22
 800787a:	d4ef      	bmi.n	800785c <__smakebuf_r+0x18>
 800787c:	f023 0303 	bic.w	r3, r3, #3
 8007880:	f043 0302 	orr.w	r3, r3, #2
 8007884:	81a3      	strh	r3, [r4, #12]
 8007886:	e7e3      	b.n	8007850 <__smakebuf_r+0xc>
 8007888:	89a3      	ldrh	r3, [r4, #12]
 800788a:	6020      	str	r0, [r4, #0]
 800788c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007890:	81a3      	strh	r3, [r4, #12]
 8007892:	9b00      	ldr	r3, [sp, #0]
 8007894:	6163      	str	r3, [r4, #20]
 8007896:	9b01      	ldr	r3, [sp, #4]
 8007898:	6120      	str	r0, [r4, #16]
 800789a:	b15b      	cbz	r3, 80078b4 <__smakebuf_r+0x70>
 800789c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078a0:	4630      	mov	r0, r6
 80078a2:	f000 f81d 	bl	80078e0 <_isatty_r>
 80078a6:	b128      	cbz	r0, 80078b4 <__smakebuf_r+0x70>
 80078a8:	89a3      	ldrh	r3, [r4, #12]
 80078aa:	f023 0303 	bic.w	r3, r3, #3
 80078ae:	f043 0301 	orr.w	r3, r3, #1
 80078b2:	81a3      	strh	r3, [r4, #12]
 80078b4:	89a3      	ldrh	r3, [r4, #12]
 80078b6:	431d      	orrs	r5, r3
 80078b8:	81a5      	strh	r5, [r4, #12]
 80078ba:	e7cf      	b.n	800785c <__smakebuf_r+0x18>

080078bc <_fstat_r>:
 80078bc:	b538      	push	{r3, r4, r5, lr}
 80078be:	4d07      	ldr	r5, [pc, #28]	; (80078dc <_fstat_r+0x20>)
 80078c0:	2300      	movs	r3, #0
 80078c2:	4604      	mov	r4, r0
 80078c4:	4608      	mov	r0, r1
 80078c6:	4611      	mov	r1, r2
 80078c8:	602b      	str	r3, [r5, #0]
 80078ca:	f7f9 faf4 	bl	8000eb6 <_fstat>
 80078ce:	1c43      	adds	r3, r0, #1
 80078d0:	d102      	bne.n	80078d8 <_fstat_r+0x1c>
 80078d2:	682b      	ldr	r3, [r5, #0]
 80078d4:	b103      	cbz	r3, 80078d8 <_fstat_r+0x1c>
 80078d6:	6023      	str	r3, [r4, #0]
 80078d8:	bd38      	pop	{r3, r4, r5, pc}
 80078da:	bf00      	nop
 80078dc:	2000ccd4 	.word	0x2000ccd4

080078e0 <_isatty_r>:
 80078e0:	b538      	push	{r3, r4, r5, lr}
 80078e2:	4d06      	ldr	r5, [pc, #24]	; (80078fc <_isatty_r+0x1c>)
 80078e4:	2300      	movs	r3, #0
 80078e6:	4604      	mov	r4, r0
 80078e8:	4608      	mov	r0, r1
 80078ea:	602b      	str	r3, [r5, #0]
 80078ec:	f7f9 faf3 	bl	8000ed6 <_isatty>
 80078f0:	1c43      	adds	r3, r0, #1
 80078f2:	d102      	bne.n	80078fa <_isatty_r+0x1a>
 80078f4:	682b      	ldr	r3, [r5, #0]
 80078f6:	b103      	cbz	r3, 80078fa <_isatty_r+0x1a>
 80078f8:	6023      	str	r3, [r4, #0]
 80078fa:	bd38      	pop	{r3, r4, r5, pc}
 80078fc:	2000ccd4 	.word	0x2000ccd4

08007900 <_sbrk>:
 8007900:	4a04      	ldr	r2, [pc, #16]	; (8007914 <_sbrk+0x14>)
 8007902:	6811      	ldr	r1, [r2, #0]
 8007904:	4603      	mov	r3, r0
 8007906:	b909      	cbnz	r1, 800790c <_sbrk+0xc>
 8007908:	4903      	ldr	r1, [pc, #12]	; (8007918 <_sbrk+0x18>)
 800790a:	6011      	str	r1, [r2, #0]
 800790c:	6810      	ldr	r0, [r2, #0]
 800790e:	4403      	add	r3, r0
 8007910:	6013      	str	r3, [r2, #0]
 8007912:	4770      	bx	lr
 8007914:	2000cce4 	.word	0x2000cce4
 8007918:	2000cce8 	.word	0x2000cce8

0800791c <_init>:
 800791c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800791e:	bf00      	nop
 8007920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007922:	bc08      	pop	{r3}
 8007924:	469e      	mov	lr, r3
 8007926:	4770      	bx	lr

08007928 <_fini>:
 8007928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800792a:	bf00      	nop
 800792c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800792e:	bc08      	pop	{r3}
 8007930:	469e      	mov	lr, r3
 8007932:	4770      	bx	lr
