// Seed: 2266824829
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4, id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  specify
    if (1) (posedge id_9 => (id_10 +: 1'b0)) = (1);
    $width(posedge id_11, 1);
    if (!1) (negedge id_12 => (id_13 +: 1)) = (id_8, 1'h0, id_7);
    (id_14 => id_15) = (id_4);
    (id_16 => id_17) = (1);
  endspecify module_0(
      id_4, id_12
  );
  `define pp_18 0
  assign id_12 = id_15;
  assign id_16 = 1;
  assign id_8  = id_2;
endmodule
