<stg><name>dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="1"/>
<literal name="icmp_ln612" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="1"/>
<literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %inc311623 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inc311623"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %pred_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pred_r

]]></Node>
<StgValue><ssdm name="pred_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %mul_ln374_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln374

]]></Node>
<StgValue><ssdm name="mul_ln374_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %DFG_NodesCount_kernels_values_load_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %DFG_NodesCount_kernels_values_load

]]></Node>
<StgValue><ssdm name="DFG_NodesCount_kernels_values_load_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i6 0, i6 %inc311623

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0 %inc311623_load = load i6 %inc311623

]]></Node>
<StgValue><ssdm name="inc311623_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln611 = icmp_ult  i6 %inc311623_load, i6 %DFG_NodesCount_kernels_values_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln611"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln611 = add i6 %inc311623_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln611"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln611 = br i1 %icmp_ln611, void %..loopexit10.loopexit_crit_edge.exitStub, void %.split5

]]></Node>
<StgValue><ssdm name="br_ln611"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="6">
<![CDATA[
.split5:1 %zext_ln612 = zext i6 %inc311623_load

]]></Node>
<StgValue><ssdm name="zext_ln612"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split5:2 %add_ln612 = add i10 %mul_ln374_read, i10 %zext_ln612

]]></Node>
<StgValue><ssdm name="add_ln612"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="10">
<![CDATA[
.split5:3 %zext_ln612_2 = zext i10 %add_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:4 %placement_static_kernels_values_addr = getelementptr i6 %placement_static_kernels_values, i64 0, i64 %zext_ln612_2

]]></Node>
<StgValue><ssdm name="placement_static_kernels_values_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="10">
<![CDATA[
.split5:5 %placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr

]]></Node>
<StgValue><ssdm name="placement_static_kernels_values_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:0 %specloopname_ln612 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39

]]></Node>
<StgValue><ssdm name="specloopname_ln612"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="10">
<![CDATA[
.split5:5 %placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr

]]></Node>
<StgValue><ssdm name="placement_static_kernels_values_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="6">
<![CDATA[
.split5:6 %zext_ln612_1 = zext i6 %placement_static_kernels_values_load

]]></Node>
<StgValue><ssdm name="zext_ln612_1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:7 %icmp_ln612 = icmp_eq  i8 %pred_read, i8 %zext_ln612_1

]]></Node>
<StgValue><ssdm name="icmp_ln612"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split5:8 %br_ln612 = br i1 %icmp_ln612, void, void %.split5..loopexit10.loopexit_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln612"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="1"/>
<literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln611 = store i6 %add_ln611, i6 %inc311623

]]></Node>
<StgValue><ssdm name="store_ln611"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="1"/>
<literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split5..loopexit10.loopexit_crit_edge.exitStub:0 %write_ln611 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %inc311623_out, i6 %inc311623_load

]]></Node>
<StgValue><ssdm name="write_ln611"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln611" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.split5..loopexit10.loopexit_crit_edge.exitStub:1 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
UnifiedReturnBlock:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
..loopexit10.loopexit_crit_edge.exitStub:0 %write_ln611 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %inc311623_out, i6 %inc311623_load

]]></Node>
<StgValue><ssdm name="write_ln611"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
..loopexit10.loopexit_crit_edge.exitStub:1 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
