--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 127178 paths analyzed, 431 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.194ns.
--------------------------------------------------------------------------------
Slack:                  5.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd13 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.137ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd13 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.AQ      Tcko                  0.476   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd13
    SLICE_X22Y33.B1      net (fanout=15)       3.381   M_state_q_FSM_FFd13
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M9        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D1       net (fanout=1)        1.338   myGame/myalu/myAdd/n0029[9]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     14.137ns (5.297ns logic, 8.840ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  5.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd21_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.037ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.683 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd21_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd21_1
    SLICE_X16Y28.D3      net (fanout=2)        0.994   M_state_q_FSM_FFd21_1
    SLICE_X16Y28.D       Tilo                  0.254   M_state_q_FSM_FFd15_1
                                                       myGame/muxA/Mmux_out31_SW0
    SLICE_X22Y33.B5      net (fanout=5)        2.079   myGame/muxA/N44
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M9        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D1       net (fanout=1)        1.338   myGame/myalu/myAdd/n0029[9]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     14.037ns (5.505ns logic, 8.532ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  5.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd13 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.950ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd13 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.AQ      Tcko                  0.476   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd13
    SLICE_X22Y33.B1      net (fanout=15)       3.381   M_state_q_FSM_FFd13
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M5        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D2       net (fanout=1)        1.151   myGame/myalu/myAdd/n0029[5]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.950ns (5.297ns logic, 8.653ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  6.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd13 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.935ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd13 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.AQ      Tcko                  0.476   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd13
    SLICE_X22Y33.B1      net (fanout=15)       3.381   M_state_q_FSM_FFd13
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D4       net (fanout=1)        1.136   myGame/myalu/myAdd/n0029[7]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.935ns (5.297ns logic, 8.638ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  6.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd21_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.850ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.683 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd21_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd21_1
    SLICE_X16Y28.D3      net (fanout=2)        0.994   M_state_q_FSM_FFd21_1
    SLICE_X16Y28.D       Tilo                  0.254   M_state_q_FSM_FFd15_1
                                                       myGame/muxA/Mmux_out31_SW0
    SLICE_X22Y33.B5      net (fanout=5)        2.079   myGame/muxA/N44
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M5        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D2       net (fanout=1)        1.151   myGame/myalu/myAdd/n0029[5]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.850ns (5.505ns logic, 8.345ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  6.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd21_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.835ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.683 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd21_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd21_1
    SLICE_X16Y28.D3      net (fanout=2)        0.994   M_state_q_FSM_FFd21_1
    SLICE_X16Y28.D       Tilo                  0.254   M_state_q_FSM_FFd15_1
                                                       myGame/muxA/Mmux_out31_SW0
    SLICE_X22Y33.B5      net (fanout=5)        2.079   myGame/muxA/N44
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D4       net (fanout=1)        1.136   myGame/myalu/myAdd/n0029[7]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.835ns (5.505ns logic, 8.330ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  6.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_2 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.766ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.683 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_2 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.525   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_2
    SLICE_X14Y25.B1      net (fanout=16)       1.267   M_myGame_sqc[2]
    SLICE_X14Y25.B       Tilo                  0.235   M_myRom_out[4]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y33.B4      net (fanout=12)       1.459   M_myRom_out[0]
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M9        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D1       net (fanout=1)        1.338   myGame/myalu/myAdd/n0029[9]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.766ns (5.581ns logic, 8.185ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  6.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.764ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.683 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_0
    SLICE_X14Y25.B4      net (fanout=14)       1.265   M_myGame_sqc[0]
    SLICE_X14Y25.B       Tilo                  0.235   M_myRom_out[4]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y33.B4      net (fanout=12)       1.459   M_myRom_out[0]
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M9        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D1       net (fanout=1)        1.338   myGame/myalu/myAdd/n0029[9]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.764ns (5.581ns logic, 8.183ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  6.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd16 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.762ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd16 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    SLICE_X16Y28.D6      net (fanout=12)       0.673   M_state_q_FSM_FFd16
    SLICE_X16Y28.D       Tilo                  0.254   M_state_q_FSM_FFd15_1
                                                       myGame/muxA/Mmux_out31_SW0
    SLICE_X22Y33.B5      net (fanout=5)        2.079   myGame/muxA/N44
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M9        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D1       net (fanout=1)        1.338   myGame/myalu/myAdd/n0029[9]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.762ns (5.551ns logic, 8.211ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  6.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd15_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.731ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (0.683 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd15_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.CQ      Tcko                  0.525   M_state_q_FSM_FFd15_1
                                                       M_state_q_FSM_FFd15_1
    SLICE_X16Y28.D2      net (fanout=3)        0.593   M_state_q_FSM_FFd15_1
    SLICE_X16Y28.D       Tilo                  0.254   M_state_q_FSM_FFd15_1
                                                       myGame/muxA/Mmux_out31_SW0
    SLICE_X22Y33.B5      net (fanout=5)        2.079   myGame/muxA/N44
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M9        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D1       net (fanout=1)        1.338   myGame/myalu/myAdd/n0029[9]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.731ns (5.600ns logic, 8.131ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  6.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.714ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.683 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X14Y25.B3      net (fanout=18)       1.222   M_myGame_sqc[3]
    SLICE_X14Y25.B       Tilo                  0.235   M_myRom_out[4]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y33.B4      net (fanout=12)       1.459   M_myRom_out[0]
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M9        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D1       net (fanout=1)        1.338   myGame/myalu/myAdd/n0029[9]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.714ns (5.574ns logic, 8.140ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  6.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_2 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.653ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.683 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_2 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.525   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_2
    SLICE_X14Y25.B1      net (fanout=16)       1.267   M_myGame_sqc[2]
    SLICE_X14Y25.B       Tilo                  0.235   M_myRom_out[4]
                                                       myGame_myRom/Mram_out16
    SLICE_X23Y32.B4      net (fanout=12)       1.692   M_myRom_out[0]
    SLICE_X23Y32.B       Tilo                  0.259   myGame/myalu/N98
                                                       myGame/M_muxA_out<8>1
    DSP48_X0Y7.B8        net (fanout=14)       1.926   myGame/M_muxA_out[8]
    DSP48_X0Y7.M9        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D1       net (fanout=1)        1.338   myGame/myalu/myAdd/n0029[9]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.653ns (5.605ns logic, 8.048ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  6.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.651ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.683 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_0
    SLICE_X14Y25.B4      net (fanout=14)       1.265   M_myGame_sqc[0]
    SLICE_X14Y25.B       Tilo                  0.235   M_myRom_out[4]
                                                       myGame_myRom/Mram_out16
    SLICE_X23Y32.B4      net (fanout=12)       1.692   M_myRom_out[0]
    SLICE_X23Y32.B       Tilo                  0.259   myGame/myalu/N98
                                                       myGame/M_muxA_out<8>1
    DSP48_X0Y7.B8        net (fanout=14)       1.926   myGame/M_muxA_out[8]
    DSP48_X0Y7.M9        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D1       net (fanout=1)        1.338   myGame/myalu/myAdd/n0029[9]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.651ns (5.605ns logic, 8.046ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  6.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd13 (FF)
  Destination:          myGame/board/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.639ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.688 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd13 to myGame/board/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.AQ      Tcko                  0.476   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd13
    SLICE_X22Y33.B1      net (fanout=15)       3.381   M_state_q_FSM_FFd13
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M13       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.C4       net (fanout=1)        1.236   myGame/myalu/myAdd/n0029[13]
    SLICE_X9Y29.C        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z11
    SLICE_X16Y32.A1      net (fanout=5)        1.523   z10
    SLICE_X16Y32.CLK     Tas                   0.339   M_myGame_display[2]
                                                       myGame/muxBoard/Mmux_out17
                                                       myGame/board/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.639ns (5.203ns logic, 8.436ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  6.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.601ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.683 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X14Y25.B3      net (fanout=18)       1.222   M_myGame_sqc[3]
    SLICE_X14Y25.B       Tilo                  0.235   M_myRom_out[4]
                                                       myGame_myRom/Mram_out16
    SLICE_X23Y32.B4      net (fanout=12)       1.692   M_myRom_out[0]
    SLICE_X23Y32.B       Tilo                  0.259   myGame/myalu/N98
                                                       myGame/M_muxA_out<8>1
    DSP48_X0Y7.B8        net (fanout=14)       1.926   myGame/M_muxA_out[8]
    DSP48_X0Y7.M9        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D1       net (fanout=1)        1.338   myGame/myalu/myAdd/n0029[9]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.601ns (5.598ns logic, 8.003ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  6.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_2 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.579ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.683 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_2 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.525   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_2
    SLICE_X14Y25.B1      net (fanout=16)       1.267   M_myGame_sqc[2]
    SLICE_X14Y25.B       Tilo                  0.235   M_myRom_out[4]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y33.B4      net (fanout=12)       1.459   M_myRom_out[0]
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M5        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D2       net (fanout=1)        1.151   myGame/myalu/myAdd/n0029[5]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.579ns (5.581ns logic, 7.998ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  6.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.577ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.683 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_0
    SLICE_X14Y25.B4      net (fanout=14)       1.265   M_myGame_sqc[0]
    SLICE_X14Y25.B       Tilo                  0.235   M_myRom_out[4]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y33.B4      net (fanout=12)       1.459   M_myRom_out[0]
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M5        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D2       net (fanout=1)        1.151   myGame/myalu/myAdd/n0029[5]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.577ns (5.581ns logic, 7.996ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  6.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_2 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.564ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.683 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_2 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.525   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_2
    SLICE_X14Y25.B1      net (fanout=16)       1.267   M_myGame_sqc[2]
    SLICE_X14Y25.B       Tilo                  0.235   M_myRom_out[4]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y33.B4      net (fanout=12)       1.459   M_myRom_out[0]
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D4       net (fanout=1)        1.136   myGame/myalu/myAdd/n0029[7]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.564ns (5.581ns logic, 7.983ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  6.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd16 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.575ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd16 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    SLICE_X16Y28.D6      net (fanout=12)       0.673   M_state_q_FSM_FFd16
    SLICE_X16Y28.D       Tilo                  0.254   M_state_q_FSM_FFd15_1
                                                       myGame/muxA/Mmux_out31_SW0
    SLICE_X22Y33.B5      net (fanout=5)        2.079   myGame/muxA/N44
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M5        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D2       net (fanout=1)        1.151   myGame/myalu/myAdd/n0029[5]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.575ns (5.551ns logic, 8.024ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  6.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.562ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.683 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_0
    SLICE_X14Y25.B4      net (fanout=14)       1.265   M_myGame_sqc[0]
    SLICE_X14Y25.B       Tilo                  0.235   M_myRom_out[4]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y33.B4      net (fanout=12)       1.459   M_myRom_out[0]
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D4       net (fanout=1)        1.136   myGame/myalu/myAdd/n0029[7]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.562ns (5.581ns logic, 7.981ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  6.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd21_1 (FF)
  Destination:          myGame/board/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.539ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.688 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd21_1 to myGame/board/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd21_1
    SLICE_X16Y28.D3      net (fanout=2)        0.994   M_state_q_FSM_FFd21_1
    SLICE_X16Y28.D       Tilo                  0.254   M_state_q_FSM_FFd15_1
                                                       myGame/muxA/Mmux_out31_SW0
    SLICE_X22Y33.B5      net (fanout=5)        2.079   myGame/muxA/N44
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M13       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.C4       net (fanout=1)        1.236   myGame/myalu/myAdd/n0029[13]
    SLICE_X9Y29.C        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z11
    SLICE_X16Y32.A1      net (fanout=5)        1.523   z10
    SLICE_X16Y32.CLK     Tas                   0.339   M_myGame_display[2]
                                                       myGame/muxBoard/Mmux_out17
                                                       myGame/board/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.539ns (5.411ns logic, 8.128ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  6.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd13 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.585ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.296 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd13 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.AQ      Tcko                  0.476   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd13
    SLICE_X22Y33.B1      net (fanout=15)       3.381   M_state_q_FSM_FFd13
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M9        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D1       net (fanout=1)        1.338   myGame/myalu/myAdd/n0029[9]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X16Y31.A5      net (fanout=5)        1.367   z8
    SLICE_X16Y31.CLK     Tas                   0.339   M_myGame_sqc[2]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.585ns (5.203ns logic, 8.382ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  6.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd16 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.560ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd16 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    SLICE_X16Y28.D6      net (fanout=12)       0.673   M_state_q_FSM_FFd16
    SLICE_X16Y28.D       Tilo                  0.254   M_state_q_FSM_FFd15_1
                                                       myGame/muxA/Mmux_out31_SW0
    SLICE_X22Y33.B5      net (fanout=5)        2.079   myGame/muxA/N44
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D4       net (fanout=1)        1.136   myGame/myalu/myAdd/n0029[7]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.560ns (5.551ns logic, 8.009ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  6.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd15_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.544ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (0.683 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd15_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.CQ      Tcko                  0.525   M_state_q_FSM_FFd15_1
                                                       M_state_q_FSM_FFd15_1
    SLICE_X16Y28.D2      net (fanout=3)        0.593   M_state_q_FSM_FFd15_1
    SLICE_X16Y28.D       Tilo                  0.254   M_state_q_FSM_FFd15_1
                                                       myGame/muxA/Mmux_out31_SW0
    SLICE_X22Y33.B5      net (fanout=5)        2.079   myGame/muxA/N44
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M5        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D2       net (fanout=1)        1.151   myGame/myalu/myAdd/n0029[5]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.544ns (5.600ns logic, 7.944ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  6.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.527ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.683 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X14Y25.B3      net (fanout=18)       1.222   M_myGame_sqc[3]
    SLICE_X14Y25.B       Tilo                  0.235   M_myRom_out[4]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y33.B4      net (fanout=12)       1.459   M_myRom_out[0]
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M5        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D2       net (fanout=1)        1.151   myGame/myalu/myAdd/n0029[5]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.527ns (5.574ns logic, 7.953ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  6.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd15_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.529ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (0.683 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd15_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.CQ      Tcko                  0.525   M_state_q_FSM_FFd15_1
                                                       M_state_q_FSM_FFd15_1
    SLICE_X16Y28.D2      net (fanout=3)        0.593   M_state_q_FSM_FFd15_1
    SLICE_X16Y28.D       Tilo                  0.254   M_state_q_FSM_FFd15_1
                                                       myGame/muxA/Mmux_out31_SW0
    SLICE_X22Y33.B5      net (fanout=5)        2.079   myGame/muxA/N44
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D4       net (fanout=1)        1.136   myGame/myalu/myAdd/n0029[7]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.529ns (5.600ns logic, 7.929ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  6.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.512ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.683 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.BMUX    Tshcko                0.518   myGame/M_sequence_out[8]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X14Y25.B3      net (fanout=18)       1.222   M_myGame_sqc[3]
    SLICE_X14Y25.B       Tilo                  0.235   M_myRom_out[4]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y33.B4      net (fanout=12)       1.459   M_myRom_out[0]
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D4       net (fanout=1)        1.136   myGame/myalu/myAdd/n0029[7]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.512ns (5.574ns logic, 7.938ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  6.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd21_1 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.485ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.601 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd21_1 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd21_1
    SLICE_X16Y28.D3      net (fanout=2)        0.994   M_state_q_FSM_FFd21_1
    SLICE_X16Y28.D       Tilo                  0.254   M_state_q_FSM_FFd15_1
                                                       myGame/muxA/Mmux_out31_SW0
    SLICE_X22Y33.B5      net (fanout=5)        2.079   myGame/muxA/N44
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M9        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D1       net (fanout=1)        1.338   myGame/myalu/myAdd/n0029[9]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X16Y31.A5      net (fanout=5)        1.367   z8
    SLICE_X16Y31.CLK     Tas                   0.339   M_myGame_sqc[2]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.485ns (5.411ns logic, 8.074ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  6.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.479ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.683 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.525   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X14Y25.B5      net (fanout=16)       0.980   M_myGame_sqc[1]
    SLICE_X14Y25.B       Tilo                  0.235   M_myRom_out[4]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y33.B4      net (fanout=12)       1.459   M_myRom_out[0]
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M9        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.D1       net (fanout=1)        1.338   myGame/myalu/myAdd/n0029[9]
    SLICE_X9Y29.D        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z9
    SLICE_X14Y36.C2      net (fanout=5)        1.825   z8
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.479ns (5.581ns logic, 7.898ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  6.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd13 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.489ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd13 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.AQ      Tcko                  0.476   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd13
    SLICE_X22Y33.B1      net (fanout=15)       3.381   M_state_q_FSM_FFd13
    SLICE_X22Y33.B       Tilo                  0.235   myGame/myalu/Sh68
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y7.B2        net (fanout=13)       2.296   myGame/M_muxA_out[2]
    DSP48_X0Y7.M1        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y29.A4       net (fanout=1)        1.199   myGame/myalu/myAdd/n0029[1]
    SLICE_X9Y29.A        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       myGame/myalu/myAdd/z10
    SLICE_X14Y36.C3      net (fanout=5)        1.316   z9
    SLICE_X14Y36.CLK     Tas                   0.433   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22-In1_G
                                                       M_state_q_FSM_FFd22-In1
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.489ns (5.297ns logic, 8.192ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_counter_q[5]/SR
  Logical resource: M_counter_q_0/SR
  Location pin: SLICE_X12Y23.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_counter_q[5]/SR
  Logical resource: M_counter_q_1/SR
  Location pin: SLICE_X12Y23.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_counter_q[5]/SR
  Logical resource: M_counter_q_4/SR
  Location pin: SLICE_X12Y23.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd20/CLK
  Logical resource: M_state_q_FSM_FFd19/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd20/CLK
  Logical resource: M_state_q_FSM_FFd20/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd15_1/CLK
  Logical resource: M_state_q_FSM_FFd15_1/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_sqc[2]/CLK
  Logical resource: myGame/sequence/M_reg_q_0/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_sqc[2]/CLK
  Logical resource: myGame/sequence/M_reg_q_1/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_sqc[2]/CLK
  Logical resource: myGame/sequence/M_reg_q_2/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[2]/CLK
  Logical resource: myGame/board/M_reg_q_0/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[2]/CLK
  Logical resource: myGame/board/M_reg_q_1/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[2]/CLK
  Logical resource: myGame/board/M_reg_q_2/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[7]/CLK
  Logical resource: myGame/board/M_reg_q_5/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[7]/CLK
  Logical resource: myGame/board/M_reg_q_7/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[13]/CLK
  Logical resource: myGame/board/M_reg_q_13/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: M_myRom_out[4]/SR
  Logical resource: myGame/level/M_reg_q_0/SR
  Location pin: SLICE_X14Y25.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X10Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X10Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X10Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd16/CLK
  Logical resource: M_state_q_FSM_FFd13/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd16/CLK
  Logical resource: M_state_q_FSM_FFd14/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd16/CLK
  Logical resource: M_state_q_FSM_FFd15/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.194|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 127178 paths, 0 nets, and 1673 connections

Design statistics:
   Minimum period:  14.194ns{1}   (Maximum frequency:  70.452MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 30 01:47:35 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



