$date
	Fri Mar 31 22:19:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module triple_imple_tb $end
$var wire 1 ! X $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module tripple_impl_inst $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 & E $end
$var wire 1 ! X $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
0$
0#
0"
1!
$end
#10
1#
#20
0#
1"
#30
0!
0&
1%
1#
#40
1&
1!
0%
1$
0#
0"
#50
1#
#60
0#
1"
#70
0&
1%
1#
#80
