{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448055825118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448055825120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 19:43:44 2015 " "Processing started: Fri Nov 20 19:43:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448055825120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448055825120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448055825120 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1448055826153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-comportamental " "Found design unit 1: ula-comportamental" {  } { { "vhdl/ula.vhd" "" { Text "/home/stark/workspace/mips/vhdl/ula.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827316 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "vhdl/ula.vhd" "" { Text "/home/stark/workspace/mips/vhdl/ula.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448055827316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamental " "Found design unit 1: somador-comportamental" {  } { { "vhdl/somador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/somador.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827334 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "vhdl/somador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/somador.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448055827334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamental " "Found design unit 1: registrador-comportamental" {  } { { "vhdl/registrador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/registrador.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827340 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "vhdl/registrador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/registrador.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448055827340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/operacaoULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/operacaoULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operacaoULA-comportamental " "Found design unit 1: operacaoULA-comportamental" {  } { { "vhdl/operacaoULA.vhd" "" { Text "/home/stark/workspace/mips/vhdl/operacaoULA.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827348 ""} { "Info" "ISGN_ENTITY_NAME" "1 operacaoULA " "Found entity 1: operacaoULA" {  } { { "vhdl/operacaoULA.vhd" "" { Text "/home/stark/workspace/mips/vhdl/operacaoULA.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448055827348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/multiplexador4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/multiplexador4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador4x1-comportamental " "Found design unit 1: multiplexador4x1-comportamental" {  } { { "vhdl/multiplexador4x1.vhd" "" { Text "/home/stark/workspace/mips/vhdl/multiplexador4x1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827351 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador4x1 " "Found entity 1: multiplexador4x1" {  } { { "vhdl/multiplexador4x1.vhd" "" { Text "/home/stark/workspace/mips/vhdl/multiplexador4x1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448055827351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/multiplexador2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/multiplexador2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador2x1-comportamental " "Found design unit 1: multiplexador2x1-comportamental" {  } { { "vhdl/multiplexador2x1.vhd" "" { Text "/home/stark/workspace/mips/vhdl/multiplexador2x1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827361 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador2x1 " "Found entity 1: multiplexador2x1" {  } { { "vhdl/multiplexador2x1.vhd" "" { Text "/home/stark/workspace/mips/vhdl/multiplexador2x1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448055827361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mipsMulticiclo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mipsMulticiclo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mipsMulticiclo-estrutural " "Found design unit 1: mipsMulticiclo-estrutural" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827364 ""} { "Info" "ISGN_ENTITY_NAME" "1 mipsMulticiclo " "Found entity 1: mipsMulticiclo" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448055827364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-comportamental " "Found design unit 1: memoria-comportamental" {  } { { "vhdl/memoria.vhd" "" { Text "/home/stark/workspace/mips/vhdl/memoria.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827367 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "vhdl/memoria.vhd" "" { Text "/home/stark/workspace/mips/vhdl/memoria.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448055827367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/extensaoSinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/extensaoSinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensaoSinal-comportamental " "Found design unit 1: extensaoSinal-comportamental" {  } { { "vhdl/extensaoSinal.vhd" "" { Text "/home/stark/workspace/mips/vhdl/extensaoSinal.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827381 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensaoSinal " "Found entity 1: extensaoSinal" {  } { { "vhdl/extensaoSinal.vhd" "" { Text "/home/stark/workspace/mips/vhdl/extensaoSinal.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448055827381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/deslocadorEsquerda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/deslocadorEsquerda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorEsquerda-comportamental " "Found design unit 1: deslocadorEsquerda-comportamental" {  } { { "vhdl/deslocadorEsquerda.vhd" "" { Text "/home/stark/workspace/mips/vhdl/deslocadorEsquerda.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827392 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorEsquerda " "Found entity 1: deslocadorEsquerda" {  } { { "vhdl/deslocadorEsquerda.vhd" "" { Text "/home/stark/workspace/mips/vhdl/deslocadorEsquerda.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448055827392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/blocoOperativo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/blocoOperativo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blocoOperativo-estrutural " "Found design unit 1: blocoOperativo-estrutural" {  } { { "vhdl/blocoOperativo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827397 ""} { "Info" "ISGN_ENTITY_NAME" "1 blocoOperativo " "Found entity 1: blocoOperativo" {  } { { "vhdl/blocoOperativo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448055827397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/blocoControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/blocoControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blocoControle-FSMcomportamental " "Found design unit 1: blocoControle-FSMcomportamental" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827402 ""} { "Info" "ISGN_ENTITY_NAME" "1 blocoControle " "Found entity 1: blocoControle" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448055827402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamental " "Found design unit 1: bancoRegistradores-comportamental" {  } { { "vhdl/bancoRegistradores.vhd" "" { Text "/home/stark/workspace/mips/vhdl/bancoRegistradores.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827405 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "vhdl/bancoRegistradores.vhd" "" { Text "/home/stark/workspace/mips/vhdl/bancoRegistradores.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448055827405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/memoriaFPGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/memoriaFPGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriafpga-SYN " "Found design unit 1: memoriafpga-SYN" {  } { { "vhdl/memoriaFPGA.vhd" "" { Text "/home/stark/workspace/mips/vhdl/memoriaFPGA.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827411 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaFPGA " "Found entity 1: memoriaFPGA" {  } { { "vhdl/memoriaFPGA.vhd" "" { Text "/home/stark/workspace/mips/vhdl/memoriaFPGA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055827411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448055827411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mipsMulticiclo " "Elaborating entity \"mipsMulticiclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448055827685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocoControle blocoControle:bloco_Controle " "Elaborating entity \"blocoControle\" for hierarchy \"blocoControle:bloco_Controle\"" {  } { { "vhdl/mipsMulticiclo.vhd" "bloco_Controle" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055827696 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actual_state blocoControle.vhd(52) " "VHDL Process Statement warning at blocoControle.vhd(52): signal \"actual_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448055827700 "|mipsMulticiclo|blocoControle:bloco_Controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state blocoControle.vhd(50) " "VHDL Process Statement warning at blocoControle.vhd(50): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1448055827700 "|mipsMulticiclo|blocoControle:bloco_Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actual_state blocoControle.vhd(103) " "VHDL Process Statement warning at blocoControle.vhd(103): signal \"actual_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448055827700 "|mipsMulticiclo|blocoControle:bloco_Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s9 blocoControle.vhd(50) " "Inferred latch for \"next_state.s9\" at blocoControle.vhd(50)" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448055827700 "|mipsMulticiclo|blocoControle:bloco_Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s8 blocoControle.vhd(50) " "Inferred latch for \"next_state.s8\" at blocoControle.vhd(50)" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448055827700 "|mipsMulticiclo|blocoControle:bloco_Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s7 blocoControle.vhd(50) " "Inferred latch for \"next_state.s7\" at blocoControle.vhd(50)" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448055827700 "|mipsMulticiclo|blocoControle:bloco_Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s6 blocoControle.vhd(50) " "Inferred latch for \"next_state.s6\" at blocoControle.vhd(50)" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448055827700 "|mipsMulticiclo|blocoControle:bloco_Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s5 blocoControle.vhd(50) " "Inferred latch for \"next_state.s5\" at blocoControle.vhd(50)" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448055827701 "|mipsMulticiclo|blocoControle:bloco_Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 blocoControle.vhd(50) " "Inferred latch for \"next_state.s4\" at blocoControle.vhd(50)" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448055827701 "|mipsMulticiclo|blocoControle:bloco_Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 blocoControle.vhd(50) " "Inferred latch for \"next_state.s3\" at blocoControle.vhd(50)" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448055827701 "|mipsMulticiclo|blocoControle:bloco_Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 blocoControle.vhd(50) " "Inferred latch for \"next_state.s2\" at blocoControle.vhd(50)" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448055827701 "|mipsMulticiclo|blocoControle:bloco_Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 blocoControle.vhd(50) " "Inferred latch for \"next_state.s1\" at blocoControle.vhd(50)" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448055827701 "|mipsMulticiclo|blocoControle:bloco_Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 blocoControle.vhd(50) " "Inferred latch for \"next_state.s0\" at blocoControle.vhd(50)" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448055827701 "|mipsMulticiclo|blocoControle:bloco_Controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocoOperativo blocoOperativo:bloco_Operativo " "Elaborating entity \"blocoOperativo\" for hierarchy \"blocoOperativo:bloco_Operativo\"" {  } { { "vhdl/mipsMulticiclo.vhd" "bloco_Operativo" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055827704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador4x1 blocoOperativo:bloco_Operativo\|multiplexador4x1:MUX3 " "Elaborating entity \"multiplexador4x1\" for hierarchy \"blocoOperativo:bloco_Operativo\|multiplexador4x1:MUX3\"" {  } { { "vhdl/blocoOperativo.vhd" "MUX3" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055827713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador blocoOperativo:bloco_Operativo\|registrador:ULAsaida " "Elaborating entity \"registrador\" for hierarchy \"blocoOperativo:bloco_Operativo\|registrador:ULAsaida\"" {  } { { "vhdl/blocoOperativo.vhd" "ULAsaida" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055827718 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actual_state registrador.vhd(47) " "VHDL Process Statement warning at registrador.vhd(47): signal \"actual_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/registrador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/registrador.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448055827720 "|mipsMulticiclo|blocoOperativo:bloco_Operativo|registrador:ULAsaida"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operacaoULA blocoOperativo:bloco_Operativo\|operacaoULA:operacao_ULA " "Elaborating entity \"operacaoULA\" for hierarchy \"blocoOperativo:bloco_Operativo\|operacaoULA:operacao_ULA\"" {  } { { "vhdl/blocoOperativo.vhd" "operacao_ULA" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055827722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula blocoOperativo:bloco_Operativo\|ula:ULA1 " "Elaborating entity \"ula\" for hierarchy \"blocoOperativo:bloco_Operativo\|ula:ULA1\"" {  } { { "vhdl/blocoOperativo.vhd" "ULA1" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055827725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensaoSinal blocoOperativo:bloco_Operativo\|extensaoSinal:Extensao_SinalPC " "Elaborating entity \"extensaoSinal\" for hierarchy \"blocoOperativo:bloco_Operativo\|extensaoSinal:Extensao_SinalPC\"" {  } { { "vhdl/blocoOperativo.vhd" "Extensao_SinalPC" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055827729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador2x1 blocoOperativo:bloco_Operativo\|multiplexador2x1:MUXA " "Elaborating entity \"multiplexador2x1\" for hierarchy \"blocoOperativo:bloco_Operativo\|multiplexador2x1:MUXA\"" {  } { { "vhdl/blocoOperativo.vhd" "MUXA" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055827735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocadorEsquerda blocoOperativo:bloco_Operativo\|deslocadorEsquerda:deslocador_Esquerda " "Elaborating entity \"deslocadorEsquerda\" for hierarchy \"blocoOperativo:bloco_Operativo\|deslocadorEsquerda:deslocador_Esquerda\"" {  } { { "vhdl/blocoOperativo.vhd" "deslocador_Esquerda" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055827739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensaoSinal blocoOperativo:bloco_Operativo\|extensaoSinal:Extensao_Sinal " "Elaborating entity \"extensaoSinal\" for hierarchy \"blocoOperativo:bloco_Operativo\|extensaoSinal:Extensao_Sinal\"" {  } { { "vhdl/blocoOperativo.vhd" "Extensao_Sinal" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055827742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores blocoOperativo:bloco_Operativo\|bancoRegistradores:REG " "Elaborating entity \"bancoRegistradores\" for hierarchy \"blocoOperativo:bloco_Operativo\|bancoRegistradores:REG\"" {  } { { "vhdl/blocoOperativo.vhd" "REG" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055827748 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actual_state bancoRegistradores.vhd(55) " "VHDL Process Statement warning at bancoRegistradores.vhd(55): signal \"actual_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/bancoRegistradores.vhd" "" { Text "/home/stark/workspace/mips/vhdl/bancoRegistradores.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448055827768 "|mipsMulticiclo|blocoOperativo:bloco_Operativo|bancoRegistradores:REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador2x1 blocoOperativo:bloco_Operativo\|multiplexador2x1:MUX1 " "Elaborating entity \"multiplexador2x1\" for hierarchy \"blocoOperativo:bloco_Operativo\|multiplexador2x1:MUX1\"" {  } { { "vhdl/blocoOperativo.vhd" "MUX1" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055827772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria blocoOperativo:bloco_Operativo\|memoria:Mem " "Elaborating entity \"memoria\" for hierarchy \"blocoOperativo:bloco_Operativo\|memoria:Mem\"" {  } { { "vhdl/blocoOperativo.vhd" "Mem" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055827776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaFPGA blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i " "Elaborating entity \"memoriaFPGA\" for hierarchy \"blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\"" {  } { { "vhdl/memoria.vhd" "\\memoria_1:0:memoria_i" { Text "/home/stark/workspace/mips/vhdl/memoria.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055827781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\|altsyncram:altsyncram_component\"" {  } { { "vhdl/memoriaFPGA.vhd" "altsyncram_component" { Text "/home/stark/workspace/mips/vhdl/memoriaFPGA.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055828257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\|altsyncram:altsyncram_component\"" {  } { { "vhdl/memoriaFPGA.vhd" "" { Text "/home/stark/workspace/mips/vhdl/memoriaFPGA.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055828274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055828275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055828275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055828275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055828275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055828275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055828275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055828275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055828275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055828275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055828275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055828275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055828275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055828275 ""}  } { { "vhdl/memoriaFPGA.vhd" "" { Text "/home/stark/workspace/mips/vhdl/memoriaFPGA.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448055828275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hua1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hua1 " "Found entity 1: altsyncram_hua1" {  } { { "db/altsyncram_hua1.tdf" "" { Text "/home/stark/workspace/mips/db/altsyncram_hua1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448055828485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448055828485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hua1 blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\|altsyncram:altsyncram_component\|altsyncram_hua1:auto_generated " "Elaborating entity \"altsyncram_hua1\" for hierarchy \"blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\|altsyncram:altsyncram_component\|altsyncram_hua1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/stark/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448055828486 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[0\] " "Inserted always-enabled tri-state buffer between \"gpio\[0\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[1\] " "Inserted always-enabled tri-state buffer between \"gpio\[1\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[2\] " "Inserted always-enabled tri-state buffer between \"gpio\[2\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[3\] " "Inserted always-enabled tri-state buffer between \"gpio\[3\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[4\] " "Inserted always-enabled tri-state buffer between \"gpio\[4\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[5\] " "Inserted always-enabled tri-state buffer between \"gpio\[5\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[6\] " "Inserted always-enabled tri-state buffer between \"gpio\[6\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[7\] " "Inserted always-enabled tri-state buffer between \"gpio\[7\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[8\] " "Inserted always-enabled tri-state buffer between \"gpio\[8\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[9\] " "Inserted always-enabled tri-state buffer between \"gpio\[9\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[10\] " "Inserted always-enabled tri-state buffer between \"gpio\[10\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[11\] " "Inserted always-enabled tri-state buffer between \"gpio\[11\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[12\] " "Inserted always-enabled tri-state buffer between \"gpio\[12\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[13\] " "Inserted always-enabled tri-state buffer between \"gpio\[13\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[14\] " "Inserted always-enabled tri-state buffer between \"gpio\[14\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[15\] " "Inserted always-enabled tri-state buffer between \"gpio\[15\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[16\] " "Inserted always-enabled tri-state buffer between \"gpio\[16\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[17\] " "Inserted always-enabled tri-state buffer between \"gpio\[17\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[18\] " "Inserted always-enabled tri-state buffer between \"gpio\[18\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[19\] " "Inserted always-enabled tri-state buffer between \"gpio\[19\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[20\] " "Inserted always-enabled tri-state buffer between \"gpio\[20\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[21\] " "Inserted always-enabled tri-state buffer between \"gpio\[21\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[22\] " "Inserted always-enabled tri-state buffer between \"gpio\[22\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[23\] " "Inserted always-enabled tri-state buffer between \"gpio\[23\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[24\] " "Inserted always-enabled tri-state buffer between \"gpio\[24\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[25\] " "Inserted always-enabled tri-state buffer between \"gpio\[25\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[26\] " "Inserted always-enabled tri-state buffer between \"gpio\[26\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[27\] " "Inserted always-enabled tri-state buffer between \"gpio\[27\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[28\] " "Inserted always-enabled tri-state buffer between \"gpio\[28\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[29\] " "Inserted always-enabled tri-state buffer between \"gpio\[29\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[30\] " "Inserted always-enabled tri-state buffer between \"gpio\[30\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[31\] " "Inserted always-enabled tri-state buffer between \"gpio\[31\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448055830484 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1448055830484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blocoControle:bloco_Controle\|next_state.s5_290 " "Latch blocoControle:bloco_Controle\|next_state.s5_290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA blocoOperativo:bloco_Operativo\|registrador:RI\|actual_state\[31\] " "Ports D and ENA on the latch are fed by the same signal blocoOperativo:bloco_Operativo\|registrador:RI\|actual_state\[31\]" {  } { { "vhdl/registrador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/registrador.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1448055830508 ""}  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1448055830508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blocoControle:bloco_Controle\|next_state.s3_320 " "Latch blocoControle:bloco_Controle\|next_state.s3_320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA blocoOperativo:bloco_Operativo\|registrador:RI\|actual_state\[31\] " "Ports D and ENA on the latch are fed by the same signal blocoOperativo:bloco_Operativo\|registrador:RI\|actual_state\[31\]" {  } { { "vhdl/registrador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/registrador.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1448055830508 ""}  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1448055830508 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[0\]~synth " "Node \"gpio\[0\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[1\]~synth " "Node \"gpio\[1\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[2\]~synth " "Node \"gpio\[2\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[3\]~synth " "Node \"gpio\[3\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[4\]~synth " "Node \"gpio\[4\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[5\]~synth " "Node \"gpio\[5\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[6\]~synth " "Node \"gpio\[6\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[7\]~synth " "Node \"gpio\[7\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[8\]~synth " "Node \"gpio\[8\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[9\]~synth " "Node \"gpio\[9\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[10\]~synth " "Node \"gpio\[10\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[11\]~synth " "Node \"gpio\[11\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[12\]~synth " "Node \"gpio\[12\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[13\]~synth " "Node \"gpio\[13\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[14\]~synth " "Node \"gpio\[14\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[15\]~synth " "Node \"gpio\[15\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[16\]~synth " "Node \"gpio\[16\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[17\]~synth " "Node \"gpio\[17\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[18\]~synth " "Node \"gpio\[18\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[19\]~synth " "Node \"gpio\[19\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[20\]~synth " "Node \"gpio\[20\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[21\]~synth " "Node \"gpio\[21\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[22\]~synth " "Node \"gpio\[22\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[23\]~synth " "Node \"gpio\[23\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[24\]~synth " "Node \"gpio\[24\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[25\]~synth " "Node \"gpio\[25\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[26\]~synth " "Node \"gpio\[26\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[27\]~synth " "Node \"gpio\[27\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[28\]~synth " "Node \"gpio\[28\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[29\]~synth " "Node \"gpio\[29\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[30\]~synth " "Node \"gpio\[30\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[31\]~synth " "Node \"gpio\[31\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055831005 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1448055831005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1448055833071 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448055833071 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2973 " "Implemented 2973 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1448055834192 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1448055834192 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1448055834192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2907 " "Implemented 2907 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1448055834192 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1448055834192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1448055834192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448055834215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 19:43:54 2015 " "Processing ended: Fri Nov 20 19:43:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448055834215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448055834215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448055834215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448055834215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448055837595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448055837596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 19:43:57 2015 " "Processing started: Fri Nov 20 19:43:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448055837596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1448055837596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips -c mips " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1448055837597 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1448055837727 ""}
{ "Info" "0" "" "Project  = mips" {  } {  } 0 0 "Project  = mips" 0 0 "Fitter" 0 0 1448055837729 ""}
{ "Info" "0" "" "Revision = mips" {  } {  } 0 0 "Revision = mips" 0 0 "Fitter" 0 0 1448055837729 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1448055838091 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mips EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"mips\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1448055838113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1448055838154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1448055838155 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1448055839404 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1448055839464 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1448055840774 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1448055840774 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1448055840774 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 3995 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1448055840833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 3996 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1448055840833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 3997 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1448055840833 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1448055840833 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1448055840866 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[0\] " "Pin gpio\[0\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[0] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[1\] " "Pin gpio\[1\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[1] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[2\] " "Pin gpio\[2\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[2] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[3\] " "Pin gpio\[3\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[3] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[4\] " "Pin gpio\[4\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[4] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[5\] " "Pin gpio\[5\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[5] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[6\] " "Pin gpio\[6\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[6] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[7\] " "Pin gpio\[7\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[7] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[8\] " "Pin gpio\[8\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[8] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[9\] " "Pin gpio\[9\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[9] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[10\] " "Pin gpio\[10\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[10] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[11\] " "Pin gpio\[11\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[11] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[12\] " "Pin gpio\[12\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[12] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[13\] " "Pin gpio\[13\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[13] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[14\] " "Pin gpio\[14\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[14] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[15\] " "Pin gpio\[15\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[15] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[16\] " "Pin gpio\[16\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[16] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[17\] " "Pin gpio\[17\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[17] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[18\] " "Pin gpio\[18\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[18] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[19\] " "Pin gpio\[19\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[19] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[20\] " "Pin gpio\[20\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[20] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[21\] " "Pin gpio\[21\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[21] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[22\] " "Pin gpio\[22\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[22] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[23\] " "Pin gpio\[23\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[23] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[24\] " "Pin gpio\[24\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[24] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[25\] " "Pin gpio\[25\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[25] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[26\] " "Pin gpio\[26\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[26] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[27\] " "Pin gpio\[27\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[27] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[28\] " "Pin gpio\[28\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[28] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[29\] " "Pin gpio\[29\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[29] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[30\] " "Pin gpio\[30\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[30] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[31\] " "Pin gpio\[31\] not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[31] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { clock } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 25 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { reset } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 25 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1448055841079 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1448055841079 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1448055841638 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips.sdc " "Synopsys Design Constraints File file not found: 'mips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1448055841644 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1448055841653 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1448055841715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448055841934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blocoOperativo:bloco_Operativo\|registrador:RI\|actual_state\[29\] " "Destination node blocoOperativo:bloco_Operativo\|registrador:RI\|actual_state\[29\]" {  } { { "vhdl/registrador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/registrador.vhd" 38 -1 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { blocoOperativo:bloco_Operativo|registrador:RI|actual_state[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 1427 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448055841934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blocoOperativo:bloco_Operativo\|registrador:RI\|actual_state\[26\] " "Destination node blocoOperativo:bloco_Operativo\|registrador:RI\|actual_state\[26\]" {  } { { "vhdl/registrador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/registrador.vhd" 38 -1 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { blocoOperativo:bloco_Operativo|registrador:RI|actual_state[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 1430 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448055841934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blocoOperativo:bloco_Operativo\|registrador:RI\|actual_state\[31\] " "Destination node blocoOperativo:bloco_Operativo\|registrador:RI\|actual_state\[31\]" {  } { { "vhdl/registrador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/registrador.vhd" 38 -1 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { blocoOperativo:bloco_Operativo|registrador:RI|actual_state[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 1425 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448055841934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blocoOperativo:bloco_Operativo\|registrador:RI\|actual_state\[27\] " "Destination node blocoOperativo:bloco_Operativo\|registrador:RI\|actual_state\[27\]" {  } { { "vhdl/registrador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/registrador.vhd" 38 -1 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { blocoOperativo:bloco_Operativo|registrador:RI|actual_state[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 1429 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448055841934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blocoOperativo:bloco_Operativo\|registrador:RI\|actual_state\[30\] " "Destination node blocoOperativo:bloco_Operativo\|registrador:RI\|actual_state\[30\]" {  } { { "vhdl/registrador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/registrador.vhd" 38 -1 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { blocoOperativo:bloco_Operativo|registrador:RI|actual_state[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 1426 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448055841934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blocoOperativo:bloco_Operativo\|registrador:RI\|actual_state\[28\] " "Destination node blocoOperativo:bloco_Operativo\|registrador:RI\|actual_state\[28\]" {  } { { "vhdl/registrador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/registrador.vhd" 38 -1 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { blocoOperativo:bloco_Operativo|registrador:RI|actual_state[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 1428 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448055841934 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1448055841934 ""}  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { clock } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 25 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448055841934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "blocoControle:bloco_Controle\|Selector10~0  " "Automatically promoted node blocoControle:bloco_Controle\|Selector10~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448055841935 ""}  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 52 -1 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { blocoControle:bloco_Controle|Selector10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 2526 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448055841935 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448055841935 ""}  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { reset } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 25 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448055841935 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1448055842447 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1448055842456 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1448055842457 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1448055842471 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1448055842482 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1448055842490 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1448055842490 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1448055842551 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1448055842560 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1448055842577 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1448055842577 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 0 0 32 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1448055842582 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1448055842582 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1448055842582 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1448055842587 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1448055842587 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1448055842587 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1448055842587 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1448055842587 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1448055842587 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1448055842587 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1448055842587 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1448055842587 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1448055842587 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448055842697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1448055844962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448055846544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1448055846580 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1448055856755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448055856755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1448055857252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "/home/stark/workspace/mips/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1448055861080 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1448055861080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448055866025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1448055866029 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1448055866029 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.81 " "Total time spent on timing analysis during the Fitter is 2.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1448055866141 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1448055866152 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[0\] 0 " "Pin \"gpio\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[1\] 0 " "Pin \"gpio\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[2\] 0 " "Pin \"gpio\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[3\] 0 " "Pin \"gpio\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[4\] 0 " "Pin \"gpio\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[5\] 0 " "Pin \"gpio\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[6\] 0 " "Pin \"gpio\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[7\] 0 " "Pin \"gpio\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[8\] 0 " "Pin \"gpio\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[9\] 0 " "Pin \"gpio\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[10\] 0 " "Pin \"gpio\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[11\] 0 " "Pin \"gpio\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[12\] 0 " "Pin \"gpio\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[13\] 0 " "Pin \"gpio\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[14\] 0 " "Pin \"gpio\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[15\] 0 " "Pin \"gpio\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[16\] 0 " "Pin \"gpio\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[17\] 0 " "Pin \"gpio\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[18\] 0 " "Pin \"gpio\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[19\] 0 " "Pin \"gpio\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[20\] 0 " "Pin \"gpio\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[21\] 0 " "Pin \"gpio\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[22\] 0 " "Pin \"gpio\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[23\] 0 " "Pin \"gpio\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[24\] 0 " "Pin \"gpio\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[25\] 0 " "Pin \"gpio\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[26\] 0 " "Pin \"gpio\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[27\] 0 " "Pin \"gpio\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[28\] 0 " "Pin \"gpio\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[29\] 0 " "Pin \"gpio\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[30\] 0 " "Pin \"gpio\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[31\] 0 " "Pin \"gpio\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448055866245 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1448055866245 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1448055867624 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1448055867850 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1448055869388 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448055870057 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1448055870120 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[0\] a permanently enabled " "Pin gpio\[0\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[0] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[1\] a permanently enabled " "Pin gpio\[1\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[1] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[2\] a permanently enabled " "Pin gpio\[2\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[2] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[3\] a permanently enabled " "Pin gpio\[3\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[3] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[4\] a permanently enabled " "Pin gpio\[4\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[4] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[5\] a permanently enabled " "Pin gpio\[5\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[5] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[6\] a permanently enabled " "Pin gpio\[6\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[6] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[7\] a permanently enabled " "Pin gpio\[7\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[7] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[8\] a permanently enabled " "Pin gpio\[8\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[8] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[9\] a permanently enabled " "Pin gpio\[9\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[9] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[10\] a permanently enabled " "Pin gpio\[10\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[10] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[11\] a permanently enabled " "Pin gpio\[11\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[11] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[12\] a permanently enabled " "Pin gpio\[12\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[12] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[13\] a permanently enabled " "Pin gpio\[13\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[13] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[14\] a permanently enabled " "Pin gpio\[14\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[14] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[15\] a permanently enabled " "Pin gpio\[15\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[15] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[16\] a permanently enabled " "Pin gpio\[16\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[16] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[17\] a permanently enabled " "Pin gpio\[17\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[17] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[18\] a permanently enabled " "Pin gpio\[18\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[18] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[19\] a permanently enabled " "Pin gpio\[19\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[19] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[20\] a permanently enabled " "Pin gpio\[20\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[20] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[21\] a permanently enabled " "Pin gpio\[21\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[21] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[22\] a permanently enabled " "Pin gpio\[22\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[22] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[23\] a permanently enabled " "Pin gpio\[23\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[23] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[24\] a permanently enabled " "Pin gpio\[24\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[24] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[25\] a permanently enabled " "Pin gpio\[25\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[25] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[26\] a permanently enabled " "Pin gpio\[26\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[26] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[27\] a permanently enabled " "Pin gpio\[27\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[27] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[28\] a permanently enabled " "Pin gpio\[28\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[28] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[29\] a permanently enabled " "Pin gpio\[29\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[29] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[30\] a permanently enabled " "Pin gpio\[30\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[30] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[31\] a permanently enabled " "Pin gpio\[31\] has a permanently enabled output enable" {  } { { "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/stark/altera/13.0sp1/quartus/linux/pin_planner.ppl" { gpio[31] } } } { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 0 0 } } { "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/stark/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gpio[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/stark/workspace/mips/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1448055870205 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1448055870205 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1448055870208 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/stark/workspace/mips/output_files/mips.fit.smsg " "Generated suppressed messages file /home/stark/workspace/mips/output_files/mips.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1448055870651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448055871508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 19:44:31 2015 " "Processing ended: Fri Nov 20 19:44:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448055871508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448055871508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448055871508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1448055871508 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1448055875197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448055875199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 19:44:34 2015 " "Processing started: Fri Nov 20 19:44:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448055875199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1448055875199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips -c mips " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1448055875200 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1448055877411 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1448055877489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448055878501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 19:44:38 2015 " "Processing ended: Fri Nov 20 19:44:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448055878501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448055878501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448055878501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1448055878501 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1448055879407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1448055881512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448055881513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 19:44:40 2015 " "Processing started: Fri Nov 20 19:44:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448055881513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448055881513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips -c mips " "Command: quartus_sta mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448055881514 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1448055881579 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1448055881817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1448055881848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1448055881848 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1448055882115 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips.sdc " "Synopsys Design Constraints File file not found: 'mips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1448055882161 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1448055882162 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882180 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name blocoControle:bloco_Controle\|actual_state.s1 blocoControle:bloco_Controle\|actual_state.s1 " "create_clock -period 1.000 -name blocoControle:bloco_Controle\|actual_state.s1 blocoControle:bloco_Controle\|actual_state.s1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882180 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882180 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1448055882202 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1448055882213 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1448055882267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.964 " "Worst-case setup slack is -6.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.964     -6964.693 clock  " "   -6.964     -6964.693 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.874        -1.759 blocoControle:bloco_Controle\|actual_state.s1  " "   -0.874        -1.759 blocoControle:bloco_Controle\|actual_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448055882268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.174 " "Worst-case hold slack is -1.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.174        -5.066 blocoControle:bloco_Controle\|actual_state.s1  " "   -1.174        -5.066 blocoControle:bloco_Controle\|actual_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011        -0.011 clock  " "   -0.011        -0.011 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448055882285 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448055882286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448055882288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -3019.380 clock  " "   -2.000     -3019.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 blocoControle:bloco_Controle\|actual_state.s1  " "    0.500         0.000 blocoControle:bloco_Controle\|actual_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448055882290 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1448055882590 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1448055882594 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1448055882752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.704 " "Worst-case setup slack is -2.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.704     -2500.924 clock  " "   -2.704     -2500.924 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036         0.000 blocoControle:bloco_Controle\|actual_state.s1  " "    0.036         0.000 blocoControle:bloco_Controle\|actual_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448055882754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.482 " "Worst-case hold slack is -0.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.482        -6.445 clock  " "   -0.482        -6.445 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.406        -1.956 blocoControle:bloco_Controle\|actual_state.s1  " "   -0.406        -1.956 blocoControle:bloco_Controle\|actual_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448055882772 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448055882774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448055882776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -3019.380 clock  " "   -2.000     -3019.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 blocoControle:bloco_Controle\|actual_state.s1  " "    0.500         0.000 blocoControle:bloco_Controle\|actual_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448055882779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448055882779 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1448055882961 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1448055882991 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1448055882994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448055883096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 19:44:43 2015 " "Processing ended: Fri Nov 20 19:44:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448055883096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448055883096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448055883096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448055883096 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448055887131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448055887133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 19:44:46 2015 " "Processing started: Fri Nov 20 19:44:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448055887133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448055887133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mips -c mips " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448055887133 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "mips.vho\", \"mips_fast.vho mips_vhd.sdo mips_vhd_fast.sdo /home/stark/workspace/mips/simulation/modelsim/ simulation " "Generated files \"mips.vho\", \"mips_fast.vho\", \"mips_vhd.sdo\" and \"mips_vhd_fast.sdo\" in directory \"/home/stark/workspace/mips/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1448055889719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448055889811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 19:44:49 2015 " "Processing ended: Fri Nov 20 19:44:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448055889811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448055889811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448055889811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448055889811 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Quartus II Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448055890465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448055920270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 32-bit " "Running Quartus II 32-bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448055920271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 19:45:20 2015 " "Processing started: Fri Nov 20 19:45:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448055920271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1448055920271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp mips -c mips --netlist_type=sgate " "Command: quartus_rpp mips -c mips --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1448055920272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448055920615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 19:45:20 2015 " "Processing ended: Fri Nov 20 19:45:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448055920615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448055920615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448055920615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1448055920615 ""}
