Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Sep 18 17:22:32 2020
| Host         : DESKTOP-DCEMUHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_rx_timing_summary_routed.rpt -pb hdmi_rx_timing_summary_routed.pb -rpx hdmi_rx_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_rx
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1719)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2776)
5. checking no_input_delay (31)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1719)
---------------------------
 There are 1703 register/latch pins with no clock driven by root clock pin: clk_27m (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: it6802_rst_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2776)
---------------------------------------------------
 There are 2776 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.043     -188.252                     39                 2098        0.058        0.000                      0                 2090       -0.246       -1.239                       9                  1167  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
pclk                                                                                        {0.000 3.333}        6.667           149.992         
sys_pll_i/inst/clk_in1                                                                      {0.000 3.367}        6.734           148.500         
  clk_out1_sys_pll                                                                          {0.000 3.367}        6.734           148.500         
  clk_out2_sys_pll                                                                          {0.000 0.673}        1.347           742.501         
  clkfbout_sys_pll                                                                          {0.000 3.367}        6.734           148.500         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.985        0.000                      0                  933        0.090        0.000                      0                  933       15.370        0.000                       0                   487  
pclk                                                                                              1.308        0.000                      0                  848        0.058        0.000                      0                  848        2.479        0.000                       0                   526  
sys_pll_i/inst/clk_in1                                                                                                                                                                                                                        1.367        0.000                       0                     1  
  clk_out1_sys_pll                                                                                2.338        0.000                      0                  170        0.209        0.000                      0                  170        2.867        0.000                       0                   140  
  clk_out2_sys_pll                                                                                                                                                                                                                           -0.246       -1.239                       9                    10  
  clkfbout_sys_pll                                                                                                                                                                                                                            5.142        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pclk              clk_out1_sys_pll       -6.043     -188.252                     39                   39        0.660        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.090        0.000                      0                  100        0.308        0.000                      0                  100  
**default**                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                   31.943        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 1.731ns (28.928%)  route 4.253ns (71.072%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 35.631 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.350     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.348     3.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.647     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.262     5.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.701     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.275     6.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.178     7.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I1_O)        0.121     7.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.727     8.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.268     8.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.239    35.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.307    35.939    
                         clock uncertainty           -0.035    35.903    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.033    35.936    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         35.936    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                 26.985    

Slack (MET) :             26.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 1.731ns (28.947%)  route 4.249ns (71.053%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 35.631 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.350     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.348     3.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.647     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.262     5.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.701     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.275     6.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.178     7.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I1_O)        0.121     7.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.723     8.680    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.268     8.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.239    35.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.307    35.939    
                         clock uncertainty           -0.035    35.903    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.032    35.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         35.935    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 26.988    

Slack (MET) :             27.267ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.699ns  (logic 1.731ns (30.373%)  route 3.968ns (69.627%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 35.632 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.350     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.348     3.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.647     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.262     5.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.701     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.275     6.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.178     7.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I1_O)        0.121     7.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.442     8.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y63         LUT3 (Prop_lut3_I1_O)        0.268     8.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X36Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.240    35.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.307    35.940    
                         clock uncertainty           -0.035    35.904    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)        0.030    35.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         35.934    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                 27.267    

Slack (MET) :             27.273ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 1.731ns (30.390%)  route 3.965ns (69.610%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 35.632 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.350     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.348     3.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.647     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.262     5.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.701     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.275     6.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.178     7.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I1_O)        0.121     7.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.439     8.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y63         LUT3 (Prop_lut3_I1_O)        0.268     8.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X36Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.240    35.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.307    35.940    
                         clock uncertainty           -0.035    35.904    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)        0.032    35.936    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.936    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 27.273    

Slack (MET) :             27.330ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.731ns (30.703%)  route 3.907ns (69.297%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 35.631 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.350     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.348     3.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.647     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.262     5.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.701     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.275     6.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.178     7.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I1_O)        0.121     7.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.381     8.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.268     8.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.239    35.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.307    35.939    
                         clock uncertainty           -0.035    35.903    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.032    35.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.935    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                 27.330    

Slack (MET) :             27.332ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.731ns (30.725%)  route 3.903ns (69.275%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 35.631 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.350     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.348     3.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.647     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.262     5.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.701     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.275     6.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.178     7.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I1_O)        0.121     7.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.377     8.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.268     8.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.239    35.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.307    35.939    
                         clock uncertainty           -0.035    35.903    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.030    35.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.933    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                 27.332    

Slack (MET) :             27.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 1.731ns (31.479%)  route 3.768ns (68.521%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 35.632 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.350     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.348     3.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.647     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.262     5.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.701     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.275     6.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.178     7.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I1_O)        0.121     7.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.242     8.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.268     8.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.240    35.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.307    35.940    
                         clock uncertainty           -0.035    35.904    
    SLICE_X37Y63         FDRE (Setup_fdre_C_D)        0.030    35.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.934    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                 27.468    

Slack (MET) :             27.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.552ns (29.478%)  route 3.713ns (70.522%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.350     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.348     3.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.647     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.262     5.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.701     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.275     6.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.848     7.505    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.105     7.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.517     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.105     8.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X37Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.241    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.334    35.968    
                         clock uncertainty           -0.035    35.932    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)        0.032    35.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.964    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                 27.732    

Slack (MET) :             27.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 1.552ns (29.540%)  route 3.702ns (70.460%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.350     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.348     3.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.647     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.262     5.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.701     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.275     6.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.986     7.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I0_O)        0.105     7.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.368     8.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I0_O)        0.105     8.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X37Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.241    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.334    35.968    
                         clock uncertainty           -0.035    35.932    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)        0.030    35.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.962    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 27.741    

Slack (MET) :             28.123ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 0.958ns (19.607%)  route 3.928ns (80.393%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.629ns = ( 35.629 - 33.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.348     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.433     3.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/Q
                         net (fo=4, routed)           1.181     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I0_O)        0.105     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/iTDO_i_11/O
                         net (fo=1, routed)           0.997     5.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/iTDO_i_4
    SLICE_X31Y91         LUT6 (Prop_lut6_I4_O)        0.105     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/iTDO_i_9/O
                         net (fo=1, routed)           0.793     6.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_2
    SLICE_X38Y90         LUT6 (Prop_lut6_I1_O)        0.105     6.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4/O
                         net (fo=1, routed)           0.711     7.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_reg_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I2_O)        0.105     7.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_2/O
                         net (fo=1, routed)           0.247     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_reg
    SLICE_X34Y86         LUT4 (Prop_lut4_I3_O)        0.105     7.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.000     7.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X34Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.237    35.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X34Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.308    35.938    
                         clock uncertainty           -0.035    35.902    
    SLICE_X34Y86         FDRE (Setup_fdre_C_D)        0.072    35.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         35.974    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                 28.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.240%)  route 0.110ns (43.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.558     1.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X45Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.141     1.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.110     1.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X46Y86         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.826     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y86         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.373     1.323    
    SLICE_X46Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.727%)  route 0.112ns (44.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.558     1.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X45Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDCE (Prop_fdce_C_Q)         0.141     1.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.112     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X46Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.826     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.373     1.323    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.561     1.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X43Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDCE (Prop_fdce_C_Q)         0.141     1.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X43Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.831     1.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X43Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.389     1.311    
    SLICE_X43Y94         FDCE (Hold_fdce_C_D)         0.076     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.561     1.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X43Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDCE (Prop_fdce_C_Q)         0.141     1.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X43Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.831     1.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X43Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.389     1.311    
    SLICE_X43Y94         FDCE (Hold_fdce_C_D)         0.075     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.561     1.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X39Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.829     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.388     1.311    
    SLICE_X39Y95         FDPE (Hold_fdpe_C_D)         0.075     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X39Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDCE (Prop_fdce_C_Q)         0.141     1.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X39Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.823     1.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X39Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.386     1.307    
    SLICE_X39Y84         FDCE (Hold_fdce_C_D)         0.075     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.559     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X39Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.141     1.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     1.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X39Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X39Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.388     1.309    
    SLICE_X39Y89         FDRE (Hold_fdre_C_D)         0.075     1.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/Q
                         net (fo=2, routed)           0.055     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]
    SLICE_X37Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                         clock pessimism             -0.387     1.307    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.075     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.561     1.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X43Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDCE (Prop_fdce_C_Q)         0.141     1.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X43Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.831     1.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X43Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.389     1.311    
    SLICE_X43Y94         FDCE (Hold_fdce_C_D)         0.071     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X39Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDCE (Prop_fdce_C_Q)         0.141     1.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X39Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.823     1.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X39Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.386     1.307    
    SLICE_X39Y84         FDCE (Hold_fdce_C_D)         0.071     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y66   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/C
Min Period        n/a     FDSE/C      n/a            1.000         33.000      32.000     SLICE_X35Y66   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y66   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y66   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/C
Min Period        n/a     FDSE/C      n/a            1.000         33.000      32.000     SLICE_X35Y66   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        1.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Rout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 2.472ns (46.390%)  route 2.857ns (53.610%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 11.030 - 6.667 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.421     4.642    pclk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.379     5.021 r  x_cnt_reg[8]/Q
                         net (fo=6, routed)           0.583     5.604    uart_rx_path_u/Bout_reg[7]_i_53_6
    SLICE_X60Y62         LUT3 (Prop_lut3_I0_O)        0.128     5.732 r  uart_rx_path_u/Bout[7]_i_48/O
                         net (fo=1, routed)           0.492     6.224    uart_rx_path_u/Bout[7]_i_48_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.599     6.823 r  uart_rx_path_u/Bout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.823    uart_rx_path_u/Bout_reg[7]_i_20_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.013 f  uart_rx_path_u/Bout_reg[7]_i_9/CO[2]
                         net (fo=16, routed)          0.659     7.672    uart_rx_path_u_n_11
    SLICE_X54Y71         LUT4 (Prop_lut4_I2_O)        0.261     7.933 r  Bout[3]_i_2/O
                         net (fo=15, routed)          0.760     8.693    Bout[3]_i_2_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I4_O)        0.105     8.798 r  Rout[3]_i_5/O
                         net (fo=1, routed)           0.355     9.153    Rout[3]_i_5_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     9.698 r  Rout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.008     9.706    Rout_reg[3]_i_1_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.971 r  Rout_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.971    Rout[5]
    SLICE_X58Y75         FDRE                                         r  Rout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.301    11.030    pclk_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  Rout_reg[5]/C
                         clock pessimism              0.225    11.255    
                         clock uncertainty           -0.035    11.220    
    SLICE_X58Y75         FDRE (Setup_fdre_C_D)        0.059    11.279    Rout_reg[5]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Rout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 2.467ns (46.340%)  route 2.857ns (53.660%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 11.030 - 6.667 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.421     4.642    pclk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.379     5.021 r  x_cnt_reg[8]/Q
                         net (fo=6, routed)           0.583     5.604    uart_rx_path_u/Bout_reg[7]_i_53_6
    SLICE_X60Y62         LUT3 (Prop_lut3_I0_O)        0.128     5.732 r  uart_rx_path_u/Bout[7]_i_48/O
                         net (fo=1, routed)           0.492     6.224    uart_rx_path_u/Bout[7]_i_48_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.599     6.823 r  uart_rx_path_u/Bout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.823    uart_rx_path_u/Bout_reg[7]_i_20_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.013 f  uart_rx_path_u/Bout_reg[7]_i_9/CO[2]
                         net (fo=16, routed)          0.659     7.672    uart_rx_path_u_n_11
    SLICE_X54Y71         LUT4 (Prop_lut4_I2_O)        0.261     7.933 r  Bout[3]_i_2/O
                         net (fo=15, routed)          0.760     8.693    Bout[3]_i_2_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I4_O)        0.105     8.798 r  Rout[3]_i_5/O
                         net (fo=1, routed)           0.355     9.153    Rout[3]_i_5_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     9.698 r  Rout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.008     9.706    Rout_reg[3]_i_1_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.966 r  Rout_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.966    Rout[7]
    SLICE_X58Y75         FDRE                                         r  Rout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.301    11.030    pclk_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  Rout_reg[7]/C
                         clock pessimism              0.225    11.255    
                         clock uncertainty           -0.035    11.220    
    SLICE_X58Y75         FDRE (Setup_fdre_C_D)        0.059    11.279    Rout_reg[7]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Rout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 2.407ns (45.728%)  route 2.857ns (54.272%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 11.030 - 6.667 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.421     4.642    pclk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.379     5.021 r  x_cnt_reg[8]/Q
                         net (fo=6, routed)           0.583     5.604    uart_rx_path_u/Bout_reg[7]_i_53_6
    SLICE_X60Y62         LUT3 (Prop_lut3_I0_O)        0.128     5.732 r  uart_rx_path_u/Bout[7]_i_48/O
                         net (fo=1, routed)           0.492     6.224    uart_rx_path_u/Bout[7]_i_48_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.599     6.823 r  uart_rx_path_u/Bout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.823    uart_rx_path_u/Bout_reg[7]_i_20_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.013 f  uart_rx_path_u/Bout_reg[7]_i_9/CO[2]
                         net (fo=16, routed)          0.659     7.672    uart_rx_path_u_n_11
    SLICE_X54Y71         LUT4 (Prop_lut4_I2_O)        0.261     7.933 r  Bout[3]_i_2/O
                         net (fo=15, routed)          0.760     8.693    Bout[3]_i_2_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I4_O)        0.105     8.798 r  Rout[3]_i_5/O
                         net (fo=1, routed)           0.355     9.153    Rout[3]_i_5_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     9.698 r  Rout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.008     9.706    Rout_reg[3]_i_1_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.906 r  Rout_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.906    Rout[6]
    SLICE_X58Y75         FDRE                                         r  Rout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.301    11.030    pclk_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  Rout_reg[6]/C
                         clock pessimism              0.225    11.255    
                         clock uncertainty           -0.035    11.220    
    SLICE_X58Y75         FDRE (Setup_fdre_C_D)        0.059    11.279    Rout_reg[6]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Rout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 2.388ns (45.531%)  route 2.857ns (54.469%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 11.030 - 6.667 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.421     4.642    pclk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.379     5.021 r  x_cnt_reg[8]/Q
                         net (fo=6, routed)           0.583     5.604    uart_rx_path_u/Bout_reg[7]_i_53_6
    SLICE_X60Y62         LUT3 (Prop_lut3_I0_O)        0.128     5.732 r  uart_rx_path_u/Bout[7]_i_48/O
                         net (fo=1, routed)           0.492     6.224    uart_rx_path_u/Bout[7]_i_48_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.599     6.823 r  uart_rx_path_u/Bout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.823    uart_rx_path_u/Bout_reg[7]_i_20_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.013 f  uart_rx_path_u/Bout_reg[7]_i_9/CO[2]
                         net (fo=16, routed)          0.659     7.672    uart_rx_path_u_n_11
    SLICE_X54Y71         LUT4 (Prop_lut4_I2_O)        0.261     7.933 r  Bout[3]_i_2/O
                         net (fo=15, routed)          0.760     8.693    Bout[3]_i_2_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I4_O)        0.105     8.798 r  Rout[3]_i_5/O
                         net (fo=1, routed)           0.355     9.153    Rout[3]_i_5_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     9.698 r  Rout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.008     9.706    Rout_reg[3]_i_1_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.887 r  Rout_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.887    Rout[4]
    SLICE_X58Y75         FDRE                                         r  Rout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.301    11.030    pclk_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  Rout_reg[4]/C
                         clock pessimism              0.225    11.255    
                         clock uncertainty           -0.035    11.220    
    SLICE_X58Y75         FDRE (Setup_fdre_C_D)        0.059    11.279    Rout_reg[4]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Gout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 2.472ns (47.010%)  route 2.786ns (52.990%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 11.033 - 6.667 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.421     4.642    pclk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.379     5.021 r  x_cnt_reg[8]/Q
                         net (fo=6, routed)           0.583     5.604    uart_rx_path_u/Bout_reg[7]_i_53_6
    SLICE_X60Y62         LUT3 (Prop_lut3_I0_O)        0.128     5.732 r  uart_rx_path_u/Bout[7]_i_48/O
                         net (fo=1, routed)           0.492     6.224    uart_rx_path_u/Bout[7]_i_48_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.599     6.823 r  uart_rx_path_u/Bout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.823    uart_rx_path_u/Bout_reg[7]_i_20_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.013 f  uart_rx_path_u/Bout_reg[7]_i_9/CO[2]
                         net (fo=16, routed)          0.659     7.672    uart_rx_path_u_n_11
    SLICE_X54Y71         LUT4 (Prop_lut4_I2_O)        0.261     7.933 r  Bout[3]_i_2/O
                         net (fo=15, routed)          0.587     8.521    Bout[3]_i_2_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.105     8.626 r  Gout[3]_i_5/O
                         net (fo=1, routed)           0.465     9.091    Gout[3]_i_5_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     9.636 r  Gout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.636    Gout_reg[3]_i_1_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.901 r  Gout_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.901    Gout[5]
    SLICE_X58Y72         FDRE                                         r  Gout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.304    11.033    pclk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  Gout_reg[5]/C
                         clock pessimism              0.240    11.273    
                         clock uncertainty           -0.035    11.238    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)        0.059    11.297    Gout_reg[5]
  -------------------------------------------------------------------
                         required time                         11.297    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Gout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 2.467ns (46.959%)  route 2.786ns (53.041%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 11.033 - 6.667 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.421     4.642    pclk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.379     5.021 r  x_cnt_reg[8]/Q
                         net (fo=6, routed)           0.583     5.604    uart_rx_path_u/Bout_reg[7]_i_53_6
    SLICE_X60Y62         LUT3 (Prop_lut3_I0_O)        0.128     5.732 r  uart_rx_path_u/Bout[7]_i_48/O
                         net (fo=1, routed)           0.492     6.224    uart_rx_path_u/Bout[7]_i_48_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.599     6.823 r  uart_rx_path_u/Bout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.823    uart_rx_path_u/Bout_reg[7]_i_20_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.013 f  uart_rx_path_u/Bout_reg[7]_i_9/CO[2]
                         net (fo=16, routed)          0.659     7.672    uart_rx_path_u_n_11
    SLICE_X54Y71         LUT4 (Prop_lut4_I2_O)        0.261     7.933 r  Bout[3]_i_2/O
                         net (fo=15, routed)          0.587     8.521    Bout[3]_i_2_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.105     8.626 r  Gout[3]_i_5/O
                         net (fo=1, routed)           0.465     9.091    Gout[3]_i_5_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     9.636 r  Gout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.636    Gout_reg[3]_i_1_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.896 r  Gout_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.896    Gout[7]
    SLICE_X58Y72         FDRE                                         r  Gout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.304    11.033    pclk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  Gout_reg[7]/C
                         clock pessimism              0.240    11.273    
                         clock uncertainty           -0.035    11.238    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)        0.059    11.297    Gout_reg[7]
  -------------------------------------------------------------------
                         required time                         11.297    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Gout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 2.407ns (46.346%)  route 2.786ns (53.654%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 11.033 - 6.667 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.421     4.642    pclk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.379     5.021 r  x_cnt_reg[8]/Q
                         net (fo=6, routed)           0.583     5.604    uart_rx_path_u/Bout_reg[7]_i_53_6
    SLICE_X60Y62         LUT3 (Prop_lut3_I0_O)        0.128     5.732 r  uart_rx_path_u/Bout[7]_i_48/O
                         net (fo=1, routed)           0.492     6.224    uart_rx_path_u/Bout[7]_i_48_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.599     6.823 r  uart_rx_path_u/Bout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.823    uart_rx_path_u/Bout_reg[7]_i_20_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.013 f  uart_rx_path_u/Bout_reg[7]_i_9/CO[2]
                         net (fo=16, routed)          0.659     7.672    uart_rx_path_u_n_11
    SLICE_X54Y71         LUT4 (Prop_lut4_I2_O)        0.261     7.933 r  Bout[3]_i_2/O
                         net (fo=15, routed)          0.587     8.521    Bout[3]_i_2_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.105     8.626 r  Gout[3]_i_5/O
                         net (fo=1, routed)           0.465     9.091    Gout[3]_i_5_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     9.636 r  Gout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.636    Gout_reg[3]_i_1_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.836 r  Gout_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.836    Gout[6]
    SLICE_X58Y72         FDRE                                         r  Gout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.304    11.033    pclk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  Gout_reg[6]/C
                         clock pessimism              0.240    11.273    
                         clock uncertainty           -0.035    11.238    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)        0.059    11.297    Gout_reg[6]
  -------------------------------------------------------------------
                         required time                         11.297    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Gout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 2.388ns (46.149%)  route 2.786ns (53.851%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 11.033 - 6.667 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.421     4.642    pclk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.379     5.021 r  x_cnt_reg[8]/Q
                         net (fo=6, routed)           0.583     5.604    uart_rx_path_u/Bout_reg[7]_i_53_6
    SLICE_X60Y62         LUT3 (Prop_lut3_I0_O)        0.128     5.732 r  uart_rx_path_u/Bout[7]_i_48/O
                         net (fo=1, routed)           0.492     6.224    uart_rx_path_u/Bout[7]_i_48_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.599     6.823 r  uart_rx_path_u/Bout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.823    uart_rx_path_u/Bout_reg[7]_i_20_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.013 f  uart_rx_path_u/Bout_reg[7]_i_9/CO[2]
                         net (fo=16, routed)          0.659     7.672    uart_rx_path_u_n_11
    SLICE_X54Y71         LUT4 (Prop_lut4_I2_O)        0.261     7.933 r  Bout[3]_i_2/O
                         net (fo=15, routed)          0.587     8.521    Bout[3]_i_2_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.105     8.626 r  Gout[3]_i_5/O
                         net (fo=1, routed)           0.465     9.091    Gout[3]_i_5_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     9.636 r  Gout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.636    Gout_reg[3]_i_1_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.817 r  Gout_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.817    Gout[4]
    SLICE_X58Y72         FDRE                                         r  Gout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.304    11.033    pclk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  Gout_reg[4]/C
                         clock pessimism              0.240    11.273    
                         clock uncertainty           -0.035    11.238    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)        0.059    11.297    Gout_reg[4]
  -------------------------------------------------------------------
                         required time                         11.297    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Bout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 2.472ns (48.856%)  route 2.588ns (51.144%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 10.970 - 6.667 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.421     4.642    pclk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.379     5.021 r  x_cnt_reg[8]/Q
                         net (fo=6, routed)           0.583     5.604    uart_rx_path_u/Bout_reg[7]_i_53_6
    SLICE_X60Y62         LUT3 (Prop_lut3_I0_O)        0.128     5.732 r  uart_rx_path_u/Bout[7]_i_48/O
                         net (fo=1, routed)           0.492     6.224    uart_rx_path_u/Bout[7]_i_48_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.599     6.823 r  uart_rx_path_u/Bout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.823    uart_rx_path_u/Bout_reg[7]_i_20_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.013 f  uart_rx_path_u/Bout_reg[7]_i_9/CO[2]
                         net (fo=16, routed)          0.659     7.672    uart_rx_path_u_n_11
    SLICE_X54Y71         LUT4 (Prop_lut4_I2_O)        0.261     7.933 r  Bout[3]_i_2/O
                         net (fo=15, routed)          0.541     8.474    Bout[3]_i_2_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.105     8.579 r  Bout[3]_i_6/O
                         net (fo=1, routed)           0.313     8.892    Bout[3]_i_6_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     9.437 r  Bout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.437    Bout_reg[3]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.702 r  Bout_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.702    Bout[5]
    SLICE_X53Y68         FDRE                                         r  Bout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.241    10.970    pclk_IBUF_BUFG
    SLICE_X53Y68         FDRE                                         r  Bout_reg[5]/C
                         clock pessimism              0.225    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X53Y68         FDRE (Setup_fdre_C_D)        0.059    11.219    Bout_reg[5]
  -------------------------------------------------------------------
                         required time                         11.219    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Bout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 2.467ns (48.806%)  route 2.588ns (51.194%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 10.970 - 6.667 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.421     4.642    pclk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.379     5.021 r  x_cnt_reg[8]/Q
                         net (fo=6, routed)           0.583     5.604    uart_rx_path_u/Bout_reg[7]_i_53_6
    SLICE_X60Y62         LUT3 (Prop_lut3_I0_O)        0.128     5.732 r  uart_rx_path_u/Bout[7]_i_48/O
                         net (fo=1, routed)           0.492     6.224    uart_rx_path_u/Bout[7]_i_48_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.599     6.823 r  uart_rx_path_u/Bout_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.823    uart_rx_path_u/Bout_reg[7]_i_20_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.013 f  uart_rx_path_u/Bout_reg[7]_i_9/CO[2]
                         net (fo=16, routed)          0.659     7.672    uart_rx_path_u_n_11
    SLICE_X54Y71         LUT4 (Prop_lut4_I2_O)        0.261     7.933 r  Bout[3]_i_2/O
                         net (fo=15, routed)          0.541     8.474    Bout[3]_i_2_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.105     8.579 r  Bout[3]_i_6/O
                         net (fo=1, routed)           0.313     8.892    Bout[3]_i_6_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     9.437 r  Bout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.437    Bout_reg[3]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.697 r  Bout_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.697    Bout[7]
    SLICE_X53Y68         FDRE                                         r  Bout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.241    10.970    pclk_IBUF_BUFG
    SLICE_X53Y68         FDRE                                         r  Bout_reg[7]/C
                         clock pessimism              0.225    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X53Y68         FDRE (Setup_fdre_C_D)        0.059    11.219    Bout_reg[7]
  -------------------------------------------------------------------
                         required time                         11.219    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  1.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.110%)  route 0.245ns (59.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.557     1.501    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X56Y70         FDRE                                         r  u_ila/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  u_ila/inst/ila_core_inst/shifted_data_in_reg[8][2]/Q
                         net (fo=1, routed)           0.245     1.910    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[2]
    RAMB36_X2Y13         RAMB36E1                                     r  u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.864     2.054    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X2Y13         RAMB36E1                                     r  u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.555    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.851    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.552     1.496    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X49Y73         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[3]/Q
                         net (fo=1, routed)           0.055     1.692    u_ila/inst/ila_core_inst/debug_data_in_sync1[3]
    SLICE_X49Y73         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.818     2.008    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X49Y73         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[3]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.078     1.574    u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.552     1.496    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X49Y73         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[15]/Q
                         net (fo=1, routed)           0.055     1.692    u_ila/inst/ila_core_inst/debug_data_in_sync1[15]
    SLICE_X49Y73         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.818     2.008    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X49Y73         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[15]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.076     1.572    u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.553     1.497    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X47Y70         FDRE                                         r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[13]/Q
                         net (fo=1, routed)           0.055     1.693    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[13]
    SLICE_X47Y70         FDRE                                         r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.821     2.010    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X47Y70         FDRE                                         r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[13]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X47Y70         FDRE (Hold_fdre_C_D)         0.076     1.573    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.556     1.500    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X41Y66         FDRE                                         r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.696    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[6]
    SLICE_X41Y66         FDRE                                         r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.824     2.013    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X41Y66         FDRE                                         r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[6]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.076     1.576    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.148ns (35.952%)  route 0.264ns (64.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.557     1.501    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X56Y70         FDRE                                         r  u_ila/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.148     1.649 r  u_ila/inst/ila_core_inst/shifted_data_in_reg[8][5]/Q
                         net (fo=2, routed)           0.264     1.912    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[1]
    RAMB36_X2Y14         RAMB36E1                                     r  u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.858     2.048    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X2Y14         RAMB36E1                                     r  u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.549    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.242     1.791    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.551     1.495    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X53Y74         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[4]/Q
                         net (fo=1, routed)           0.055     1.691    u_ila/inst/ila_core_inst/debug_data_in_sync1[4]
    SLICE_X53Y74         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.818     2.008    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X53Y74         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[4]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.075     1.570    u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.557     1.501    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X43Y65         FDRE                                         r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/Q
                         net (fo=1, routed)           0.055     1.697    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[7]
    SLICE_X43Y65         FDRE                                         r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.825     2.014    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X43Y65         FDRE                                         r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.075     1.576    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/capture_qual_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.549     1.493    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X39Y76         FDRE                                         r  u_ila/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  u_ila/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/Q
                         net (fo=1, routed)           0.055     1.689    u_ila/inst/ila_core_inst/capture_qual_ctrl_2[0]
    SLICE_X39Y76         FDRE                                         r  u_ila/inst/ila_core_inst/capture_qual_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.814     2.004    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X39Y76         FDRE                                         r  u_ila/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                         clock pessimism             -0.512     1.493    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.075     1.568    u_ila/inst/ila_core_inst/capture_qual_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.552     1.496    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X49Y73         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[12]/Q
                         net (fo=1, routed)           0.055     1.692    u_ila/inst/ila_core_inst/debug_data_in_sync1[12]
    SLICE_X49Y73         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.818     2.008    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X49Y73         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[12]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.075     1.571    u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X1Y14   u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X1Y11   u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X1Y13   u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X2Y14   u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X2Y11   u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X1Y12   u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X2Y13   u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         6.667       5.075      BUFGCTRL_X0Y3  pclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X52Y82   u_ila/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X52Y82   u_ila/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync2_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X56Y70   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X56Y70   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X56Y70   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X56Y70   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X56Y70   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X56Y70   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X56Y70   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X56Y70   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X56Y71   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X56Y71   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X56Y70   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X56Y71   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X56Y71   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X56Y71   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X56Y71   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X56Y71   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X56Y71   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X56Y71   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X56Y71   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X56Y71   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_pll_i/inst/clk_in1
  To Clock:  sys_pll_i/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_pll_i/inst/clk_in1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { sys_pll_i/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.734       93.266     MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out1_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.905ns (20.950%)  route 3.415ns (79.050%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 8.037 - 6.734 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.407     1.407    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X61Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.348     1.755 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]/Q
                         net (fo=22, routed)          0.957     2.712    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg_n_0_[0]
    SLICE_X61Y73         LUT5 (Prop_lut5_I2_O)        0.242     2.954 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[7]_i_2/O
                         net (fo=11, routed)          1.258     4.213    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[7]_i_2_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.105     4.318 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3]_i_5/O
                         net (fo=5, routed)           0.540     4.858    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3]_i_5_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I1_O)        0.105     4.963 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m[1]_i_1/O
                         net (fo=2, routed)           0.659     5.622    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1]
    SLICE_X62Y76         LUT5 (Prop_lut5_I0_O)        0.105     5.727 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[1]_i_1__1/O
                         net (fo=1, routed)           0.000     5.727    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[1]_i_1__1_n_0
    SLICE_X62Y76         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.303     8.037    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X62Y76         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]/C
                         clock pessimism              0.066     8.103    
                         clock uncertainty           -0.069     8.035    
    SLICE_X62Y76         FDRE (Setup_fdre_C_D)        0.030     8.065    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.972ns (22.302%)  route 3.386ns (77.698%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 8.044 - 6.734 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.348     1.348    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X53Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.379     1.727 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/Q
                         net (fo=3, routed)           0.959     2.686    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]
    SLICE_X54Y68         LUT5 (Prop_lut5_I0_O)        0.105     2.791 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[8]_i_1__1/O
                         net (fo=11, routed)          0.749     3.540    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[8]_i_1__1_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.108     3.648 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[3]_i_1__0/O
                         net (fo=2, routed)           0.692     4.340    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[3]_i_1__0_n_0
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.275     4.615 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[7]_i_1__0/O
                         net (fo=7, routed)           0.987     5.602    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[7]_i_1__0_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I3_O)        0.105     5.707 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[2]_i_1__1/O
                         net (fo=1, routed)           0.000     5.707    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[2]_i_1__1_n_0
    SLICE_X62Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.310     8.044    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X62Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]/C
                         clock pessimism              0.066     8.110    
                         clock uncertainty           -0.069     8.042    
    SLICE_X62Y67         FDRE (Setup_fdre_C_D)        0.032     8.074    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]
  -------------------------------------------------------------------
                         required time                          8.074    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.972ns (23.706%)  route 3.128ns (76.294%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 8.043 - 6.734 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.348     1.348    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X53Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.379     1.727 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/Q
                         net (fo=3, routed)           0.959     2.686    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]
    SLICE_X54Y68         LUT5 (Prop_lut5_I0_O)        0.105     2.791 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[8]_i_1__1/O
                         net (fo=11, routed)          0.749     3.540    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[8]_i_1__1_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.108     3.648 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[3]_i_1__0/O
                         net (fo=2, routed)           0.692     4.340    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[3]_i_1__0_n_0
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.275     4.615 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[7]_i_1__0/O
                         net (fo=7, routed)           0.729     5.344    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[7]_i_1__0_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.105     5.449 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.449    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3]_i_1__1_n_0
    SLICE_X62Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.309     8.043    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X62Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]/C
                         clock pessimism              0.066     8.109    
                         clock uncertainty           -0.069     8.041    
    SLICE_X62Y68         FDRE (Setup_fdre_C_D)        0.030     8.071    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          8.071    
                         arrival time                          -5.449    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 0.972ns (23.751%)  route 3.120ns (76.249%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 8.043 - 6.734 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.348     1.348    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X53Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.379     1.727 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/Q
                         net (fo=3, routed)           0.959     2.686    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]
    SLICE_X54Y68         LUT5 (Prop_lut5_I0_O)        0.105     2.791 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[8]_i_1__1/O
                         net (fo=11, routed)          0.749     3.540    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[8]_i_1__1_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.108     3.648 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[3]_i_1__0/O
                         net (fo=2, routed)           0.692     4.340    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[3]_i_1__0_n_0
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.275     4.615 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[7]_i_1__0/O
                         net (fo=7, routed)           0.721     5.336    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[7]_i_1__0_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I4_O)        0.105     5.441 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.441    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[2]_i_1__0_n_0
    SLICE_X62Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.309     8.043    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X62Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/C
                         clock pessimism              0.066     8.109    
                         clock uncertainty           -0.069     8.041    
    SLICE_X62Y68         FDRE (Setup_fdre_C_D)        0.032     8.073    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]
  -------------------------------------------------------------------
                         required time                          8.073    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.800ns (20.195%)  route 3.161ns (79.805%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 8.037 - 6.734 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.407     1.407    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X61Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.348     1.755 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]/Q
                         net (fo=22, routed)          0.957     2.712    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg_n_0_[0]
    SLICE_X61Y73         LUT5 (Prop_lut5_I2_O)        0.242     2.954 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[7]_i_2/O
                         net (fo=11, routed)          1.258     4.213    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[7]_i_2_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.105     4.318 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3]_i_5/O
                         net (fo=5, routed)           0.540     4.858    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3]_i_5_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I1_O)        0.105     4.963 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m[1]_i_1/O
                         net (fo=2, routed)           0.406     5.369    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1]
    SLICE_X63Y76         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.303     8.037    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X63Y76         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[1]/C
                         clock pessimism              0.066     8.103    
                         clock uncertainty           -0.069     8.035    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)       -0.032     8.003    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[1]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.975ns (24.029%)  route 3.083ns (75.971%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 8.039 - 6.734 ) 
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.346     1.346    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X57Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.379     1.725 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/Q
                         net (fo=3, routed)           0.858     2.583    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.105     2.688 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0/O
                         net (fo=10, routed)          1.068     3.756    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0_n_0
    SLICE_X61Y70         LUT5 (Prop_lut5_I0_O)        0.119     3.875 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1/O
                         net (fo=2, routed)           0.470     4.345    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.267     4.612 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1/O
                         net (fo=7, routed)           0.687     5.299    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.105     5.404 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1]_i_1/O
                         net (fo=1, routed)           0.000     5.404    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1]_i_1_n_0
    SLICE_X62Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.305     8.039    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X62Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]/C
                         clock pessimism              0.066     8.105    
                         clock uncertainty           -0.069     8.037    
    SLICE_X62Y71         FDRE (Setup_fdre_C_D)        0.030     8.067    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.972ns (24.631%)  route 2.974ns (75.369%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 8.043 - 6.734 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.348     1.348    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X53Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.379     1.727 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/Q
                         net (fo=3, routed)           0.959     2.686    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]
    SLICE_X54Y68         LUT5 (Prop_lut5_I0_O)        0.105     2.791 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[8]_i_1__1/O
                         net (fo=11, routed)          0.749     3.540    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[8]_i_1__1_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.108     3.648 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[3]_i_1__0/O
                         net (fo=2, routed)           0.692     4.340    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[3]_i_1__0_n_0
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.275     4.615 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[7]_i_1__0/O
                         net (fo=7, routed)           0.575     5.190    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[7]_i_1__0_n_0
    SLICE_X62Y68         LUT5 (Prop_lut5_I2_O)        0.105     5.295 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.295    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[3]_i_1__0_n_0
    SLICE_X62Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.309     8.043    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X62Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]/C
                         clock pessimism              0.066     8.109    
                         clock uncertainty           -0.069     8.041    
    SLICE_X62Y68         FDRE (Setup_fdre_C_D)        0.032     8.073    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          8.073    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.975ns (24.882%)  route 2.943ns (75.118%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 8.039 - 6.734 ) 
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.346     1.346    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X57Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.379     1.725 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/Q
                         net (fo=3, routed)           0.858     2.583    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.105     2.688 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0/O
                         net (fo=10, routed)          1.068     3.756    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0_n_0
    SLICE_X61Y70         LUT5 (Prop_lut5_I0_O)        0.119     3.875 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1/O
                         net (fo=2, routed)           0.470     4.345    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.267     4.612 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1/O
                         net (fo=7, routed)           0.548     5.160    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.105     5.265 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[3]_i_1/O
                         net (fo=1, routed)           0.000     5.265    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[3]_i_1_n_0
    SLICE_X62Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.305     8.039    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X62Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]/C
                         clock pessimism              0.066     8.105    
                         clock uncertainty           -0.069     8.037    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)        0.032     8.069    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          8.069    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.975ns (24.902%)  route 2.940ns (75.098%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 8.039 - 6.734 ) 
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.346     1.346    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X57Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.379     1.725 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/Q
                         net (fo=3, routed)           0.858     2.583    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.105     2.688 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0/O
                         net (fo=10, routed)          1.068     3.756    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0_n_0
    SLICE_X61Y70         LUT5 (Prop_lut5_I0_O)        0.119     3.875 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1/O
                         net (fo=2, routed)           0.470     4.345    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.267     4.612 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1/O
                         net (fo=7, routed)           0.545     5.157    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I3_O)        0.105     5.262 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[2]_i_1/O
                         net (fo=1, routed)           0.000     5.262    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[2]_i_1_n_0
    SLICE_X62Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.305     8.039    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X62Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]/C
                         clock pessimism              0.066     8.105    
                         clock uncertainty           -0.069     8.037    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)        0.032     8.069    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]
  -------------------------------------------------------------------
                         required time                          8.069    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.975ns (24.928%)  route 2.936ns (75.072%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 8.039 - 6.734 ) 
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.346     1.346    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X57Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.379     1.725 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/Q
                         net (fo=3, routed)           0.858     2.583    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.105     2.688 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0/O
                         net (fo=10, routed)          1.068     3.756    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0_n_0
    SLICE_X61Y70         LUT5 (Prop_lut5_I0_O)        0.119     3.875 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1/O
                         net (fo=2, routed)           0.470     4.345    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.267     4.612 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1/O
                         net (fo=7, routed)           0.541     5.153    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1_n_0
    SLICE_X63Y72         LUT6 (Prop_lut6_I4_O)        0.105     5.258 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.258    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[1]_i_1__0_n_0
    SLICE_X63Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.305     8.039    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X63Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]/C
                         clock pessimism              0.066     8.105    
                         clock uncertainty           -0.069     8.037    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)        0.032     8.069    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]
  -------------------------------------------------------------------
                         required time                          8.069    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  2.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.202%)  route 0.157ns (45.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.583     0.583    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X63Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]/Q
                         net (fo=10, routed)          0.157     0.881    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg_n_0_[1]
    SLICE_X64Y71         LUT6 (Prop_lut6_I0_O)        0.045     0.926 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.926    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t[2]
    SLICE_X64Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.851     0.851    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X64Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/C
                         clock pessimism             -0.255     0.597    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.120     0.717    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.553%)  route 0.182ns (49.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.556     0.556    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X53Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/Q
                         net (fo=3, routed)           0.182     0.879    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[2]
    SLICE_X54Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.924 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.924    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[1]_i_1__1_n_0
    SLICE_X54Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.825     0.825    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X54Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.120     0.712    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.222%)  route 0.116ns (35.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.587     0.587    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X64Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     0.751 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[8]/Q
                         net (fo=5, routed)           0.116     0.867    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/p_0_in
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.912 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.912    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t[3]
    SLICE_X65Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.855     0.855    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X65Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[3]/C
                         clock pessimism             -0.256     0.600    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.091     0.691    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.870%)  route 0.130ns (41.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.583     0.583    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X63Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/Q
                         net (fo=3, routed)           0.130     0.854    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.045     0.899 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.899    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t[4]
    SLICE_X63Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.851     0.851    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X63Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/C
                         clock pessimism             -0.269     0.583    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.092     0.675    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.401%)  route 0.170ns (54.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.588     0.588    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X59Y63         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg/Q
                         net (fo=1, routed)           0.170     0.898    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d
    SLICE_X59Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.855     0.855    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X59Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg/C
                         clock pessimism             -0.254     0.601    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.070     0.671    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.785%)  route 0.147ns (44.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.585     0.585    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X63Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]/Q
                         net (fo=1, routed)           0.147     0.873    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg_n_0_[0]
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.045     0.918 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[0]_i_1/O
                         net (fo=1, routed)           0.000     0.918    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[0]_i_1_n_0
    SLICE_X65Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.853     0.853    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X65Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/C
                         clock pessimism             -0.255     0.599    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.091     0.690    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.485%)  route 0.175ns (48.515%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.586     0.586    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X61Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/Q
                         net (fo=12, routed)          0.175     0.902    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd
    SLICE_X65Y66         LUT4 (Prop_lut4_I1_O)        0.045     0.947 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[8]_i_1/O
                         net (fo=1, routed)           0.000     0.947    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[8]_i_1_n_0
    SLICE_X65Y66         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.856     0.856    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X65Y66         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]/C
                         clock pessimism             -0.234     0.623    
    SLICE_X65Y66         FDSE (Hold_fdse_C_D)         0.091     0.714    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.329%)  route 0.184ns (49.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.580     0.580    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X63Y75         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[3]/Q
                         net (fo=1, routed)           0.184     0.904    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg_n_0_[3]
    SLICE_X64Y75         LUT4 (Prop_lut4_I3_O)        0.045     0.949 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.949    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[3]_i_1__0_n_0
    SLICE_X64Y75         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.847     0.847    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X64Y75         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]/C
                         clock pessimism             -0.255     0.593    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.121     0.714    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.193%)  route 0.185ns (49.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.580     0.580    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X63Y74         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[0]/Q
                         net (fo=1, routed)           0.185     0.905    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg_n_0_[0]
    SLICE_X64Y74         LUT4 (Prop_lut4_I3_O)        0.045     0.950 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.950    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[0]_i_1__0_n_0
    SLICE_X64Y74         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.847     0.847    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X64Y74         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]/C
                         clock pessimism             -0.255     0.593    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.120     0.713    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.865%)  route 0.187ns (50.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.585     0.585    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X62Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]/Q
                         net (fo=1, routed)           0.187     0.913    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg_n_0_[4]
    SLICE_X64Y69         LUT5 (Prop_lut5_I2_O)        0.045     0.958 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[4]_i_1/O
                         net (fo=1, routed)           0.000     0.958    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[4]_i_1_n_0
    SLICE_X64Y69         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.853     0.853    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X64Y69         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]/C
                         clock pessimism             -0.255     0.599    
    SLICE_X64Y69         FDSE (Hold_fdse_C_D)         0.121     0.720    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_pll
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { sys_pll_i/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         6.734       5.142      BUFGCTRL_X0Y0    sys_pll_i/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X1Y74     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X1Y73     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X1Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X1Y67     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X1Y70     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X1Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X1Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X1Y71     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X55Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X55Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X55Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X54Y70     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y63     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X52Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X53Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X52Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X52Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X52Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y66     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y66     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y66     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X64Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X63Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X53Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X55Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X52Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X55Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X55Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_sys_pll
  To Clock:  clk_out2_sys_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.246ns,  Total Violation       -1.239ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_sys_pll
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { sys_pll_i/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.347       -0.246     BUFGCTRL_X0Y1    sys_pll_i/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y74     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y73     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y67     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y70     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y71     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_pll
  To Clock:  clkfbout_sys_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_pll
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { sys_pll_i/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         6.734       5.142      BUFGCTRL_X0Y6    sys_pll_i/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.734       93.266     MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out1_sys_pll

Setup :           39  Failing Endpoints,  Worst Slack       -6.043ns,  Total Violation     -188.252ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.043ns  (required time - arrival time)
  Source:                 b_dly3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        2.633ns  (logic 0.970ns (36.838%)  route 1.663ns (63.162%))
  Logic Levels:           4  (LUT1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -3.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 4694.838 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.571ns = ( 4698.139 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.350  4698.139    pclk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  b_dly3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.398  4698.537 r  b_dly3_reg[5]/Q
                         net (fo=1, routed)           0.124  4698.662    b_dly3[5]
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.234  4698.896 r  b_dly3_inst__1/O
                         net (fo=8, routed)           0.526  4699.421    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[5]
    SLICE_X55Y69         LUT3 (Prop_lut3_I2_O)        0.105  4699.526 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_2/O
                         net (fo=2, routed)           0.517  4700.044    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_2_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I5_O)        0.105  4700.149 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_2/O
                         net (fo=3, routed)           0.495  4700.645    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_2_n_0
    SLICE_X53Y69         LUT3 (Prop_lut3_I0_O)        0.128  4700.772 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1]_i_1/O
                         net (fo=1, routed)           0.000  4700.772    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1]_i_1_n_0
    SLICE_X53Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.240  4694.838    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X53Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/C
                         clock pessimism              0.000  4694.838    
                         clock uncertainty           -0.177  4694.661    
    SLICE_X53Y69         FDRE (Setup_fdre_C_D)        0.069  4694.730    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]
  -------------------------------------------------------------------
                         required time                       4694.730    
                         arrival time                       -4700.772    
  -------------------------------------------------------------------
                         slack                                 -6.043    

Slack (VIOLATED) :        -5.833ns  (required time - arrival time)
  Source:                 b_dly3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        2.384ns  (logic 0.947ns (39.721%)  route 1.437ns (60.279%))
  Logic Levels:           4  (LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -3.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 4694.838 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.571ns = ( 4698.139 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.350  4698.139    pclk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  b_dly3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.398  4698.537 r  b_dly3_reg[5]/Q
                         net (fo=1, routed)           0.124  4698.662    b_dly3[5]
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.234  4698.896 r  b_dly3_inst__1/O
                         net (fo=8, routed)           0.526  4699.421    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[5]
    SLICE_X55Y69         LUT3 (Prop_lut3_I2_O)        0.105  4699.526 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_2/O
                         net (fo=2, routed)           0.517  4700.044    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_2_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I5_O)        0.105  4700.149 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_2/O
                         net (fo=3, routed)           0.269  4700.418    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_2_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I0_O)        0.105  4700.523 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[2]_i_1/O
                         net (fo=1, routed)           0.000  4700.523    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[2]_i_1_n_0
    SLICE_X53Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.240  4694.838    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X53Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/C
                         clock pessimism              0.000  4694.838    
                         clock uncertainty           -0.177  4694.661    
    SLICE_X53Y69         FDRE (Setup_fdre_C_D)        0.030  4694.691    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]
  -------------------------------------------------------------------
                         required time                       4694.691    
                         arrival time                       -4700.524    
  -------------------------------------------------------------------
                         slack                                 -5.833    

Slack (VIOLATED) :        -5.828ns  (required time - arrival time)
  Source:                 b_dly3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        2.381ns  (logic 0.947ns (39.771%)  route 1.434ns (60.229%))
  Logic Levels:           4  (LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -3.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 4694.838 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.571ns = ( 4698.139 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.350  4698.139    pclk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  b_dly3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.398  4698.537 r  b_dly3_reg[5]/Q
                         net (fo=1, routed)           0.124  4698.662    b_dly3[5]
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.234  4698.896 r  b_dly3_inst__1/O
                         net (fo=8, routed)           0.526  4699.421    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[5]
    SLICE_X55Y69         LUT3 (Prop_lut3_I2_O)        0.105  4699.526 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_2/O
                         net (fo=2, routed)           0.517  4700.044    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_2_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I5_O)        0.105  4700.149 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_2/O
                         net (fo=3, routed)           0.266  4700.416    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_2_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I0_O)        0.105  4700.521 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_1/O
                         net (fo=1, routed)           0.000  4700.521    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_1_n_0
    SLICE_X53Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.240  4694.838    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X53Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/C
                         clock pessimism              0.000  4694.838    
                         clock uncertainty           -0.177  4694.661    
    SLICE_X53Y69         FDRE (Setup_fdre_C_D)        0.032  4694.693    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]
  -------------------------------------------------------------------
                         required time                       4694.693    
                         arrival time                       -4700.521    
  -------------------------------------------------------------------
                         slack                                 -5.828    

Slack (VIOLATED) :        -5.495ns  (required time - arrival time)
  Source:                 r_dly3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        2.050ns  (logic 0.800ns (39.017%)  route 1.250ns (60.983%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 4694.902 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 4698.199 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.410  4698.199    pclk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  r_dly3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.348  4698.547 r  r_dly3_reg[3]/Q
                         net (fo=1, routed)           0.118  4698.666    r_dly3[3]
    SLICE_X59Y71         LUT1 (Prop_lut1_I0_O)        0.242  4698.908 r  r_dly3_inst__3/O
                         net (fo=8, routed)           0.698  4699.606    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/VGA_RGB[3]
    SLICE_X61Y70         LUT6 (Prop_lut6_I0_O)        0.105  4699.711 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[1]_i_2/O
                         net (fo=1, routed)           0.434  4700.145    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[1]_i_2_n_0
    SLICE_X61Y71         LUT3 (Prop_lut3_I1_O)        0.105  4700.250 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[1]_i_1/O
                         net (fo=1, routed)           0.000  4700.250    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/plusOp6_out[1]
    SLICE_X61Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.304  4694.902    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X61Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/C
                         clock pessimism              0.000  4694.902    
                         clock uncertainty           -0.177  4694.725    
    SLICE_X61Y71         FDRE (Setup_fdre_C_D)        0.030  4694.755    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]
  -------------------------------------------------------------------
                         required time                       4694.755    
                         arrival time                       -4700.250    
  -------------------------------------------------------------------
                         slack                                 -5.495    

Slack (VIOLATED) :        -5.473ns  (required time - arrival time)
  Source:                 g_dly3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        2.026ns  (logic 0.748ns (36.913%)  route 1.278ns (63.087%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 4694.834 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 4698.135 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.346  4698.135    pclk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  g_dly3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.433  4698.568 r  g_dly3_reg[7]/Q
                         net (fo=1, routed)           0.116  4698.685    g_dly3[7]
    SLICE_X55Y72         LUT1 (Prop_lut1_I0_O)        0.105  4698.790 r  g_dly3_inst/O
                         net (fo=6, routed)           0.688  4699.478    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/VGA_RGB[7]
    SLICE_X57Y72         LUT5 (Prop_lut5_I0_O)        0.105  4699.583 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_3/O
                         net (fo=3, routed)           0.474  4700.056    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_3_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I1_O)        0.105  4700.161 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2]_i_1/O
                         net (fo=1, routed)           0.000  4700.161    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2]_i_1_n_0
    SLICE_X57Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.236  4694.834    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X57Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/C
                         clock pessimism              0.000  4694.834    
                         clock uncertainty           -0.177  4694.657    
    SLICE_X57Y73         FDRE (Setup_fdre_C_D)        0.032  4694.689    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]
  -------------------------------------------------------------------
                         required time                       4694.689    
                         arrival time                       -4700.162    
  -------------------------------------------------------------------
                         slack                                 -5.473    

Slack (VIOLATED) :        -5.467ns  (required time - arrival time)
  Source:                 g_dly3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        2.022ns  (logic 0.748ns (36.988%)  route 1.274ns (63.012%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 4694.836 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 4698.135 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.346  4698.135    pclk_IBUF_BUFG
    SLICE_X56Y72         FDRE                                         r  g_dly3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.433  4698.568 r  g_dly3_reg[2]/Q
                         net (fo=1, routed)           0.116  4698.685    g_dly3[2]
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.105  4698.790 r  g_dly3_inst__4/O
                         net (fo=8, routed)           0.707  4699.497    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/VGA_RGB[2]
    SLICE_X57Y72         LUT6 (Prop_lut6_I1_O)        0.105  4699.602 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1]_i_2/O
                         net (fo=1, routed)           0.451  4700.052    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1]_i_2_n_0
    SLICE_X57Y71         LUT3 (Prop_lut3_I1_O)        0.105  4700.157 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1]_i_1/O
                         net (fo=1, routed)           0.000  4700.157    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1]_i_1_n_0
    SLICE_X57Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.238  4694.836    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X57Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/C
                         clock pessimism              0.000  4694.836    
                         clock uncertainty           -0.177  4694.659    
    SLICE_X57Y71         FDRE (Setup_fdre_C_D)        0.032  4694.691    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]
  -------------------------------------------------------------------
                         required time                       4694.691    
                         arrival time                       -4700.158    
  -------------------------------------------------------------------
                         slack                                 -5.467    

Slack (VIOLATED) :        -5.445ns  (required time - arrival time)
  Source:                 r_dly3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        2.004ns  (logic 0.799ns (39.875%)  route 1.205ns (60.125%))
  Logic Levels:           4  (LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -3.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 4694.902 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.630ns = ( 4698.198 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.409  4698.198    pclk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  r_dly3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.379  4698.577 r  r_dly3_reg[6]/Q
                         net (fo=1, routed)           0.233  4698.810    r_dly3[6]
    SLICE_X60Y73         LUT1 (Prop_lut1_I0_O)        0.105  4698.915 r  r_dly3_inst__0/O
                         net (fo=8, routed)           0.404  4699.318    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/VGA_RGB[6]
    SLICE_X60Y73         LUT3 (Prop_lut3_I0_O)        0.105  4699.423 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[0]_i_2/O
                         net (fo=2, routed)           0.242  4699.666    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[0]_i_2_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.105  4699.771 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3]_i_2/O
                         net (fo=3, routed)           0.326  4700.097    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3]_i_2_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.105  4700.202 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[2]_i_1/O
                         net (fo=1, routed)           0.000  4700.202    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/plusOp6_out[2]
    SLICE_X59Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.304  4694.902    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X59Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]/C
                         clock pessimism              0.000  4694.902    
                         clock uncertainty           -0.177  4694.725    
    SLICE_X59Y72         FDRE (Setup_fdre_C_D)        0.032  4694.757    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]
  -------------------------------------------------------------------
                         required time                       4694.757    
                         arrival time                       -4700.202    
  -------------------------------------------------------------------
                         slack                                 -5.445    

Slack (VIOLATED) :        -5.416ns  (required time - arrival time)
  Source:                 g_dly3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        1.966ns  (logic 0.694ns (35.300%)  route 1.272ns (64.700%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -3.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 4694.836 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.570ns = ( 4698.138 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.349  4698.138    pclk_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  g_dly3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.379  4698.517 r  g_dly3_reg[0]/Q
                         net (fo=1, routed)           0.227  4698.744    g_dly3[0]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.105  4698.849 r  g_dly3_inst__6/O
                         net (fo=6, routed)           0.793  4699.642    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/VGA_RGB[0]
    SLICE_X56Y73         LUT6 (Prop_lut6_I3_O)        0.105  4699.747 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_2/O
                         net (fo=3, routed)           0.252  4699.999    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_2_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.105  4700.104 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_1/O
                         net (fo=1, routed)           0.000  4700.104    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_1_n_0
    SLICE_X57Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.238  4694.836    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X57Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/C
                         clock pessimism              0.000  4694.836    
                         clock uncertainty           -0.177  4694.659    
    SLICE_X57Y72         FDRE (Setup_fdre_C_D)        0.030  4694.689    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]
  -------------------------------------------------------------------
                         required time                       4694.689    
                         arrival time                       -4700.104    
  -------------------------------------------------------------------
                         slack                                 -5.416    

Slack (VIOLATED) :        -5.409ns  (required time - arrival time)
  Source:                 r_dly3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        1.969ns  (logic 0.694ns (35.243%)  route 1.275ns (64.757%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 4694.902 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.628ns = ( 4698.196 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.407  4698.196    pclk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  r_dly3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.379  4698.575 r  r_dly3_reg[0]/Q
                         net (fo=1, routed)           0.238  4698.813    r_dly3[0]
    SLICE_X61Y72         LUT1 (Prop_lut1_I0_O)        0.105  4698.918 r  r_dly3_inst__6/O
                         net (fo=6, routed)           0.567  4699.485    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/VGA_RGB[0]
    SLICE_X60Y72         LUT5 (Prop_lut5_I1_O)        0.105  4699.590 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3]_i_3/O
                         net (fo=3, routed)           0.471  4700.061    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3]_i_3_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I1_O)        0.105  4700.166 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3]_i_1/O
                         net (fo=1, routed)           0.000  4700.166    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/plusOp6_out[3]
    SLICE_X61Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.304  4694.902    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X61Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]/C
                         clock pessimism              0.000  4694.902    
                         clock uncertainty           -0.177  4694.725    
    SLICE_X61Y71         FDRE (Setup_fdre_C_D)        0.032  4694.757    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]
  -------------------------------------------------------------------
                         required time                       4694.757    
                         arrival time                       -4700.166    
  -------------------------------------------------------------------
                         slack                                 -5.409    

Slack (VIOLATED) :        -5.281ns  (required time - arrival time)
  Source:                 b_dly3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        1.875ns  (logic 0.842ns (44.903%)  route 1.033ns (55.097%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 4694.839 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.571ns = ( 4698.139 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.350  4698.139    pclk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  b_dly3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.398  4698.537 r  b_dly3_reg[5]/Q
                         net (fo=1, routed)           0.124  4698.662    b_dly3[5]
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.234  4698.896 r  b_dly3_inst__1/O
                         net (fo=8, routed)           0.526  4699.421    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[5]
    SLICE_X55Y69         LUT3 (Prop_lut3_I2_O)        0.105  4699.526 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_2/O
                         net (fo=2, routed)           0.383  4699.909    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_2_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I2_O)        0.105  4700.014 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_1/O
                         net (fo=1, routed)           0.000  4700.014    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.241  4694.839    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X52Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]/C
                         clock pessimism              0.000  4694.839    
                         clock uncertainty           -0.177  4694.662    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.072  4694.734    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]
  -------------------------------------------------------------------
                         required time                       4694.734    
                         arrival time                       -4700.015    
  -------------------------------------------------------------------
                         slack                                 -5.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 b_dly3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.593%)  route 0.098ns (34.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.557     1.501    pclk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  b_dly3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  b_dly3_reg[2]/Q
                         net (fo=1, routed)           0.098     1.739    b_dly3[2]
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.784 r  b_dly3_inst__4/O
                         net (fo=8, routed)           0.000     1.784    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[2]
    SLICE_X52Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.825     0.825    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X52Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[2]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.177     1.003    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.121     1.124    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 de_dly3_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.585     1.529    pclk_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  de_dly3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  de_dly3_reg/Q
                         net (fo=1, routed)           0.108     1.778    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/VGA_DE
    SLICE_X61Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.854     0.854    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X61Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.177     1.031    
    SLICE_X61Y67         FDRE (Hold_fdre_C_D)         0.070     1.101    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 g_dly3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.234%)  route 0.104ns (35.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.580     1.524    pclk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  g_dly3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  g_dly3_reg[3]/Q
                         net (fo=1, routed)           0.104     1.768    g_dly3[3]
    SLICE_X59Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.813 r  g_dly3_inst__3/O
                         net (fo=8, routed)           0.000     1.813    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/VGA_RGB[3]
    SLICE_X59Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.849     0.849    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X59Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.177     1.026    
    SLICE_X59Y72         FDRE (Hold_fdre_C_D)         0.091     1.117    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 vs_dly3_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.506%)  route 0.169ns (54.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.587     1.531    pclk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  vs_dly3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  vs_dly3_reg/Q
                         net (fo=1, routed)           0.169     1.841    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_VS
    SLICE_X59Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.855     0.855    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X59Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.177     1.032    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.066     1.098    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 hs_dly3_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.504%)  route 0.157ns (51.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.588     1.532    pclk_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  hs_dly3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.148     1.680 r  hs_dly3_reg/Q
                         net (fo=1, routed)           0.157     1.837    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_HS
    SLICE_X59Y63         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.856     0.856    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X59Y63         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.177     1.034    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.017     1.051    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 b_dly3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.048%)  route 0.150ns (37.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.556     1.500    pclk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  b_dly3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  b_dly3_reg[5]/Q
                         net (fo=1, routed)           0.055     1.703    b_dly3[5]
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.098     1.801 r  b_dly3_inst__1/O
                         net (fo=8, routed)           0.095     1.896    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[5]
    SLICE_X55Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.824     0.824    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X55Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[5]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.177     1.002    
    SLICE_X55Y69         FDRE (Hold_fdre_C_D)         0.070     1.072    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 b_dly3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.478%)  route 0.223ns (54.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.555     1.499    pclk_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  b_dly3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  b_dly3_reg[6]/Q
                         net (fo=1, routed)           0.138     1.778    b_dly3[6]
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.823 r  b_dly3_inst__0/O
                         net (fo=8, routed)           0.085     1.908    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[6]
    SLICE_X55Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.824     0.824    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X55Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.177     1.002    
    SLICE_X55Y69         FDRE (Hold_fdre_C_D)         0.072     1.074    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 r_dly3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.227ns (55.072%)  route 0.185ns (44.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.583     1.527    pclk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  r_dly3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  r_dly3_reg[2]/Q
                         net (fo=1, routed)           0.052     1.707    r_dly3[2]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.099     1.806 r  r_dly3_inst__4/O
                         net (fo=8, routed)           0.133     1.939    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/VGA_RGB[2]
    SLICE_X61Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.850     0.850    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X61Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[2]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.177     1.027    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.075     1.102    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 r_dly3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.226ns (53.183%)  route 0.199ns (46.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.582     1.526    pclk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  r_dly3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  r_dly3_reg[3]/Q
                         net (fo=1, routed)           0.053     1.707    r_dly3[3]
    SLICE_X59Y71         LUT1 (Prop_lut1_I0_O)        0.098     1.805 r  r_dly3_inst__3/O
                         net (fo=8, routed)           0.146     1.951    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/VGA_RGB[3]
    SLICE_X61Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.850     0.850    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X61Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[3]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.177     1.027    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.071     1.098    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 g_dly3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.409%)  route 0.242ns (56.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.557     1.501    pclk_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  g_dly3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  g_dly3_reg[0]/Q
                         net (fo=1, routed)           0.104     1.745    g_dly3[0]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.790 r  g_dly3_inst__6/O
                         net (fo=6, routed)           0.139     1.929    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/VGA_RGB[0]
    SLICE_X57Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.822     0.822    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X57Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.177     1.000    
    SLICE_X57Y71         FDRE (Hold_fdre_C_D)         0.075     1.075    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.854    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.090ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.859ns (24.942%)  route 2.585ns (75.058%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.347     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     3.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.403     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.108     4.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.044     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y86         LUT1 (Prop_lut1_I0_O)        0.267     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.424     6.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.241    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.232    35.865    
                         clock uncertainty           -0.035    35.830    
    SLICE_X33Y87         FDCE (Recov_fdce_C_CLR)     -0.331    35.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.499    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                 29.090    

Slack (MET) :             29.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.859ns (25.006%)  route 2.576ns (74.994%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 35.630 - 33.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.347     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     3.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.403     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.108     4.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.044     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y86         LUT1 (Prop_lut1_I0_O)        0.267     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.415     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.238    35.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.232    35.862    
                         clock uncertainty           -0.035    35.827    
    SLICE_X35Y87         FDCE (Recov_fdce_C_CLR)     -0.331    35.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.496    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                 29.096    

Slack (MET) :             29.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.859ns (25.006%)  route 2.576ns (74.994%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 35.630 - 33.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.347     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     3.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.403     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.108     4.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.044     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y86         LUT1 (Prop_lut1_I0_O)        0.267     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.415     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.238    35.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.232    35.862    
                         clock uncertainty           -0.035    35.827    
    SLICE_X35Y87         FDCE (Recov_fdce_C_CLR)     -0.331    35.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.496    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                 29.096    

Slack (MET) :             29.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.859ns (25.006%)  route 2.576ns (74.994%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 35.630 - 33.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.347     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     3.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.403     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.108     4.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.044     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y86         LUT1 (Prop_lut1_I0_O)        0.267     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.415     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.238    35.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.232    35.862    
                         clock uncertainty           -0.035    35.827    
    SLICE_X35Y87         FDCE (Recov_fdce_C_CLR)     -0.331    35.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.496    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                 29.096    

Slack (MET) :             29.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.859ns (25.006%)  route 2.576ns (74.994%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 35.630 - 33.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.347     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     3.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.403     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.108     4.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.044     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y86         LUT1 (Prop_lut1_I0_O)        0.267     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.415     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.238    35.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.232    35.862    
                         clock uncertainty           -0.035    35.827    
    SLICE_X35Y87         FDCE (Recov_fdce_C_CLR)     -0.331    35.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.496    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                 29.096    

Slack (MET) :             29.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.859ns (25.006%)  route 2.576ns (74.994%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 35.630 - 33.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.347     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     3.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.403     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.108     4.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.044     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y86         LUT1 (Prop_lut1_I0_O)        0.267     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.415     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.238    35.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.232    35.862    
                         clock uncertainty           -0.035    35.827    
    SLICE_X35Y87         FDCE (Recov_fdce_C_CLR)     -0.331    35.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.496    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                 29.096    

Slack (MET) :             29.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.859ns (25.773%)  route 2.474ns (74.227%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 35.632 - 33.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.347     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     3.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.403     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.108     4.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.044     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y86         LUT1 (Prop_lut1_I0_O)        0.267     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.313     6.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.240    35.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.232    35.864    
                         clock uncertainty           -0.035    35.829    
    SLICE_X33Y86         FDCE (Recov_fdce_C_CLR)     -0.331    35.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.498    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                 29.201    

Slack (MET) :             29.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.859ns (25.773%)  route 2.474ns (74.227%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 35.632 - 33.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.347     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     3.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.403     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.108     4.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.044     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y86         LUT1 (Prop_lut1_I0_O)        0.267     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.313     6.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.240    35.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.232    35.864    
                         clock uncertainty           -0.035    35.829    
    SLICE_X33Y86         FDCE (Recov_fdce_C_CLR)     -0.331    35.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.498    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                 29.201    

Slack (MET) :             29.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.859ns (25.773%)  route 2.474ns (74.227%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 35.632 - 33.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.347     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     3.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.403     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.108     4.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.044     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y86         LUT1 (Prop_lut1_I0_O)        0.267     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.313     6.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.240    35.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.232    35.864    
                         clock uncertainty           -0.035    35.829    
    SLICE_X33Y86         FDCE (Recov_fdce_C_CLR)     -0.331    35.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.498    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                 29.201    

Slack (MET) :             29.204ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.859ns (25.821%)  route 2.468ns (74.179%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.629ns = ( 35.629 - 33.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.347     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     3.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.715     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     4.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.403     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.108     4.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.044     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y86         LUT1 (Prop_lut1_I0_O)        0.267     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.307     6.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.237    35.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.232    35.861    
                         clock uncertainty           -0.035    35.826    
    SLICE_X35Y86         FDCE (Recov_fdce_C_CLR)     -0.331    35.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.495    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                 29.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.115     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.372     1.322    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.115     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.372     1.322    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.115     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.372     1.322    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.115     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.372     1.322    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.115     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.372     1.322    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.115     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.372     1.322    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.115     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.372     1.322    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.115     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y85         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.372     1.322    
    SLICE_X38Y85         FDPE (Remov_fdpe_C_PRE)     -0.071     1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.775%)  route 0.167ns (54.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.167     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.372     1.322    
    SLICE_X38Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.775%)  route 0.167ns (54.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.167     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.372     1.322    
    SLICE_X38Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.360    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       31.943ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.943ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.847ns  (logic 0.348ns (41.093%)  route 0.499ns (58.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X39Y84         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.499     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X39Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X39Y85         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                 31.943    

Slack (MET) :             32.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.522%)  route 0.355ns (50.478%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X39Y84         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.355     0.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X40Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y84         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 32.087    

Slack (MET) :             32.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.701ns  (logic 0.348ns (49.652%)  route 0.353ns (50.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X43Y94         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.353     0.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X44Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y94         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                 32.089    

Slack (MET) :             32.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.246%)  route 0.375ns (49.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X45Y94         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.375     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X44Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y94         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 32.171    

Slack (MET) :             32.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.755ns  (logic 0.379ns (50.200%)  route 0.376ns (49.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X45Y94         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.376     0.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X44Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y95         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                 32.172    

Slack (MET) :             32.173ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.752ns  (logic 0.379ns (50.390%)  route 0.373ns (49.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X39Y84         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.373     0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X40Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y84         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 32.173    

Slack (MET) :             32.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.727ns  (logic 0.379ns (52.150%)  route 0.348ns (47.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X39Y84         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.348     0.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X39Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X39Y85         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                 32.200    

Slack (MET) :             32.204ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.584ns  (logic 0.348ns (59.611%)  route 0.236ns (40.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X45Y94         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.236     0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X44Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y95         FDCE (Setup_fdce_C_D)       -0.212    32.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                 32.204    





