
*** Running vivado
    with args -log VU440_TOP.vds -m64 -stack 10000 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VU440_TOP.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/nakashim/.Xilinx/Vivado/Vivado_init.tcl'
source VU440_TOP.tcl -notrace
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5774.535 ; gain = 2257.883 ; free physical = 86981 ; free virtual = 124147
Command: synth_design -top VU440_TOP -part xcvu440-flga2892-2-e -bufg 200 -fanout_limit 200 -directive AlternateRoutability -retiming -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu440'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17650 
WARNING: [Synth 8-2306] macro DLY redefined [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/design_1_aurora_64b66b_0_0_axi_to_drp.v:74]
WARNING: [Synth 8-2306] macro DLY redefined [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_multi_wrapper.v:63]
WARNING: [Synth 8-2306] macro DLY redefined [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_polarity_check.v:74]
WARNING: [Synth 8-2306] macro DLY redefined [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:95]
WARNING: [Synth 8-2306] macro DLY redefined [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/example_design/design_1_aurora_64b66b_1_0_axi_to_drp.v:74]
WARNING: [Synth 8-2306] macro DLY redefined [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/example_design/gt/design_1_aurora_64b66b_1_0_multi_wrapper.v:63]
WARNING: [Synth 8-2306] macro DLY redefined [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_polarity_check.v:74]
WARNING: [Synth 8-2306] macro DLY redefined [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/example_design/gt/design_1_aurora_64b66b_1_0_wrapper.v:95]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 5774.535 ; gain = 0.000 ; free physical = 86781 ; free virtual = 123965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VU440_TOP' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/vu440_top.v:20]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_C2C_MASTER_TOP_0_0' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_C2C_MASTER_TOP_0_0/synth/design_1_C2C_MASTER_TOP_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'C2C_MASTER_TOP' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/c2c_master_top.v:22]
INFO: [Synth 8-6157] synthesizing module 'AURORA_CTRL' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/aurora_ctrl.v:20]
	Parameter A_LANE_BITS bound to: 8 - type: integer 
	Parameter A_DATA_BITS bound to: 512 - type: integer 
	Parameter LEN_WORD bound to: 8 - type: integer 
	Parameter LEN_CNT_BIT bound to: 3 - type: integer 
	Parameter BUFF_WORD bound to: 128 - type: integer 
	Parameter BUFF_CNT_BIT bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFF_16BXNW' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_16bxnw.v:20]
	Parameter BUFF_WORD bound to: 8 - type: integer 
	Parameter CNT_BIT bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_16bxnw.v:55]
WARNING: [Synth 8-5788] Register sr_data_reg[0] in module BUFF_16BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_16bxnw.v:93]
WARNING: [Synth 8-5788] Register sr_data_reg[1] in module BUFF_16BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_16bxnw.v:93]
WARNING: [Synth 8-5788] Register sr_data_reg[2] in module BUFF_16BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_16bxnw.v:93]
WARNING: [Synth 8-5788] Register sr_data_reg[3] in module BUFF_16BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_16bxnw.v:93]
WARNING: [Synth 8-5788] Register sr_data_reg[4] in module BUFF_16BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_16bxnw.v:93]
WARNING: [Synth 8-5788] Register sr_data_reg[5] in module BUFF_16BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_16bxnw.v:93]
WARNING: [Synth 8-5788] Register sr_data_reg[6] in module BUFF_16BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_16bxnw.v:93]
WARNING: [Synth 8-5788] Register sr_data_reg[7] in module BUFF_16BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_16bxnw.v:93]
INFO: [Synth 8-6155] done synthesizing module 'BUFF_16BXNW' (1#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_16bxnw.v:20]
INFO: [Synth 8-6157] synthesizing module 'BUFF_578BXNW' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:20]
	Parameter BUFF_WORD bound to: 128 - type: integer 
	Parameter CNT_BIT bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:55]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:56]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:57]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:58]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:59]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:60]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:61]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:62]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[0] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[1] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[2] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[3] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[4] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[5] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[6] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[7] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[8] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[9] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[10] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[11] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[12] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[13] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[14] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[15] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[16] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[17] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[18] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[19] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[20] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[21] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[22] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[23] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[24] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[25] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[26] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[27] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[28] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[29] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data4_reg[30] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:104]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[0] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[1] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[2] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[3] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[4] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[5] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[6] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[7] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[8] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[9] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[10] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[11] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[12] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[13] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[14] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[15] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[16] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[17] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[18] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[19] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[20] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[21] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[22] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[23] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[24] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[25] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[26] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[27] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[28] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[29] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data5_reg[30] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:105]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[0] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[1] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[2] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[3] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[4] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[5] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[6] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[7] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[8] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[9] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[10] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[11] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[12] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[13] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[14] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[15] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[16] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[17] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[18] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[19] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[20] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[21] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[22] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[23] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[24] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[25] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[26] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[27] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[28] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[29] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data6_reg[30] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:106]
WARNING: [Synth 8-6014] Unused sequential element sr_data7_reg[0] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:107]
WARNING: [Synth 8-6014] Unused sequential element sr_data7_reg[1] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:107]
WARNING: [Synth 8-6014] Unused sequential element sr_data7_reg[2] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:107]
WARNING: [Synth 8-6014] Unused sequential element sr_data7_reg[3] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:107]
WARNING: [Synth 8-6014] Unused sequential element sr_data7_reg[4] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:107]
WARNING: [Synth 8-6014] Unused sequential element sr_data7_reg[5] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:107]
WARNING: [Synth 8-6014] Unused sequential element sr_data7_reg[6] was removed.  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:107]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5788] Register sr_data0_reg[0] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[1] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[2] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[3] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[4] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[5] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[6] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[7] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[8] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[9] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[10] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[11] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[12] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[13] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[14] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[15] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[16] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[17] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[18] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[19] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[20] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[21] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[22] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[23] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[24] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[25] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[26] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[27] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[28] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[29] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[30] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data0_reg[31] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:100]
WARNING: [Synth 8-5788] Register sr_data1_reg[0] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[1] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[2] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[3] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[4] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[5] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[6] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[7] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[8] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[9] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[10] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[11] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[12] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[13] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[14] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[15] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[16] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[17] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[18] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[19] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[20] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[21] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[22] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[23] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[24] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[25] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[26] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[27] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[28] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[29] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[30] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data1_reg[31] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:101]
WARNING: [Synth 8-5788] Register sr_data2_reg[0] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[1] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[2] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[3] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[4] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[5] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[6] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[7] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[8] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[9] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[10] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[11] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[12] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[13] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[14] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[15] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[16] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[17] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[18] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[19] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[20] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[21] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[22] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[23] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[24] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[25] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[26] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
WARNING: [Synth 8-5788] Register sr_data2_reg[27] in module BUFF_578BXNW is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:102]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'BUFF_578BXNW' (2#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/buff_578bxnw.v:20]
INFO: [Synth 8-6155] done synthesizing module 'AURORA_CTRL' (3#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/aurora_ctrl.v:20]
INFO: [Synth 8-6157] synthesizing module 'MAXI_TOP' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/maxi_top.v:20]
	Parameter M_ID_BITS bound to: 16 - type: integer 
	Parameter M_ADR_BITS bound to: 40 - type: integer 
	Parameter M_LEN_BITS bound to: 8 - type: integer 
	Parameter M_DATA_BITS bound to: 256 - type: integer 
	Parameter MLT_OUT_EN bound to: 0 - type: integer 
	Parameter ADR_FIFO_WORD bound to: 8 - type: integer 
	Parameter DAT_FIFO_WORD bound to: 8 - type: integer 
	Parameter RW_ORDER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ACC_CTRL' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/acc_ctrl.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ACC_CTRL' (4#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/acc_ctrl.v:20]
INFO: [Synth 8-6157] synthesizing module 'WR_OUT' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/wr_out.v:20]
	Parameter M_ID_BITS bound to: 16 - type: integer 
	Parameter M_ADR_BITS bound to: 40 - type: integer 
	Parameter M_LEN_BITS bound to: 8 - type: integer 
	Parameter M_DATA_BITS bound to: 256 - type: integer 
	Parameter MLT_OUT_EN bound to: 0 - type: integer 
	Parameter FIFO_WORD bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_21BXNW' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_21bxnw.v:20]
	Parameter FIFO_WORD bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_21bxnw.v:58]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_21bxnw.v:59]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_21bxnw.v:60]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_21bxnw.v:61]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_21bxnw.v:62]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_21bxnw.v:63]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_21bxnw.v:64]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_21bxnw.v:65]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_21BXNW' (5#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_21bxnw.v:20]
INFO: [Synth 8-6155] done synthesizing module 'WR_OUT' (6#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/wr_out.v:20]
INFO: [Synth 8-6157] synthesizing module 'FIFO_128BXNW' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_128bxnw.v:20]
	Parameter FIFO_WORD bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_128bxnw.v:62]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_128bxnw.v:63]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_128bxnw.v:64]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_128bxnw.v:65]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_128bxnw.v:66]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_128bxnw.v:67]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_128bxnw.v:68]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_128bxnw.v:69]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_128BXNW' (7#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_128bxnw.v:20]
INFO: [Synth 8-6157] synthesizing module 'FIFO_578BXNW' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_578bxnw.v:20]
	Parameter FIFO_WORD bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_578bxnw.v:62]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_578bxnw.v:63]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_578bxnw.v:64]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_578bxnw.v:65]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_578bxnw.v:66]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_578bxnw.v:67]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_578bxnw.v:68]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_578bxnw.v:69]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_578BXNW' (8#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_578bxnw.v:20]
INFO: [Synth 8-6157] synthesizing module 'RD_OUT' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/rd_out.v:20]
	Parameter M_ID_BITS bound to: 16 - type: integer 
	Parameter M_ADR_BITS bound to: 40 - type: integer 
	Parameter M_LEN_BITS bound to: 8 - type: integer 
	Parameter M_DATA_BITS bound to: 256 - type: integer 
	Parameter MLT_OUT_EN bound to: 0 - type: integer 
	Parameter FIFO_WORD bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RD_OUT' (9#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/rd_out.v:20]
INFO: [Synth 8-6155] done synthesizing module 'MAXI_TOP' (10#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/maxi_top.v:20]
INFO: [Synth 8-6155] done synthesizing module 'C2C_MASTER_TOP' (11#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/c2c_master_top.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_C2C_MASTER_TOP_0_0' (12#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_C2C_MASTER_TOP_0_0/synth/design_1_C2C_MASTER_TOP_0_0.v:58]
WARNING: [Synth 8-350] instance 'C2C_MASTER_TOP_0' of module 'design_1_C2C_MASTER_TOP_0_0' requires 65 connections, but only 59 given [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/synth/design_1.v:271]
INFO: [Synth 8-6157] synthesizing module 'design_1_C2C_SLAVE_TOP_0_0' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_C2C_SLAVE_TOP_0_0/synth/design_1_C2C_SLAVE_TOP_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'C2C_SLAVE_TOP' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/c2c_slave_top.v:22]
INFO: [Synth 8-6157] synthesizing module 'SAXI_TOP' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/saxi_top.v:20]
	Parameter S_ID_BITS bound to: 16 - type: integer 
	Parameter S_ADR_BITS bound to: 40 - type: integer 
	Parameter S_LEN_BITS bound to: 8 - type: integer 
	Parameter S_DATA_BITS bound to: 256 - type: integer 
	Parameter ADR_FIFO_WORD bound to: 8 - type: integer 
	Parameter DAT_FIFO_WORD bound to: 8 - type: integer 
	Parameter RW_ORDER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'WR_IN' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/wr_in.v:20]
	Parameter S_ID_BITS bound to: 16 - type: integer 
	Parameter S_ADR_BITS bound to: 40 - type: integer 
	Parameter S_LEN_BITS bound to: 8 - type: integer 
	Parameter S_DATA_BITS bound to: 256 - type: integer 
	Parameter FIFO_WORD bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_16BXNW' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_16bxnw.v:20]
	Parameter FIFO_WORD bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_16bxnw.v:58]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_16bxnw.v:59]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_16bxnw.v:60]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_16bxnw.v:61]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_16bxnw.v:62]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_16bxnw.v:63]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_16bxnw.v:64]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "register" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_16bxnw.v:65]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_16BXNW' (13#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/fifo_16bxnw.v:20]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/wr_in.v:183]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/wr_in.v:214]
INFO: [Synth 8-6155] done synthesizing module 'WR_IN' (14#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/wr_in.v:20]
INFO: [Synth 8-6157] synthesizing module 'RD_IN' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/rd_in.v:20]
	Parameter S_ID_BITS bound to: 16 - type: integer 
	Parameter S_ADR_BITS bound to: 40 - type: integer 
	Parameter S_LEN_BITS bound to: 8 - type: integer 
	Parameter S_DATA_BITS bound to: 256 - type: integer 
	Parameter FIFO_WORD bound to: 8 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/rd_in.v:186]
INFO: [Synth 8-6155] done synthesizing module 'RD_IN' (15#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/rd_in.v:20]
INFO: [Synth 8-6155] done synthesizing module 'SAXI_TOP' (16#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/saxi_top.v:20]
INFO: [Synth 8-6155] done synthesizing module 'C2C_SLAVE_TOP' (17#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/C2C/c2c_slave_top.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_C2C_SLAVE_TOP_0_0' (18#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_C2C_SLAVE_TOP_0_0/synth/design_1_C2C_SLAVE_TOP_0_0.v:58]
WARNING: [Synth 8-350] instance 'C2C_SLAVE_TOP_0' of module 'design_1_C2C_SLAVE_TOP_0_0' requires 65 connections, but only 59 given [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/synth/design_1.v:331]
INFO: [Synth 8-6157] synthesizing module 'design_1_HEARTBEAT_0_0' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_HEARTBEAT_0_0/synth/design_1_HEARTBEAT_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'HEARTBEAT' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/HEARTBEAT/heartbeat.v:20]
INFO: [Synth 8-6155] done synthesizing module 'HEARTBEAT' (19#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/HEARTBEAT/heartbeat.v:20]
INFO: [Synth 8-6155] done synthesizing module 'design_1_HEARTBEAT_0_0' (20#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_HEARTBEAT_0_0/synth/design_1_HEARTBEAT_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_RESET_CTRL_0_0' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_RESET_CTRL_0_0/synth/design_1_RESET_CTRL_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'RESET_CTRL' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/RESET/reset_ctrl.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RESET_CTRL' (21#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/RESET/reset_ctrl.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RESET_CTRL_0_0' (22#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_RESET_CTRL_0_0/synth/design_1_RESET_CTRL_0_0.v:58]
WARNING: [Synth 8-350] instance 'RESET_CTRL_0' of module 'design_1_RESET_CTRL_0_0' requires 10 connections, but only 7 given [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/synth/design_1.v:395]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_support' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_support.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE3' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20581]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE3' (23#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20581]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_CLOCK_MODULE' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_clock_module.v:68]
	Parameter OUT2_DIVIDE bound to: 10 - type: integer 
	Parameter OUT3_DIVIDE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_ultrascale_tx_userclk' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_ultrascale_tx_userclk.v:61]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 2 - type: integer 
	Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK_DIV bound to: 3'b000 
	Parameter P_USRCLK2_INT_DIV bound to: 1 - type: integer 
	Parameter P_USRCLK2_DIV bound to: 3'b001 
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (24#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_ultrascale_tx_userclk.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_ultrascale_tx_userclk.v:127]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_ultrascale_tx_userclk' (25#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_ultrascale_tx_userclk.v:61]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_CLOCK_MODULE' (26#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_clock_module.v:68]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_rst_sync' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b00101 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:554]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:555]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:556]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_rst_sync' (27#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_SUPPORT_RESET_LOGIC' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_support_reset_logic.v:63]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_support_reset_logic.v:91]
INFO: [Synth 8-3936] Found unconnected internal register 'dly_gt_rst_r_reg' and it is trimmed from '20' to '19' bits. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_support_reset_logic.v:132]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_SUPPORT_RESET_LOGIC' (28#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_support_reset_logic.v:63]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_core' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0_core.v:72]
	Parameter SIM_GTXRESET_SPEEDUP bound to: 0 - type: integer 
	Parameter CC_FREQ_FACTOR bound to: 5'b11000 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter wait_for_fifo_wr_rst_busy_value bound to: 6'b100000 
	Parameter INTER_CB_GAP bound to: 5'b01001 
	Parameter BACKWARD_COMP_MODE1 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE2 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_RESET_LOGIC' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_reset_logic.v:63]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_RESET_LOGIC' (29#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_reset_logic.v:63]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_AURORA_LANE' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_aurora_lane.v:74]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_LANE_INIT_SM' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_lane_init_sm.v:69]
	Parameter BEGIN_R_ST bound to: 5'b10000 
	Parameter RST_R_ST bound to: 5'b01000 
	Parameter ALIGN_R_ST bound to: 5'b00100 
	Parameter POLARITY_R_ST bound to: 5'b00010 
	Parameter READY_R_ST bound to: 5'b00001 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51850]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (30#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51850]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (31#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_cdc_sync' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b010 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:132]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:134]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:139]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:140]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:143]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:144]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:151]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:152]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:154]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:155]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:156]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_cdc_sync' (32#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_LANE_INIT_SM' (33#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_lane_init_sm.v:69]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_SYM_GEN' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_sym_gen.v:72]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_SYM_GEN' (34#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_sym_gen.v:72]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_SYM_DEC' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_sym_dec.v:73]
	Parameter CC_BTF_SA0 bound to: 16'b0111100010010000 
	Parameter CC_BTF_SA1 bound to: 16'b0111100010000000 
	Parameter NA_IDLE_BTF bound to: 16'b0111100000110000 
	Parameter CHANNEL_BOND_BTF bound to: 16'b0111100001000000 
	Parameter IDLE_BTF bound to: 16'b0111100000010000 
	Parameter SEP_BTF bound to: 8'b00011110 
	Parameter SEP7_BTF bound to: 8'b11100001 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_SYM_DEC' (35#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_sym_dec.v:73]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_ERR_DETECT' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_err_detect.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_ERR_DETECT' (36#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_err_detect.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_AURORA_LANE' (37#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_aurora_lane.v:74]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_WRAPPER' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:66]
	Parameter INTER_CB_GAP bound to: 5'b01001 
	Parameter SEQ_COUNT bound to: 4 - type: integer 
	Parameter wait_for_fifo_wr_rst_busy_value bound to: 6'b100000 
	Parameter TRAVELLING_STAGES bound to: 3'b010 
	Parameter BACKWARD_COMP_MODE1 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE2 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
	Parameter CHAN_BOND_MODE_0 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_1 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_0_LANE1 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_1_LANE1 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_0_LANE2 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_1_LANE2 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_0_LANE3 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_1_LANE3 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_0_LANE4 bound to: 2'b01 
	Parameter CHAN_BOND_MODE_1_LANE4 bound to: 2'b01 
	Parameter CHAN_BOND_MODE_0_LANE5 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_1_LANE5 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_0_LANE6 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_1_LANE6 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_0_LANE7 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_1_LANE7 bound to: 2'b10 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter LOW_WATER_MARK_SLAVE bound to: 13'b0000111000010 
	Parameter LOW_WATER_MARK_MASTER bound to: 13'b0000111000010 
	Parameter HIGH_WATER_MARK_SLAVE bound to: 13'b0000000001000 
	Parameter HIGH_WATER_MARK_MASTER bound to: 13'b0000000001110 
	Parameter SH_CNT_MAX bound to: 16'b1110101001100000 
	Parameter SH_INVALID_CNT_MAX bound to: 16'b0000000000010000 
	Parameter IDLE bound to: 2'b00 
	Parameter ASSERT_RXRESET bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1116]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1225]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1226]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1227]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1228]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1262]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1263]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1264]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1267]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1268]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1269]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1272]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1273]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1274]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1277]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1278]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1279]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1282]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1283]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1284]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1287]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1288]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1289]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1292]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1293]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1294]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1297]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1298]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1299]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1300]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1301]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:1302]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_cdc_sync__parameterized0' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_cdc_sync__parameterized0' (37#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_cdc_sync__parameterized1' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b1 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_cdc_sync__parameterized1' (37#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_rst_sync__parameterized0' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b00011 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_rst_sync__parameterized0' (37#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_rst_sync__parameterized1' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b00101 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_rst_sync__parameterized1' (37#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_MULTI_GT' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_multi_wrapper.v:67]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_ultrascale_rx_userclk' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_ultrascale_rx_userclk.v:61]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
	Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK_DIV bound to: 3'b000 
	Parameter P_USRCLK2_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK2_DIV bound to: 3'b000 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_ultrascale_rx_userclk.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_ultrascale_rx_userclk.v:129]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_ultrascale_rx_userclk' (38#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_ultrascale_rx_userclk.v:61]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_gt' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/design_1_aurora_64b66b_0_0_gt.v:62]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_gt_gtwizard_top' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/design_1_aurora_64b66b_0_0_gt_gtwizard_top.v:175]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: float 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 78.125000 - type: float 
	Parameter C_GT_TYPE bound to: 0 - type: integer 
	Parameter C_GT_REV bound to: 18 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 0 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 4 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 0 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000000 
	Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_COMMA_M_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 2 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 5.000000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 3 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_RX_SLIDE_MODE bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: float 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 8 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 156.250000 - type: float 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 2 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 5.000000 - type: float 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 3 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_TX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 78.125000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3.v:143]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: float 
	Parameter C_FREERUN_FREQUENCY bound to: 78.125000 - type: float 
	Parameter C_GT_REV bound to: 18 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 2 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 5.000000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 3 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 8 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 2 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 3 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000000000000000000000000000000000011 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 3 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 3 - type: integer 
	Parameter P_USE_CPLL_CAL bound to: 0 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000001100100000000 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000001000000 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000010001101001001001101 
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_gt_gthe3_channel_wrapper' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/design_1_aurora_64b66b_0_0_gt_gthe3_channel_wrapper.v:56]
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gthe3_channel' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe3_channel.v:55]
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ADAPT_CFG0 bound to: 16'b1111100000000000 
	Parameter GTHE3_CHANNEL_ADAPT_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_ALIGN_MCOMMA_DET bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTHE3_CHANNEL_ALIGN_PCOMMA_DET bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTHE3_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter GTHE3_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_MAX_LAT bound to: 12 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_CFG0 bound to: 16'b0110011111111000 
	Parameter GTHE3_CHANNEL_CPLL_CFG1 bound to: 16'b1010010010101100 
	Parameter GTHE3_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000111 
	Parameter GTHE3_CHANNEL_CPLL_CFG3 bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_CPLL_FBDIV bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_FBDIV_45 bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE3_CHANNEL_CPLL_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTHE3_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTHE3_CHANNEL_DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_DFE_D_X_REL_POS bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DFE_VCM_COMP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTHE3_CHANNEL_ES_PMA_CFG bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_EVODD_PHI_CFG bound to: 11'b00000000000 
	Parameter GTHE3_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_GEARBOX_MODE bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_GM_BIAS_SELECT bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTHE3_CHANNEL_OOBDIVCTL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_OOB_PWRUP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTHE3_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter GTHE3_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000001010100100 
	Parameter GTHE3_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0000000000001010 
	Parameter GTHE3_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter GTHE3_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0000000000001010 
	Parameter GTHE3_CHANNEL_PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_PCS_RSVD1 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTHE3_CHANNEL_PLL_SEL_MODE_GEN12 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter GTHE3_CHANNEL_PMA_RSV1 bound to: 16'b1111000000000000 
	Parameter GTHE3_CHANNEL_PROCESS_PAR bound to: 3'b010 
	Parameter GTHE3_CHANNEL_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter GTHE3_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RXBUF_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_OVFLW bound to: 57 - type: integer 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 3 - type: integer 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG2 bound to: 16'b0000011111100110 
	Parameter GTHE3_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000011111100110 
	Parameter GTHE3_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG5 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0100010010000000 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b0101111111111111 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter GTHE3_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG0 bound to: 16'b0100000000000000 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG1 bound to: 16'b0000000001100101 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000000000101110 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTHE3_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b0111100001110000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0100000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b1010101000000000 
	Parameter GTHE3_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter GTHE3_CHANNEL_RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter GTHE3_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTHE3_CHANNEL_RXELECIDLE_CFG bound to: Sigcfg_4 - type: string 
	Parameter GTHE3_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_RXGEARBOX_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_GC_CFG bound to: 16'b0001000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE3_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE3_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTHE3_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXOUT_DIV bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000000100000 
	Parameter GTHE3_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTHE3_CHANNEL_RXPHSLIP_CFG bound to: 16'b0110011000100010 
	Parameter GTHE3_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RXPI_CFG0 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPI_CFG1 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPI_CFG2 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPI_CFG3 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPI_CFG4 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXPI_CFG5 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXPI_CFG6 bound to: 3'b011 
	Parameter GTHE3_CHANNEL_RXPI_LPM bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTHE3_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTHE3_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_RXSLIDE_MODE bound to: OFF - type: string 
	Parameter GTHE3_CHANNEL_RXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0000101010110100 
	Parameter GTHE3_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_CLK25_DIV bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_CM_SEL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RX_CM_TRIM bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_RX_CTLE3_LPF bound to: 8'b00000001 
	Parameter GTHE3_CHANNEL_RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter GTHE3_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter GTHE3_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter GTHE3_CHANNEL_RX_DFE_AGC_CFG1 bound to: 3'b100 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b100 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b100 
	Parameter GTHE3_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RX_EN_HI_LR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter GTHE3_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE3_CHANNEL_RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter GTHE3_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RX_SUM_RES_CTRL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter GTHE3_CHANNEL_RX_WIDEMODE_CDR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter GTHE3_CHANNEL_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTHE3_CHANNEL_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1110 
	Parameter GTHE3_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTHE3_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTHE3_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTHE3_CHANNEL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIM_VERSION bound to: 2 - type: integer 
	Parameter GTHE3_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TEMPERATUR_PAR bound to: 4'b0010 
	Parameter GTHE3_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter GTHE3_CHANNEL_TERM_RCAL_OVRD bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTHE3_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXBUF_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_TXDLY_CFG bound to: 16'b0000000000001001 
	Parameter GTHE3_CHANNEL_TXDLY_LCFG bound to: 16'b0000000001010000 
	Parameter GTHE3_CHANNEL_TXDRVBIAS_N bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_TXDRVBIAS_P bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTHE3_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_TXGEARBOX_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_TXOUT_DIV bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0010000000100000 
	Parameter GTHE3_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000001110101 
	Parameter GTHE3_CHANNEL_TXPH_CFG bound to: 16'b0000100110000000 
	Parameter GTHE3_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPI_CFG0 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPI_CFG1 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPI_CFG2 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPI_CFG3 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXPI_CFG4 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXPI_CFG5 bound to: 3'b011 
	Parameter GTHE3_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_LPM bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter GTHE3_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTHE3_CHANNEL_TXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_TXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_CLK25_DIV bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter GTHE3_CHANNEL_TX_DCD_CFG bound to: 6'b000010 
	Parameter GTHE3_CHANNEL_TX_DCD_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_DEEMPH0 bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_TX_DEEMPH1 bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter GTHE3_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTHE3_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTHE3_CHANNEL_TX_EML_PHI_TUNE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1001100 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1001010 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1001000 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTHE3_CHANNEL_TX_MODE_SEL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter GTHE3_CHANNEL_TX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter GTHE3_CHANNEL_TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTHE3_CHANNEL_TX_RXDETECT_REF bound to: 3'b100 
	Parameter GTHE3_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE3_CHANNEL_TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter GTHE3_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_WB_MODE bound to: 2'b00 
	Parameter GTHE3_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_CPLLPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE3_CHANNEL_CPLLRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPADDR_VAL bound to: 9'b000000000 
	Parameter GTHE3_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALSTART_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDWREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXWREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRESETSEL_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_LPBKRXTXSEREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKTXRXSEREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_PCSRSVDIN2_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_PMARSVDIN_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RSTCLKENTX_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX8B10BEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESETRSV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCCTRL_VAL bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVSEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTCFG_VAL bound to: 4'b1101 
	Parameter GTHE3_CHANNEL_RXOSINTEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXOSINTHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTSTROBE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTTESTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b010 
	Parameter GTHE3_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXQPIEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTHE3_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TX8B10BEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXBUFDIFFCTRL_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTHE3_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXDEEMPH_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFCTRL_VAL bound to: 4'b1100 
	Parameter GTHE3_CHANNEL_TXDIFFPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b1000000 
	Parameter GTHE3_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b010 
	Parameter GTHE3_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPOSTCURSORINV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPRECURSORINV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIBIASEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPISTRONGPDOWN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIWEAKPUP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTHE3_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDWREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXWREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKRXTXSEREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKTXRXSEREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PMARSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RSTCLKENTX_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESETRSV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVSEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTCFG_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTSTROBE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTTESTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXQPIEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TSTIN_TIE_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXBUFDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSORINV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRECURSORINV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIBIASEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPISTRONGPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIWEAKPUP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTHE3_CHANNEL' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:5899]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b1111100000000000 
	Parameter ADAPT_CFG1 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0000000000 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 12 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0110011111111000 
	Parameter CPLL_CFG1 bound to: 16'b1010010010101100 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000111 
	Parameter CPLL_CFG3 bound to: 6'b000000 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 4 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_INIT_CFG1 bound to: 8'b00000000 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DFE_D_X_REL_POS bound to: 1'b0 
	Parameter DFE_VCM_COMP_EN bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter EVODD_PHI_CFG bound to: 11'b00000000000 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00001 
	Parameter GM_BIAS_SELECT bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter OOBDIVCTL bound to: 2'b00 
	Parameter OOB_PWRUP bound to: 1'b0 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000001010100100 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0000000000001010 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0000000000001010 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PCS_RSVD1 bound to: 3'b000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PLL_SEL_MODE_GEN12 bound to: 2'b00 
	Parameter PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter PMA_RSV1 bound to: 16'b1111000000000000 
	Parameter PROCESS_PAR bound to: 3'b010 
	Parameter RATE_SW_USE_DRP bound to: 1'b1 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 57 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 3 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000011111100110 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000011111100110 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG5 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0100010010000000 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b0101111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0100000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b0000000001100101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000000000101110 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b0111100001110000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0100000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_VP_CFG0 bound to: 16'b1010101000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: Sigcfg_4 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: TRUE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b0001000000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b0000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000000100000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b0110011000100010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 2'b00 
	Parameter RXPI_CFG1 bound to: 2'b00 
	Parameter RXPI_CFG2 bound to: 2'b00 
	Parameter RXPI_CFG3 bound to: 2'b00 
	Parameter RXPI_CFG4 bound to: 1'b1 
	Parameter RXPI_CFG5 bound to: 1'b1 
	Parameter RXPI_CFG6 bound to: 3'b011 
	Parameter RXPI_LPM bound to: 1'b0 
	Parameter RXPI_VREFSEL bound to: 1'b0 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0000101010110100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 7 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 4'b1010 
	Parameter RX_CTLE3_LPF bound to: 8'b00000001 
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter RX_DFE_AGC_CFG1 bound to: 3'b100 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b100 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_HI_LR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter RX_SUM_RES_CTRL bound to: 2'b00 
	Parameter RX_SUM_VCMTUNE bound to: 4'b0000 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b000 
	Parameter RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter RX_WIDEMODE_CDR bound to: 1'b0 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1110 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1'b0 
	Parameter SIM_VERSION bound to: 2 - type: integer 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TEMPERATUR_PAR bound to: 4'b0010 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000001001 
	Parameter TXDLY_LCFG bound to: 16'b0000000001010000 
	Parameter TXDRVBIAS_N bound to: 4'b1010 
	Parameter TXDRVBIAS_P bound to: 4'b1010 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: TRUE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0010000000100000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000001110101 
	Parameter TXPH_CFG bound to: 16'b0000100110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b1 
	Parameter TXPI_CFG4 bound to: 1'b1 
	Parameter TXPI_CFG5 bound to: 3'b011 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_LPM bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPI_VREFSEL bound to: 1'b0 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 7 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TX_DCD_CFG bound to: 6'b000010 
	Parameter TX_DCD_EN bound to: 1'b0 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_EML_PHI_TUNE bound to: 1'b0 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1001000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_MODE_SEL bound to: 3'b000 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter WB_MODE bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'GTHE3_CHANNEL' (39#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:5899]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gthe3_channel' (40#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe3_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_gt_gthe3_channel_wrapper' (41#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/design_1_aurora_64b66b_0_0_gt_gthe3_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_bit_synchronizer' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_bit_synchronizer' (42#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
	Parameter P_FREERUN_FREQUENCY bound to: 78.125000 - type: float 
	Parameter P_USE_CPLL_CAL bound to: 0 - type: integer 
	Parameter P_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter P_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter P_RX_LINE_RATE bound to: 5.000000 - type: float 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000010001101001001001101 
	Parameter ST_RESET_ALL_INIT bound to: 3'b000 
	Parameter ST_RESET_ALL_BRANCH bound to: 3'b001 
	Parameter ST_RESET_ALL_TX_PLL bound to: 3'b010 
	Parameter ST_RESET_ALL_TX_PLL_WAIT bound to: 3'b011 
	Parameter ST_RESET_ALL_RX_DP bound to: 3'b100 
	Parameter ST_RESET_ALL_RX_PLL bound to: 3'b101 
	Parameter ST_RESET_ALL_RX_WAIT bound to: 3'b110 
	Parameter ST_RESET_ALL_DONE bound to: 3'b111 
	Parameter P_TX_PLL_RESET_FREERUN_CYC bound to: 10'b0010011110 
	Parameter ST_RESET_TX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_TX_PLL bound to: 3'b001 
	Parameter ST_RESET_TX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_TX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_TX_WAIT_USERRDY bound to: 3'b100 
	Parameter ST_RESET_TX_WAIT_RESETDONE bound to: 3'b101 
	Parameter ST_RESET_TX_IDLE bound to: 3'b110 
	Parameter P_RX_PLL_RESET_FREERUN_CYC bound to: 10'b0010011110 
	Parameter ST_RESET_RX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_RX_PLL bound to: 3'b001 
	Parameter ST_RESET_RX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_RX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_RX_WAIT_CDR bound to: 3'b100 
	Parameter ST_RESET_RX_WAIT_USERRDY bound to: 3'b101 
	Parameter ST_RESET_RX_WAIT_RESETDONE bound to: 3'b110 
	Parameter ST_RESET_RX_IDLE bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_reset_synchronizer' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_reset_synchronizer' (43#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer' (44#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset' (45#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_userdata_tx' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
	Parameter P_TX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter P_TX_DATA_ENCODING bound to: 2 - type: integer 
	Parameter P_TOTAL_NUMBER_OF_CHANNELS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_userdata_tx' (46#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_userdata_rx' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
	Parameter P_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_RX_DATA_DECODING bound to: 2 - type: integer 
	Parameter P_TOTAL_NUMBER_OF_CHANNELS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_userdata_rx' (47#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/fdd8/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3' (48#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3.v:143]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_gt_gtwizard_top' (49#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/design_1_aurora_64b66b_0_0_gt_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_gt' (50#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/design_1_aurora_64b66b_0_0_gt.v:62]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_MULTI_GT' (51#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_multi_wrapper.v:67]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_common_reset_cbcc' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_common_reset_cbcc.v:63]
	Parameter dbg_srst_high_period bound to: 4'b1011 
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_rst_sync__parameterized2' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b01011 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_rst_sync__parameterized2' (51#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_rst_sync__parameterized3' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b10101 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_rst_sync__parameterized3' (51#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_rst_sync__parameterized4' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b01001 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_rst_sync__parameterized4' (51#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_rst_sync__parameterized5' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b11111 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_rst_sync__parameterized5' (51#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:539]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_common_reset_cbcc' (52#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_common_reset_cbcc.v:63]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_common_logic_cbcc' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_common_logic_cbcc.v:63]
	Parameter BACKWARD_COMP_MODE1 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_common_logic_cbcc' (53#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_common_logic_cbcc.v:63]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_64b66b_scrambler.v:63]
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B' (54#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_64b66b_scrambler.v:63]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_cdc_sync__parameterized2' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_cdc_sync__parameterized2' (54#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_64b66b_descrambler.v:62]
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B' (55#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_64b66b_descrambler.v:62]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_block_sync_sm.v:63]
	Parameter SH_CNT_MAX bound to: 16'b1110101001100000 
	Parameter SH_INVALID_CNT_MAX bound to: 16'b0000000000010000 
	Parameter BEGIN_R_ST bound to: 6'b100000 
	Parameter TEST_SH_ST bound to: 6'b010000 
	Parameter SH_VALID_ST bound to: 6'b001000 
	Parameter SH_INVALID_ST bound to: 6'b000100 
	Parameter SLIP_R_ST bound to: 6'b000010 
	Parameter SYNC_DONE_R_ST bound to: 6'b000001 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM' (56#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_block_sync_sm.v:63]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cbcc_gtx_6466.v:71]
	Parameter INTER_CB_GAP bound to: 5'b01001 
	Parameter wait_for_fifo_wr_rst_busy_value bound to: 6'b100000 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter LOW_WATER_MARK bound to: 13'b0000111000010 
	Parameter HIGH_WATER_MARK bound to: 13'b0000000001000 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
	Parameter CH_BOND_MAX_SKEW bound to: 2'b10 
	Parameter CH_BOND_MODE bound to: 2'b10 
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter CC_CHARACTER bound to: 16'b0111100010000000 
	Parameter CB_CHARACTER bound to: 16'b0111100001000000 
	Parameter IDLE_CHARACTER bound to: 16'b0111100000010000 
	Parameter NA_CHARACTER bound to: 16'b0111100000110000 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_64b66b_0_0_fifo_gen_slave' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/synth/design_1_aurora_64b66b_0_0_fifo_gen_slave.vhd:79]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 72 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 72 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 6 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 7 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 450 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 449 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_3' declared at '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/64f4/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38578' bound to instance 'U0' of component 'fifo_generator_v13_2_3' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/synth/design_1_aurora_64b66b_0_0_fifo_gen_slave.vhd:549]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_64b66b_0_0_fifo_gen_slave' (66#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/synth/design_1_aurora_64b66b_0_0_fifo_gen_slave.vhd:79]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_CH_BOND_SLAVE' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cbcc_gtx_6466.v:1472]
	Parameter CHAN_BOND_MODE bound to: 2'b10 
	Parameter CHAN_BOND_MAX_SKEW bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_CH_BOND_SLAVE' (67#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cbcc_gtx_6466.v:1472]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_cdc_sync__parameterized3' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b1 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_cdc_sync__parameterized3' (67#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v:105]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING' (68#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cbcc_gtx_6466.v:71]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cbcc_gtx_6466.v:71]
	Parameter INTER_CB_GAP bound to: 5'b01001 
	Parameter wait_for_fifo_wr_rst_busy_value bound to: 6'b100000 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter LOW_WATER_MARK bound to: 13'b0000111000010 
	Parameter HIGH_WATER_MARK bound to: 13'b0000000001110 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
	Parameter CH_BOND_MAX_SKEW bound to: 2'b10 
	Parameter CH_BOND_MODE bound to: 2'b01 
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter CC_CHARACTER bound to: 16'b0111100010000000 
	Parameter CB_CHARACTER bound to: 16'b0111100001000000 
	Parameter IDLE_CHARACTER bound to: 16'b0111100000010000 
	Parameter NA_CHARACTER bound to: 16'b0111100000110000 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_64b66b_0_0_fifo_gen_master' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_1/synth/design_1_aurora_64b66b_0_0_fifo_gen_master.vhd:79]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 72 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 72 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 8 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 450 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 449 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_3' declared at '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/64f4/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38578' bound to instance 'U0' of component 'fifo_generator_v13_2_3' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_1/synth/design_1_aurora_64b66b_0_0_fifo_gen_master.vhd:549]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_64b66b_0_0_fifo_gen_master' (69#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_1/synth/design_1_aurora_64b66b_0_0_fifo_gen_master.vhd:79]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_CH_BOND_MASTER' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cbcc_gtx_6466.v:1323]
	Parameter CHAN_BOND_MODE bound to: 2'b01 
	Parameter CHAN_BOND_MAX_SKEW bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_CH_BOND_MASTER' (70#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cbcc_gtx_6466.v:1323]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0' (70#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cbcc_gtx_6466.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:4366]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_WRAPPER' (71#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v:66]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_GLOBAL_LOGIC' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_global_logic.v:68]
	Parameter INTER_CB_GAP bound to: 5'b01001 
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_CHANNEL_INIT_SM' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_channel_init_sm.v:80]
INFO: [Synth 8-6157] synthesizing module 'FD' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FD' (72#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
INFO: [Synth 8-6157] synthesizing module 'FD__parameterized0' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD__parameterized0' (72#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_CHANNEL_INIT_SM' (73#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_channel_init_sm.v:80]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_CHANNEL_BOND_GEN' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_ch_bond_code_gen.v:75]
	Parameter INTER_CB_GAP bound to: 5'b01001 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_CHANNEL_BOND_GEN' (74#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_ch_bond_code_gen.v:75]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_CHANNEL_ERR_DETECT' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_channel_err_detect.v:73]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_CHANNEL_ERR_DETECT' (75#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_channel_err_detect.v:73]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_GLOBAL_LOGIC' (76#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_global_logic.v:68]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_AXI_TO_LL' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_axi_to_ll.v:64]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter STRB_WIDTH bound to: 64 - type: integer 
	Parameter BC bound to: 64 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_AXI_TO_LL' (77#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_axi_to_ll.v:64]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_TX_LL' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_tx_ll.v:71]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_TX_LL_DATAPATH' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_tx_ll_datapath.v:70]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_TX_LL_DATAPATH' (78#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_tx_ll_datapath.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_TX_LL_CONTROL_SM' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_tx_ll_control_sm.v:71]
INFO: [Synth 8-226] default block is never used [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_tx_ll_control_sm.v:692]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_TX_LL_CONTROL_SM' (79#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_tx_ll_control_sm.v:71]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_TX_LL' (80#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_tx_ll.v:71]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_LL_TO_AXI' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_ll_to_axi.v:64]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter STRB_WIDTH bound to: 64 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter BC bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_LL_TO_AXI' (81#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_ll_to_axi.v:64]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_RX_LL' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_rx_ll.v:69]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_RX_LL_DATAPATH' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_rx_ll_datapath.v:70]
	Parameter REM_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_RX_LL_DATAPATH' (82#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_rx_ll_datapath.v:70]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_RX_LL' (83#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_rx_ll.v:69]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_0_0_STANDARD_CC_MODULE' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_standard_cc_module.v:71]
	Parameter CC_FREQ_FACTOR1 bound to: 5'b01101 
	Parameter CC_FREQ_FACTOR2 bound to: 5'b10000 
	Parameter CC_FREQ_FACTOR bound to: 5'b11000 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_STANDARD_CC_MODULE' (84#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_standard_cc_module.v:71]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_core' (85#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0_core.v:72]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0_support' (86#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_support.v:69]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_0_0' (87#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0.v:70]
WARNING: [Synth 8-350] instance 'aurora_64b66b_0' of module 'design_1_aurora_64b66b_0_0' requires 35 connections, but only 26 given [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/synth/design_1.v:403]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_1_0' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_1_0_support' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_support.v:69]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_1_0_CLOCK_MODULE' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_clock_module.v:68]
	Parameter OUT2_DIVIDE bound to: 10 - type: integer 
	Parameter OUT3_DIVIDE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_1_0_ultrascale_tx_userclk' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_ultrascale_tx_userclk.v:61]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 2 - type: integer 
	Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK_DIV bound to: 3'b000 
	Parameter P_USRCLK2_INT_DIV bound to: 1 - type: integer 
	Parameter P_USRCLK2_DIV bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_1_0_ultrascale_tx_userclk' (88#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_ultrascale_tx_userclk.v:61]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_1_0_CLOCK_MODULE' (89#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_clock_module.v:68]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_1_0_rst_sync' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b00101 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_1_0_rst_sync' (90#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_cdc_sync.v:539]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_1_0_SUPPORT_RESET_LOGIC' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_support_reset_logic.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'dly_gt_rst_r_reg' and it is trimmed from '20' to '19' bits. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_support_reset_logic.v:132]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_1_0_SUPPORT_RESET_LOGIC' (91#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_support_reset_logic.v:63]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_1_0_core' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0_core.v:72]
	Parameter SIM_GTXRESET_SPEEDUP bound to: 0 - type: integer 
	Parameter CC_FREQ_FACTOR bound to: 5'b11000 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter wait_for_fifo_wr_rst_busy_value bound to: 6'b100000 
	Parameter INTER_CB_GAP bound to: 5'b01001 
	Parameter BACKWARD_COMP_MODE1 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE2 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_1_0_RESET_LOGIC' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_reset_logic.v:63]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_1_0_RESET_LOGIC' (92#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_reset_logic.v:63]
INFO: [Synth 8-6157] synthesizing module 'design_1_aurora_64b66b_1_0_AURORA_LANE' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_aurora_lane.v:74]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter BEGIN_R_ST bound to: 5'b10000 
	Parameter RST_R_ST bound to: 5'b01000 
	Parameter ALIGN_R_ST bound to: 5'b00100 
	Parameter POLARITY_R_ST bound to: 5'b00010 
	Parameter READY_R_ST bound to: 5'b00001 
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_1_0_cdc_sync' (93#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_cdc_sync.v:105]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_1_0_LANE_INIT_SM' (94#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_lane_init_sm.v:69]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_1_0_SYM_GEN' (95#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_sym_gen.v:72]
	Parameter CC_BTF_SA0 bound to: 16'b0111100010010000 
	Parameter CC_BTF_SA1 bound to: 16'b0111100010000000 
	Parameter NA_IDLE_BTF bound to: 16'b0111100000110000 
	Parameter CHANNEL_BOND_BTF bound to: 16'b0111100001000000 
	Parameter IDLE_BTF bound to: 16'b0111100000010000 
	Parameter SEP_BTF bound to: 8'b00011110 
	Parameter SEP7_BTF bound to: 8'b11100001 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_1_0_SYM_DEC' (96#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_sym_dec.v:73]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_1_0_ERR_DETECT' (97#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_err_detect.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_1_0_AURORA_LANE' (98#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_aurora_lane.v:74]
	Parameter INTER_CB_GAP bound to: 5'b01001 
	Parameter SEQ_COUNT bound to: 4 - type: integer 
	Parameter wait_for_fifo_wr_rst_busy_value bound to: 6'b100000 
	Parameter TRAVELLING_STAGES bound to: 3'b010 
	Parameter BACKWARD_COMP_MODE1 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE2 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
	Parameter CHAN_BOND_MODE_0 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_1 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_0_LANE1 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_1_LANE1 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_0_LANE2 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_1_LANE2 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_0_LANE3 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_1_LANE3 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_0_LANE4 bound to: 2'b01 
	Parameter CHAN_BOND_MODE_1_LANE4 bound to: 2'b01 
	Parameter CHAN_BOND_MODE_0_LANE5 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_1_LANE5 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_0_LANE6 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_1_LANE6 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_0_LANE7 bound to: 2'b10 
	Parameter CHAN_BOND_MODE_1_LANE7 bound to: 2'b10 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter LOW_WATER_MARK_SLAVE bound to: 13'b0000111000010 
	Parameter LOW_WATER_MARK_MASTER bound to: 13'b0000111000010 
	Parameter HIGH_WATER_MARK_SLAVE bound to: 13'b0000000001000 
	Parameter HIGH_WATER_MARK_MASTER bound to: 13'b0000000001110 
	Parameter SH_CNT_MAX bound to: 16'b1110101001100000 
	Parameter SH_INVALID_CNT_MAX bound to: 16'b0000000000010000 
	Parameter IDLE bound to: 2'b00 
	Parameter ASSERT_RXRESET bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'design_1_aurora_64b66b_1_0_cdc_sync__parameterized0' (98#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_cdc_sync.v:105]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b1 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b101 
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b00011 
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b00101 
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
	Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK_DIV bound to: 3'b000 
	Parameter P_USRCLK2_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK2_DIV bound to: 3'b000 
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: float 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 78.125000 - type: float 
	Parameter C_GT_TYPE bound to: 0 - type: integer 
	Parameter C_GT_REV bound to: 18 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 0 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 4 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 0 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000000 
	Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_COMMA_M_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 2 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 5.000000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 3 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_RX_SLIDE_MODE bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: float 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 8 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 156.250000 - type: float 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 2 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 5.000000 - type: float 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 3 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_TX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 78.125000 - type: float 
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: float 
	Parameter C_FREERUN_FREQUENCY bound to: 78.125000 - type: float 
	Parameter C_GT_REV bound to: 18 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 2 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 5.000000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 3 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 8 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 2 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 3 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000000000000000000000000000000000011 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 3 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 3 - type: integer 
	Parameter P_USE_CPLL_CAL bound to: 0 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000001100100000000 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000001000000 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000010001101001001001101 
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter dbg_srst_high_period bound to: 4'b1011 
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b01011 
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b10101 
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b01001 
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b11111 
	Parameter BACKWARD_COMP_MODE1 bound to: 1'b0 
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b011 
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter SH_CNT_MAX bound to: 16'b1110101001100000 
	Parameter SH_INVALID_CNT_MAX bound to: 16'b0000000000010000 
	Parameter BEGIN_R_ST bound to: 6'b100000 
	Parameter TEST_SH_ST bound to: 6'b010000 
	Parameter SH_VALID_ST bound to: 6'b001000 
	Parameter SH_INVALID_ST bound to: 6'b000100 
	Parameter SLIP_R_ST bound to: 6'b000010 
	Parameter SYNC_DONE_R_ST bound to: 6'b000001 
	Parameter INTER_CB_GAP bound to: 5'b01001 
	Parameter wait_for_fifo_wr_rst_busy_value bound to: 6'b100000 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter LOW_WATER_MARK bound to: 13'b0000111000010 
	Parameter HIGH_WATER_MARK bound to: 13'b0000000001000 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
	Parameter CH_BOND_MAX_SKEW bound to: 2'b10 
	Parameter CH_BOND_MODE bound to: 2'b10 
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter CC_CHARACTER bound to: 16'b0111100010000000 
	Parameter CB_CHARACTER bound to: 16'b0111100001000000 
	Parameter IDLE_CHARACTER bound to: 16'b0111100000010000 
	Parameter NA_CHARACTER bound to: 16'b0111100000110000 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_64b66b_1_0_fifo_gen_slave' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/synth/design_1_aurora_64b66b_1_0_fifo_gen_slave.vhd:79]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 72 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 72 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 6 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 7 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 450 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 449 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_3' declared at '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/64f4/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38578' bound to instance 'U0' of component 'fifo_generator_v13_2_3' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/synth/design_1_aurora_64b66b_1_0_fifo_gen_slave.vhd:549]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_64b66b_1_0_fifo_gen_slave' (110#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/synth/design_1_aurora_64b66b_1_0_fifo_gen_slave.vhd:79]
	Parameter CHAN_BOND_MODE bound to: 2'b10 
	Parameter CHAN_BOND_MAX_SKEW bound to: 2'b10 
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b1 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b101 
	Parameter INTER_CB_GAP bound to: 5'b01001 
	Parameter wait_for_fifo_wr_rst_busy_value bound to: 6'b100000 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter LOW_WATER_MARK bound to: 13'b0000111000010 
	Parameter HIGH_WATER_MARK bound to: 13'b0000000001110 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
	Parameter CH_BOND_MAX_SKEW bound to: 2'b10 
	Parameter CH_BOND_MODE bound to: 2'b01 
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter CC_CHARACTER bound to: 16'b0111100010000000 
	Parameter CB_CHARACTER bound to: 16'b0111100001000000 
	Parameter IDLE_CHARACTER bound to: 16'b0111100000010000 
	Parameter NA_CHARACTER bound to: 16'b0111100000110000 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_64b66b_1_0_fifo_gen_master' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_1/synth/design_1_aurora_64b66b_1_0_fifo_gen_master.vhd:79]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 72 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 72 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 8 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 450 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 449 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_3' declared at '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ipshared/64f4/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38578' bound to instance 'U0' of component 'fifo_generator_v13_2_3' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_1/synth/design_1_aurora_64b66b_1_0_fifo_gen_master.vhd:549]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_64b66b_1_0_fifo_gen_master' (113#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_1/synth/design_1_aurora_64b66b_1_0_fifo_gen_master.vhd:79]
	Parameter CHAN_BOND_MODE bound to: 2'b01 
	Parameter CHAN_BOND_MAX_SKEW bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/example_design/gt/design_1_aurora_64b66b_1_0_wrapper.v:4366]
	Parameter INTER_CB_GAP bound to: 5'b01001 
	Parameter INTER_CB_GAP bound to: 5'b01001 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter STRB_WIDTH bound to: 64 - type: integer 
	Parameter BC bound to: 64 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0/src/design_1_aurora_64b66b_1_0_tx_ll_control_sm.v:692]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter STRB_WIDTH bound to: 64 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter BC bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 6 - type: integer 
	Parameter REM_BITS bound to: 6 - type: integer 
	Parameter CC_FREQ_FACTOR1 bound to: 5'b01101 
	Parameter CC_FREQ_FACTOR2 bound to: 5'b10000 
	Parameter CC_FREQ_FACTOR bound to: 5'b11000 
WARNING: [Synth 8-350] instance 'aurora_64b66b_1' of module 'design_1_aurora_64b66b_1_0' requires 35 connections, but only 26 given [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/synth/design_1.v:430]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_150m_buff_0' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_150m_buff_0/synth/design_1_clk_150m_buff_0.vhd:64]
	Parameter C_BUF_TYPE bound to: IBUFDS - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_150m_buff_0/synth/design_1_clk_150m_buff_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:129]
	Parameter C_BUF_TYPE bound to: IBUFDS - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_I' to cell 'IBUFDS' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:235]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:101]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:106]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:110]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:115]
WARNING: [Synth 8-3848] Net BUFG_GT_O in module/entity util_ds_buf does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (131#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_150m_buff_0' (132#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_150m_buff_0/synth/design_1_clk_150m_buff_0.vhd:64]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_78m_buff_0' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/synth/design_1_clk_78m_buff_0.vhd:64]
	Parameter C_BUF_TYPE bound to: IBUFDS - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/synth/design_1_clk_78m_buff_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_78m_buff_0' (133#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/synth/design_1_clk_78m_buff_0.vhd:64]
	Parameter REG_WIDTH bound to: 342 - type: integer 
	Parameter QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter QPTR_BITS bound to: 1 - type: integer 
	Parameter QNUM_BITS bound to: 2 - type: integer 
	Parameter UNIT_NO bound to: 0 - type: integer 
	Parameter REG_WIDTH bound to: 32 - type: integer 
	Parameter OP_WIDTH bound to: 31 - type: integer 
	Parameter OP_WIDTH bound to: 33 - type: integer 
	Parameter OP_WIDTH bound to: 32 - type: integer 
	Parameter OP_WIDTH bound to: 36 - type: integer 
	Parameter OP_WIDTH bound to: 39 - type: integer 
	Parameter OP_WIDTH bound to: 42 - type: integer 
	Parameter OP_WIDTH bound to: 45 - type: integer 
	Parameter OP_WIDTH bound to: 44 - type: integer 
	Parameter REG_WIDTH bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 9 - type: integer 
	Parameter REG_WIDTH bound to: 26 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
	Parameter OP_WIDTH bound to: 27 - type: integer 
	Parameter REG_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpga_bram64' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/ip/fpga_bram64/synth/fpga_bram64.vhd:76]
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: fpga_bram64.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 32 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 32 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 32 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     14.008321 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/ip/fpga_bram64/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/ip/fpga_bram64/synth/fpga_bram64.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'fpga_bram64' (163#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/ip/fpga_bram64/synth/fpga_bram64.vhd:76]
	Parameter REG_WIDTH bound to: 342 - type: integer 
	Parameter QUEUE_DEPTH bound to: 3 - type: integer 
	Parameter QPTR_BITS bound to: 2 - type: integer 
	Parameter QNUM_BITS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1199]
	Parameter UNIT_NO bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1199]
	Parameter UNIT_NO bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1199]
	Parameter UNIT_NO bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1199]
	Parameter UNIT_NO bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1199]
	Parameter UNIT_NO bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1199]
	Parameter UNIT_NO bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1199]
	Parameter UNIT_NO bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1199]
	Parameter UNIT_NO bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1199]
	Parameter UNIT_NO bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1199]
	Parameter UNIT_NO bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1199]
	Parameter UNIT_NO bound to: 11 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1199]
	Parameter UNIT_NO bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1199]
	Parameter UNIT_NO bound to: 13 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1199]
	Parameter UNIT_NO bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1199]
	Parameter UNIT_NO bound to: 15 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/unit.v:1199]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/imports/RTL/fsm.v:920]
	Parameter REG_WIDTH bound to: 256 - type: integer 
	Parameter QUEUE_DEPTH bound to: 3 - type: integer 
	Parameter QPTR_BITS bound to: 2 - type: integer 
	Parameter QNUM_BITS bound to: 2 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/synth/design_1.v:592]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/synth/design_1_system_ila_0_0.v:562]
	Parameter C_NUM_MONITOR_SLOTS bound to: 2 - type: integer 
	Parameter C_MUX_LEVEL bound to: 1 - type: integer 
	Parameter C_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SYNC_EN bound to: 1'b0 
	Parameter C_SLOT_0_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_0_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_1_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_2_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_3_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_4_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_5_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_6_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_7_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_8_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_9_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_10_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_11_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_12_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_13_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_14_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_15_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_1_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_2_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_3_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_4_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_5_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_6_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_7_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_8_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_9_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_10_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_11_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_12_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_13_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_14_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_15_MON_MODE bound to: RT - type: string 
	Parameter C_MUX_0_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_0_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_0_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_0_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_1_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_1_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_1_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_2_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_2_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_2_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_3_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_3_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_3_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_OF_PROBES bound to: 0 - type: integer 
	Parameter C_PROBE0_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE2_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE3_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE4_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE5_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE6_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE7_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE128_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE129_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE130_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE131_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE132_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE133_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE134_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE135_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE136_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE137_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE138_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE139_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE140_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE141_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE142_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE143_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE144_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE145_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE146_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE147_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE148_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE149_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE150_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE151_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE152_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE153_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE154_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE155_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE156_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE157_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE158_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE159_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE160_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE161_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE162_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE163_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE164_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE165_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE166_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE167_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE168_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE169_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE170_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE171_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE172_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE173_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE174_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE175_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE176_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE177_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE178_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE179_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE180_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE181_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE182_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE183_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE184_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE185_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE186_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE187_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE188_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE189_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE190_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE191_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE192_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE193_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE194_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE195_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE196_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE197_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE198_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE199_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE200_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE201_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE202_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE203_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE204_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE205_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE206_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE207_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE208_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE209_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE210_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE211_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE212_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE213_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE214_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE215_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE216_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE217_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE218_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE219_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE220_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE221_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE222_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE223_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE224_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE225_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE226_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE227_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE228_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE229_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE230_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE231_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE232_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE233_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE234_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE235_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE236_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE237_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE238_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE239_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE240_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE241_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE242_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE243_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE244_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE245_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE246_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE247_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE248_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE249_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE250_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE251_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE252_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE253_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE254_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE255_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE256_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE257_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE258_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE259_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE260_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE261_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE262_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE263_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE264_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE265_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE266_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE267_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE268_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE269_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE270_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE271_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE272_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE273_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE274_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE275_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE276_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE277_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE278_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE279_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE280_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE281_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE282_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE283_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE284_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE285_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE286_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE287_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE288_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE289_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE290_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE291_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE292_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE293_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE294_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE295_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE296_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE297_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE298_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE299_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE300_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE301_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE302_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE303_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE304_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE305_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE306_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE307_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE308_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE309_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE310_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE311_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE312_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE313_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE314_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE315_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE316_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE317_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE318_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE319_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE320_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE321_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE322_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE323_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE324_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE325_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE326_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE327_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE328_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE329_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE330_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE331_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE332_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE333_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE334_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE335_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE336_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE337_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE338_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE339_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE340_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE341_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE342_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE343_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE344_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE345_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE346_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE347_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE348_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE349_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE350_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE351_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE352_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE353_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE354_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE355_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE356_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE357_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE358_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE359_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE360_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE361_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE362_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE363_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE364_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE365_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE366_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE367_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE368_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE369_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE370_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE371_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE372_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE373_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE374_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE375_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE376_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE377_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE378_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE379_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE380_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE381_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE382_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE383_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE384_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE385_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE386_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE387_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE388_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE389_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE390_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE391_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE392_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE393_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE394_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE395_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE396_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE397_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE398_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE399_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE400_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE401_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE402_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE403_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE404_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE405_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE406_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE407_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE408_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE409_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE410_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE411_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE412_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE413_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE414_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE415_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE416_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE417_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE418_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE419_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE420_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE421_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE422_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE423_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE424_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE425_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE426_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE427_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE428_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE429_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE430_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE431_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE432_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE433_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE434_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE435_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE436_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE437_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE438_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE439_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE440_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE441_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE442_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE443_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE444_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE445_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE446_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE447_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE448_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE449_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE450_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE451_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE452_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE453_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE454_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE455_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE456_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE457_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE458_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE459_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE460_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE461_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE462_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE463_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE464_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE465_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE466_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE467_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE468_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE469_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE470_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE471_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE472_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE473_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE474_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE475_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE476_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE477_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE478_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE479_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE480_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE481_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE482_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE483_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE484_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE485_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE486_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE487_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE488_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE489_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE490_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE491_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE492_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE493_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE494_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE495_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE496_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE497_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE498_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE499_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE500_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE501_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE502_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE503_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE504_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE505_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE506_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE507_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE508_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE509_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE510_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE511_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE0_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE1_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE2_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE3_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE4_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE5_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE6_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE7_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_SLOT_0_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_SLOT_0_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_0_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SLOT_0_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_0_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_0_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_0_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_0_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_QOS bound to: 0 - type: integer 
	Parameter C_SLOT_0_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_0_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_SLOT_1_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_SLOT_1_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_1_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SLOT_1_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_1_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_1_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_1_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_1_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_2_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_2_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_2_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_2_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_3_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_3_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_3_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_3_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_4_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_4_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_4_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_4_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_5_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_5_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_5_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_5_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_6_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_6_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_6_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_6_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_7_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_7_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_7_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_7_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_8_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_8_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_8_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_8_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_9_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_9_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_9_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_9_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_10_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_10_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_10_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_10_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_11_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_11_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_11_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_11_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_12_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_12_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_12_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_12_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_13_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_13_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_13_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_13_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_14_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_14_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_14_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_14_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_15_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_15_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_15_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_15_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_EN_GIGAMUX bound to: 1'b0 
WARNING: [Synth 8-3848] Net probe_out0 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:1985]
WARNING: [Synth 8-3848] Net probe_out1 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:1986]
WARNING: [Synth 8-3848] Net probe_out2 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:1987]
WARNING: [Synth 8-3848] Net probe_out3 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:1988]
WARNING: [Synth 8-3848] Net probe_out4 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:1989]
WARNING: [Synth 8-3848] Net probe_out5 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:1990]
WARNING: [Synth 8-3848] Net probe_out6 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:1991]
WARNING: [Synth 8-3848] Net probe_out7 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:1992]
WARNING: [Synth 8-3848] Net probe_out8 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:1993]
WARNING: [Synth 8-3848] Net probe_out9 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:1994]
WARNING: [Synth 8-3848] Net probe_out10 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:1995]
WARNING: [Synth 8-3848] Net probe_out11 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:1996]
WARNING: [Synth 8-3848] Net probe_out12 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:1997]
WARNING: [Synth 8-3848] Net probe_out13 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:1998]
WARNING: [Synth 8-3848] Net probe_out14 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:1999]
WARNING: [Synth 8-3848] Net probe_out15 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2000]
WARNING: [Synth 8-3848] Net probe_out16 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2001]
WARNING: [Synth 8-3848] Net probe_out17 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2002]
WARNING: [Synth 8-3848] Net probe_out18 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2003]
WARNING: [Synth 8-3848] Net probe_out19 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2004]
WARNING: [Synth 8-3848] Net probe_out20 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2005]
WARNING: [Synth 8-3848] Net probe_out21 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2006]
WARNING: [Synth 8-3848] Net probe_out22 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2007]
WARNING: [Synth 8-3848] Net probe_out23 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2008]
WARNING: [Synth 8-3848] Net probe_out24 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2009]
WARNING: [Synth 8-3848] Net probe_out25 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2010]
WARNING: [Synth 8-3848] Net probe_out26 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2011]
WARNING: [Synth 8-3848] Net probe_out27 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2012]
WARNING: [Synth 8-3848] Net probe_out28 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2013]
WARNING: [Synth 8-3848] Net probe_out29 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2014]
WARNING: [Synth 8-3848] Net probe_out30 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2015]
WARNING: [Synth 8-3848] Net probe_out31 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2016]
WARNING: [Synth 8-3848] Net probe_out32 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2017]
WARNING: [Synth 8-3848] Net probe_out33 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2018]
WARNING: [Synth 8-3848] Net probe_out34 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2019]
WARNING: [Synth 8-3848] Net probe_out35 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2020]
WARNING: [Synth 8-3848] Net probe_out36 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2021]
WARNING: [Synth 8-3848] Net probe_out37 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2022]
WARNING: [Synth 8-3848] Net probe_out38 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2023]
WARNING: [Synth 8-3848] Net probe_out39 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2024]
WARNING: [Synth 8-3848] Net probe_out40 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2025]
WARNING: [Synth 8-3848] Net probe_out41 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2026]
WARNING: [Synth 8-3848] Net probe_out42 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2027]
WARNING: [Synth 8-3848] Net probe_out43 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2028]
WARNING: [Synth 8-3848] Net probe_out44 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2029]
WARNING: [Synth 8-3848] Net probe_out45 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2030]
WARNING: [Synth 8-3848] Net probe_out46 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2031]
WARNING: [Synth 8-3848] Net probe_out47 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2032]
WARNING: [Synth 8-3848] Net probe_out48 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2033]
WARNING: [Synth 8-3848] Net probe_out49 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2034]
WARNING: [Synth 8-3848] Net probe_out50 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2035]
WARNING: [Synth 8-3848] Net probe_out51 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2036]
WARNING: [Synth 8-3848] Net probe_out52 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2037]
WARNING: [Synth 8-3848] Net probe_out53 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2038]
WARNING: [Synth 8-3848] Net probe_out54 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2039]
WARNING: [Synth 8-3848] Net probe_out55 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2040]
WARNING: [Synth 8-3848] Net probe_out56 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2041]
WARNING: [Synth 8-3848] Net probe_out57 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2042]
WARNING: [Synth 8-3848] Net probe_out58 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2043]
WARNING: [Synth 8-3848] Net probe_out59 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2044]
WARNING: [Synth 8-3848] Net probe_out60 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2045]
WARNING: [Synth 8-3848] Net probe_out61 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2046]
WARNING: [Synth 8-3848] Net probe_out62 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2047]
WARNING: [Synth 8-3848] Net probe_out63 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2048]
WARNING: [Synth 8-3848] Net probe_out64 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2049]
WARNING: [Synth 8-3848] Net probe_out65 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2050]
WARNING: [Synth 8-3848] Net probe_out66 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2051]
WARNING: [Synth 8-3848] Net probe_out67 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2052]
WARNING: [Synth 8-3848] Net probe_out68 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2053]
WARNING: [Synth 8-3848] Net probe_out69 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2054]
WARNING: [Synth 8-3848] Net probe_out70 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2055]
WARNING: [Synth 8-3848] Net probe_out71 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2056]
WARNING: [Synth 8-3848] Net probe_out72 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2057]
WARNING: [Synth 8-3848] Net probe_out73 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2058]
WARNING: [Synth 8-3848] Net probe_out74 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2059]
WARNING: [Synth 8-3848] Net probe_out75 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2060]
WARNING: [Synth 8-3848] Net probe_out76 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2061]
WARNING: [Synth 8-3848] Net probe_out77 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2062]
WARNING: [Synth 8-3848] Net probe_out78 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2063]
WARNING: [Synth 8-3848] Net probe_out79 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2064]
WARNING: [Synth 8-3848] Net probe_out80 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2065]
WARNING: [Synth 8-3848] Net probe_out81 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2066]
WARNING: [Synth 8-3848] Net probe_out82 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2067]
WARNING: [Synth 8-3848] Net probe_out83 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2068]
WARNING: [Synth 8-3848] Net probe_out84 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2069]
WARNING: [Synth 8-3848] Net probe_out85 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2070]
WARNING: [Synth 8-3848] Net probe_out86 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2071]
WARNING: [Synth 8-3848] Net probe_out87 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2072]
WARNING: [Synth 8-3848] Net probe_out88 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2073]
WARNING: [Synth 8-3848] Net probe_out89 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2074]
WARNING: [Synth 8-3848] Net probe_out90 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2075]
WARNING: [Synth 8-3848] Net probe_out91 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2076]
WARNING: [Synth 8-3848] Net probe_out92 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2077]
WARNING: [Synth 8-3848] Net probe_out93 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2078]
WARNING: [Synth 8-3848] Net probe_out94 in module/entity bd_f60c_g_inst_0_gigantic_mux does not have driver. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:2079]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/bd_f60c.v:782]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_8_ila' requires 1033 connections, but only 1027 given [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/bd_f60c.v:782]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'g_inst'. This will prevent further optimization [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/bd_f60c.v:627]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_aw'. This will prevent further optimization [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/bd_f60c.v:911]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_w'. This will prevent further optimization [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/bd_f60c.v:924]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_b'. This will prevent further optimization [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/bd_f60c.v:915]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_ar'. This will prevent further optimization [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/bd_f60c.v:907]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_r'. This will prevent further optimization [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/bd_f60c.v:919]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_aw'. This will prevent further optimization [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/bd_f60c.v:933]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_w'. This will prevent further optimization [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/bd_f60c.v:946]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_b'. This will prevent further optimization [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/bd_f60c.v:937]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_ar'. This will prevent further optimization [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/bd_f60c.v:929]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_r'. This will prevent further optimization [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/bd_f60c.v:941]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_0_0' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/synth/design_1_util_ds_buf_0_0.vhd:63]
	Parameter C_BUF_TYPE bound to: BUFG - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/synth/design_1_util_ds_buf_0_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf__parameterized2' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:129]
	Parameter C_BUF_TYPE bound to: BUFG - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'BUFG_U' to cell 'BUFG' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf__parameterized2' (234#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_ds_buf_0_0' (235#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/synth/design_1_util_ds_buf_0_0.vhd:63]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_1_0' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/synth/design_1_util_ds_buf_1_0.vhd:63]
	Parameter C_BUF_TYPE bound to: BUFG - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/synth/design_1_util_ds_buf_1_0.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_ds_buf_1_0' (236#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/synth/design_1_util_ds_buf_1_0.vhd:63]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_2_0' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_2_0/synth/design_1_util_ds_buf_2_0.vhd:63]
	Parameter C_BUF_TYPE bound to: BUFG - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_2_0/synth/design_1_util_ds_buf_2_0.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_ds_buf_2_0' (237#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_2_0/synth/design_1_util_ds_buf_2_0.vhd:63]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_3_0' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_3_0/synth/design_1_util_ds_buf_3_0.vhd:63]
	Parameter C_BUF_TYPE bound to: BUFG - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_3_0/synth/design_1_util_ds_buf_3_0.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_ds_buf_3_0' (238#1) [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_3_0/synth/design_1_util_ds_buf_3_0.vhd:63]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'C2C_MASTER_TOP_0'. This will prevent further optimization [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/synth/design_1.v:271]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/synth/design_1.v:592]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'emax6_0'. This will prevent further optimization [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/synth/design_1.v:465]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'C2C_SLAVE_TOP_0'. This will prevent further optimization [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/synth/design_1.v:331]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port IBUF_OUT[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port IBUF_DS_ODIV2[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port OBUF_DS_P[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port OBUF_DS_N[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port IOBUF_IO_O[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFGCE_O[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFH_O[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFHCE_O[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFG_GT_O[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port IOBUF_DS_P[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port IOBUF_DS_N[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port IOBUF_IO_IO[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port IBUF_DS_P[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port IBUF_DS_N[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port OBUF_IN[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port IOBUF_IO_T[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port IOBUF_IO_I[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFGCE_I[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFGCE_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFH_I[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFHCE_I[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFHCE_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFG_GT_I[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFG_GT_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFG_GT_CEMASK[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFG_GT_CLR[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFG_GT_CLRMASK[0]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFG_GT_DIV[2]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFG_GT_DIV[1]
WARNING: [Synth 8-3331] design util_ds_buf__parameterized2 has unconnected port BUFG_GT_DIV[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:10 ; elapsed = 00:02:30 . Memory (MB): peak = 5774.535 ; gain = 0.000 ; free physical = 85921 ; free virtual = 123132
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3453]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:13 ; elapsed = 00:02:34 . Memory (MB): peak = 5774.535 ; gain = 0.000 ; free physical = 86091 ; free virtual = 123301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:13 ; elapsed = 00:02:34 . Memory (MB): peak = 5774.535 ; gain = 0.000 ; free physical = 86091 ; free virtual = 123301
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3076 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcvu440-flga2892-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/design_1_clk_78m_buff_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/clk_78m_buff/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/design_1_clk_78m_buff_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/clk_78m_buff/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_150m_buff_0/design_1_clk_150m_buff_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/clk_150m_buff/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_150m_buff_0/design_1_clk_150m_buff_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/clk_150m_buff/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/design_1_aurora_64b66b_0_0_gt.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/design_1_aurora_64b66b_0_0_gt.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/design_1_aurora_64b66b_0_0_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VU440_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VU440_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_1/design_1_aurora_64b66b_0_0_fifo_gen_master.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_1/design_1_aurora_64b66b_0_0_fifo_gen_master.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VU440_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VU440_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_1/design_1_aurora_64b66b_1_0_fifo_gen_master.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_1/design_1_aurora_64b66b_1_0_fifo_gen_master.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_2/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_2/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_3_0/design_1_util_ds_buf_3_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_3/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_3_0/design_1_util_ds_buf_3_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_3/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9506.023 ; gain = 1.281 ; free physical = 81922 ; free virtual = 119154
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/constrs_1/imports/MAP/io_ports_150M.xdc]
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/constrs_1/imports/MAP/io_ports_150M.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/constrs_1/imports/MAP/io_ports_150M.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VU440_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VU440_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VU440_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VU440_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9584.820 ; gain = 1.277 ; free physical = 81872 ; free virtual = 119106
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_1/design_1_aurora_64b66b_0_0_fifo_gen_master_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_1/design_1_aurora_64b66b_0_0_fifo_gen_master_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_1/design_1_aurora_64b66b_1_0_fifo_gen_master_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_1/design_1_aurora_64b66b_1_0_fifo_gen_master_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9593.102 ; gain = 1.281 ; free physical = 81864 ; free virtual = 119098
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2393 instances were transformed.
  BUFG => BUFGCE: 4 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 2224 instances
  CFGLUT5 => SRLC32E: 127 instances
  FD => FDRE: 4 instances
  FDR => FDRE: 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9593.109 ; gain = 0.000 ; free physical = 81863 ; free virtual = 119098
Constraint Validation Runtime : Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.50 . Memory (MB): peak = 9594.594 ; gain = 1.492 ; free physical = 81861 ; free virtual = 119098
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:48 ; elapsed = 00:03:42 . Memory (MB): peak = 9594.594 ; gain = 3820.059 ; free physical = 85068 ; free virtual = 122305
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-802] inferred FSM for state register 'sr_tx_state_reg' in module 'AURORA_CTRL'
INFO: [Synth 8-5544] ROM "sr_tx_wait" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_tx_wait" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sr_wr_adr_state_reg' in module 'WR_OUT'
INFO: [Synth 8-802] inferred FSM for state register 'sr_wr_dat_state_reg' in module 'WR_OUT'
INFO: [Synth 8-5544] ROM "sr_wlen_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_wr_adr_fifo_rden" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wr_adr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wr_adr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wr_adr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wvalid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wr_dat_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wr_dat_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sr_wr_dat_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sr_wlen_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_wr_adr_fifo_rden" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wr_adr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wr_adr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wvalid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wr_dat_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wr_dat_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sr_wr_dat_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sr_awsize" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sr_rd_adr_state_reg' in module 'RD_OUT'
INFO: [Synth 8-802] inferred FSM for state register 'sr_rd_dat_state_reg' in module 'RD_OUT'
INFO: [Synth 8-5544] ROM "sr_len_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_rd_adr_fifo_rden" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_rd_adr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_rd_adr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_rd_adr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_rd_dat_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_rd_dat_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_rd_dat_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_rd_dat_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_rd_dat_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_rd_dat_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_wdata0_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sr_rd_in_state_reg' in module 'RD_IN'
INFO: [Synth 8-5544] ROM "sr_rresp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_rlen_fifo_rden" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sr_rd_in_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sr_rresp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_rlen_fifo_rden" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sr_rd_in_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sr_heartbeat" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sr_heartbeat_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sr_cpu_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sr_cpu_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sr_cpu_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sr_user_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sr_user_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sr_peri_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sr_peri_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tx_data_ctrl_c_561" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
INFO: [Synth 8-5544] ROM "sm_reset_all_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_rx_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_rx_pll_and_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_tx_pll_and_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pllreset_tx_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx_pll_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pllreset_rx_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx_pll_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "master_cb_detect" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CB_enb_stop_dlyd5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'cdr_reset_fsm_r_reg' in module 'design_1_aurora_64b66b_0_0_WRAPPER'
INFO: [Synth 8-5546] ROM "cdr_reset_fsm_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cdr_reset_fsm_cntr_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cdr_reset_fsm_r_reg' in module 'design_1_aurora_64b66b_1_0_WRAPPER'
INFO: [Synth 8-5546] ROM "cdr_reset_fsm_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cdr_reset_fsm_cntr_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit'
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized0'
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized1'
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized2'
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized3'
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized4'
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized5'
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized6'
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized7'
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized8'
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized9'
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized10'
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized11'
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized12'
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized13'
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized14'
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized123'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized45'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized46'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized47'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized48'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized49'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized50'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized51'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized52'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized53'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized54'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized55'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized56'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized57'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized58'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized59'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized60'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized61'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized62'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized63'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized64'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized65'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized66'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized67'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized68'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized69'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized70'
INFO: [Common 17-14] Message 'Synth 8-802' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                     000000000001 |                            00000
                iSTATE10 |                     000000000010 |                            00001
                 iSTATE7 |                     000000000100 |                            00010
                 iSTATE5 |                     000000001000 |                            00011
                 iSTATE6 |                     000000010000 |                            00100
                 iSTATE4 |                     000000100000 |                            00101
                 iSTATE3 |                     000001000000 |                            01000
                 iSTATE1 |                     000010000000 |                            01001
                 iSTATE9 |                     000100000000 |                            01010
                 iSTATE2 |                     001000000000 |                            00110
                 iSTATE0 |                     010000000000 |                            00111
                 iSTATE8 |                     100000000000 |                            01011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sr_tx_state_reg' using encoding 'one-hot' in module 'AURORA_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                          0000001 |                             0000
                 iSTATE1 |                          0000010 |                             0001
                  iSTATE |                          0000100 |                             0010
                 iSTATE5 |                          0001000 |                             0011
                 iSTATE2 |                          0010000 |                             0100
                 iSTATE4 |                          0100000 |                             0101
                 iSTATE3 |                          1000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sr_wr_adr_state_reg' using encoding 'one-hot' in module 'WR_OUT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                             1000
                  iSTATE |                             0010 |                             1001
                 iSTATE0 |                             0100 |                             1010
                 iSTATE1 |                             1000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sr_wr_dat_state_reg' using encoding 'one-hot' in module 'WR_OUT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                          0000001 |                             0000
                 iSTATE1 |                          0000010 |                             0001
                  iSTATE |                          0000100 |                             0010
                 iSTATE5 |                          0001000 |                             0011
                 iSTATE2 |                          0010000 |                             0100
                 iSTATE4 |                          0100000 |                             0101
                 iSTATE3 |                          1000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sr_rd_adr_state_reg' using encoding 'one-hot' in module 'RD_OUT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                             1000
                 iSTATE1 |                           000010 |                             1001
                 iSTATE2 |                           000100 |                             1011
                 iSTATE3 |                           001000 |                             1100
                 iSTATE4 |                           010000 |                             1101
                 iSTATE0 |                           100000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sr_rd_dat_state_reg' using encoding 'one-hot' in module 'RD_OUT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                             0000
                 iSTATE0 |                             0010 |                             0001
                 iSTATE1 |                             0100 |                             0010
                 iSTATE2 |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sr_rd_in_state_reg' using encoding 'one-hot' in module 'RD_IN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                          0000001 |                              000
         ST_RESET_TX_PLL |                          0000010 |                              001
    ST_RESET_TX_DATAPATH |                          0000100 |                              010
   ST_RESET_TX_WAIT_LOCK |                          0001000 |                              011
ST_RESET_TX_WAIT_USERRDY |                          0010000 |                              100
ST_RESET_TX_WAIT_RESETDONE |                          0100000 |                              101
        ST_RESET_TX_IDLE |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'one-hot' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                         00000001 |                              000
         ST_RESET_RX_PLL |                         00000010 |                              001
    ST_RESET_RX_DATAPATH |                         00000100 |                              010
   ST_RESET_RX_WAIT_LOCK |                         00001000 |                              011
    ST_RESET_RX_WAIT_CDR |                         00010000 |                              100
ST_RESET_RX_WAIT_USERRDY |                         00100000 |                              101
ST_RESET_RX_WAIT_RESETDONE |                         01000000 |                              110
        ST_RESET_RX_IDLE |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'one-hot' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                         00000001 |                              001
     ST_RESET_ALL_TX_PLL |                         00000010 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                         00000100 |                              011
      ST_RESET_ALL_RX_DP |                         00001000 |                              100
     ST_RESET_ALL_RX_PLL |                         00010000 |                              101
    ST_RESET_ALL_RX_WAIT |                         00100000 |                              110
                  iSTATE |                         01000000 |                              111
       ST_RESET_ALL_INIT |                         10000000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'one-hot' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
          ASSERT_RXRESET |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cdr_reset_fsm_r_reg' using encoding 'one-hot' in module 'design_1_aurora_64b66b_0_0_WRAPPER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
          ASSERT_RXRESET |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cdr_reset_fsm_r_reg' using encoding 'one-hot' in module 'design_1_aurora_64b66b_1_0_WRAPPER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized123'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized45'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized46'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized47'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized48'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized49'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized50'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized51'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized52'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized53'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized54'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized55'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized56'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized57'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized58'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized59'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized60'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized61'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized62'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized63'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized65'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized66'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized67'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized68'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized69'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized70'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized71'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized72'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized73'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized74'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized75'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized76'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized77'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized78'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized79'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized80'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized81'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized82'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized83'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized84'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized85'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized86'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized87'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized88'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized89'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized90'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized91'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized92'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized93'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized94'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized95'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized96'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized97'
INFO: [Common 17-14] Message 'Synth 8-3898' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:11 ; elapsed = 00:04:08 . Memory (MB): peak = 9594.594 ; gain = 3820.059 ; free physical = 80539 ; free virtual = 117818
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |BUFF_578BXNW__GB0            |           1|     26010|
|2     |muxpart__33_BUFF_578BXNW     |           1|     17918|
|3     |BUFF_578BXNW__GB2            |           1|     16184|
|4     |BUFF_578BXNW__GB3            |           1|     20230|
|5     |BUFF_578BXNW__GB4            |           1|     23126|
|6     |BUFF_578BXNW__GB5            |           1|     29582|
|7     |BUFF_578BXNW__GB6            |           1|     40602|
|8     |BUFF_578BXNW__GB7            |           1|     32380|
|9     |BUFF_578BXNW__GB8            |           1|     15084|
|10    |BUFF_578BXNW__GB9            |           1|     28905|
|11    |muxpart__32_BUFF_578BXNW     |           1|     17918|
|12    |BUFF_578BXNW__GB11           |           1|     17340|
|13    |BUFF_578BXNW__GB12           |           1|     17349|
|14    |BUFF_578BXNW__GB13           |           1|     28361|
|15    |BUFF_578BXNW__GB14           |           1|     45096|
|16    |BUFF_578BXNW__GB15           |           1|     13294|
|17    |BUFF_578BXNW__GB16           |           1|     14453|
|18    |BUFF_578BXNW__GB17           |           1|     18725|
|19    |BUFF_578BXNW__GB18           |           1|     39896|
|20    |BUFF_578BXNW__GB19           |           1|     11560|
|21    |BUFF_578BXNW__GB20           |           1|     16193|
|22    |BUFF_578BXNW__GB21           |           1|     17921|
|23    |BUFF_578BXNW__GB22           |           1|     21514|
|24    |AURORA_CTRL__GCBM0           |           1|     34844|
|25    |AURORA_CTRL__GCBM1           |           1|     12356|
|26    |FIFO_578BXNW                 |           4|     32129|
|27    |MAXI_TOP__GCB0               |           1|     38879|
|28    |MAXI_TOP__GCB1               |           1|     16624|
|29    |SAXI_TOP__GC0                |           1|     24458|
|30    |stage1                       |          16|     42987|
|31    |stage2                       |          16|     40010|
|32    |stage3                       |          16|     12000|
|33    |exe3                         |          32|      4453|
|34    |stage4__xdcDup__1__GC0       |           1|     13761|
|35    |stage5                       |          16|     41801|
|36    |lmring                       |          16|      7667|
|37    |unit__GC0                    |           1|     21557|
|38    |stage4__xdcDup__2__GC0       |           1|     13761|
|39    |unit__parameterized0__GC0    |           1|     21558|
|40    |stage4__xdcDup__3__GC0       |           1|     13761|
|41    |unit__parameterized1__GC0    |           1|     21558|
|42    |stage4__xdcDup__4__GC0       |           1|     13761|
|43    |unit__parameterized2__GC0    |           1|     21559|
|44    |stage4__xdcDup__5__GC0       |           1|     13761|
|45    |unit__parameterized3__GC0    |           1|     21558|
|46    |stage4__xdcDup__6__GC0       |           1|     13761|
|47    |unit__parameterized4__GC0    |           1|     21559|
|48    |stage4__xdcDup__7__GC0       |           1|     13761|
|49    |unit__parameterized5__GC0    |           1|     21559|
|50    |stage4__xdcDup__8__GC0       |           1|     13761|
|51    |unit__parameterized6__GC0    |           1|     21560|
|52    |stage4__xdcDup__9__GC0       |           1|     13761|
|53    |unit__parameterized7__GC0    |           1|     21558|
|54    |stage4__xdcDup__10__GC0      |           1|     13761|
|55    |unit__parameterized8__GC0    |           1|     21559|
|56    |stage4__xdcDup__11__GC0      |           1|     13761|
|57    |unit__parameterized9__GC0    |           1|     21559|
|58    |stage4__xdcDup__12__GC0      |           1|     13761|
|59    |unit__parameterized10__GC0   |           1|     21560|
|60    |stage4__xdcDup__13__GC0      |           1|     13761|
|61    |unit__parameterized11__GC0   |           1|     21559|
|62    |stage4__xdcDup__14__GC0      |           1|     13761|
|63    |unit__parameterized12__GC0   |           1|     21560|
|64    |stage4__xdcDup__15__GC0      |           1|     13761|
|65    |unit__parameterized13__GC0   |           1|     21560|
|66    |stage4__GC0                  |           1|     13761|
|67    |unit__parameterized14__GC0   |           1|     21569|
|68    |emax6__GC0                   |           1|     38275|
|69    |ila_v6_2_8_ila_register__GB0 |           1|     31779|
|70    |ila_v6_2_8_ila_register__GB1 |           1|     13773|
|71    |ila_v6_2_8_ila_core__GCB0    |           1|     35821|
|72    |ila_v6_2_8_ila_core__GCB1    |           1|     34783|
|73    |ila_v6_2_8_ila__GC0          |           1|         6|
|74    |bd_f60c__GC0                 |           1|       848|
|75    |design_1__GCB0               |           1|     36936|
|76    |design_1__GCB1               |           1|     35268|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 68    
	   4 Input     32 Bit       Adders := 32    
	   3 Input     32 Bit       Adders := 32    
	   2 Input     31 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 32    
	   2 Input     26 Bit       Adders := 32    
	   3 Input     18 Bit       Adders := 64    
	   4 Input     18 Bit       Adders := 64    
	   2 Input     17 Bit       Adders := 96    
	   3 Input     17 Bit       Adders := 128   
	   2 Input     16 Bit       Adders := 161   
	   2 Input     13 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 22    
	   2 Input      9 Bit       Adders := 132   
	   3 Input      9 Bit       Adders := 96    
	   2 Input      8 Bit       Adders := 143   
	   3 Input      8 Bit       Adders := 544   
	   4 Input      8 Bit       Adders := 32    
	   2 Input      7 Bit       Adders := 20    
	   8 Input      7 Bit       Adders := 32    
	   2 Input      6 Bit       Adders := 35    
	   2 Input      5 Bit       Adders := 54    
	   2 Input      4 Bit       Adders := 308   
	   2 Input      3 Bit       Adders := 84    
	   2 Input      2 Bit       Adders := 202   
+---XORs : 
	   2 Input     64 Bit         XORs := 384   
	   3 Input     45 Bit         XORs := 32    
	   3 Input     44 Bit         XORs := 32    
	   3 Input     42 Bit         XORs := 64    
	   3 Input     39 Bit         XORs := 32    
	   3 Input     36 Bit         XORs := 32    
	   3 Input     33 Bit         XORs := 64    
	   3 Input     32 Bit         XORs := 128   
	   2 Input     32 Bit         XORs := 64    
	   3 Input     31 Bit         XORs := 32    
	   3 Input     27 Bit         XORs := 128   
	   2 Input     13 Bit         XORs := 139   
	   2 Input      1 Bit         XORs := 164   
	   3 Input      1 Bit         XORs := 1536  
+---Registers : 
	             3936 Bit    Registers := 1     
	             3922 Bit    Registers := 9     
	             1024 Bit    Registers := 34    
	              578 Bit    Registers := 291   
	              512 Bit    Registers := 16    
	              350 Bit    Registers := 16    
	              342 Bit    Registers := 77    
	              256 Bit    Registers := 70    
	              192 Bit    Registers := 64    
	              128 Bit    Registers := 37    
	              123 Bit    Registers := 1     
	               64 Bit    Registers := 568   
	               58 Bit    Registers := 32    
	               40 Bit    Registers := 60    
	               35 Bit    Registers := 32    
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 200   
	               31 Bit    Registers := 16    
	               27 Bit    Registers := 32    
	               26 Bit    Registers := 96    
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 2     
	               21 Bit    Registers := 16    
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 949   
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 25    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 22    
	                9 Bit    Registers := 98    
	                8 Bit    Registers := 77    
	                7 Bit    Registers := 21    
	                6 Bit    Registers := 154   
	                5 Bit    Registers := 88    
	                4 Bit    Registers := 473   
	                3 Bit    Registers := 124   
	                2 Bit    Registers := 541   
	                1 Bit    Registers := 5301  
+---Muxes : 
	   2 Input   3922 Bit        Muxes := 1     
	   4 Input   1024 Bit        Muxes := 32    
	   2 Input   1024 Bit        Muxes := 112   
	   5 Input   1024 Bit        Muxes := 16    
	   2 Input    578 Bit        Muxes := 516   
	   4 Input    578 Bit        Muxes := 126   
	   3 Input    578 Bit        Muxes := 2     
	   4 Input    577 Bit        Muxes := 2     
	   2 Input    577 Bit        Muxes := 2     
	   2 Input    512 Bit        Muxes := 31    
	   4 Input    512 Bit        Muxes := 2     
	   2 Input    342 Bit        Muxes := 59    
	   2 Input    339 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 482   
	   4 Input    256 Bit        Muxes := 113   
	   3 Input    256 Bit        Muxes := 64    
	   2 Input    192 Bit        Muxes := 320   
	   3 Input    192 Bit        Muxes := 64    
	   4 Input    192 Bit        Muxes := 64    
	   4 Input    191 Bit        Muxes := 16    
	   4 Input    179 Bit        Muxes := 16    
	   4 Input    169 Bit        Muxes := 16    
	   4 Input    161 Bit        Muxes := 16    
	   4 Input    152 Bit        Muxes := 16    
	   4 Input    144 Bit        Muxes := 16    
	   2 Input    128 Bit        Muxes := 76    
	   4 Input    124 Bit        Muxes := 16    
	   4 Input    114 Bit        Muxes := 16    
	   4 Input    108 Bit        Muxes := 16    
	   5 Input     64 Bit        Muxes := 18    
	   2 Input     64 Bit        Muxes := 919   
	   4 Input     64 Bit        Muxes := 1120  
	   3 Input     64 Bit        Muxes := 48    
	   2 Input     40 Bit        Muxes := 5     
	   4 Input     33 Bit        Muxes := 640   
	   2 Input     32 Bit        Muxes := 438   
	   5 Input     32 Bit        Muxes := 16    
	   2 Input     31 Bit        Muxes := 1     
	   4 Input     29 Bit        Muxes := 32    
	   2 Input     27 Bit        Muxes := 64    
	   3 Input     26 Bit        Muxes := 32    
	   2 Input     26 Bit        Muxes := 96    
	   2 Input     24 Bit        Muxes := 162   
	   2 Input     23 Bit        Muxes := 288   
	   2 Input     21 Bit        Muxes := 33    
	   4 Input     18 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 1276  
	   4 Input     16 Bit        Muxes := 241   
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 125   
	   3 Input     14 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	  30 Input     12 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 258   
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1640  
	   8 Input      8 Bit        Muxes := 35    
	   4 Input      8 Bit        Muxes := 16    
	   5 Input      8 Bit        Muxes := 16    
	   7 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 136   
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	  18 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 80    
	  28 Input      6 Bit        Muxes := 32    
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      5 Bit        Muxes := 16    
	   3 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 924   
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 16    
	   5 Input      4 Bit        Muxes := 125   
	   2 Input      3 Bit        Muxes := 191   
	   7 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 17    
	   3 Input      3 Bit        Muxes := 19    
	   4 Input      3 Bit        Muxes := 16    
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 631   
	   3 Input      2 Bit        Muxes := 160   
	   4 Input      2 Bit        Muxes := 67    
	   5 Input      2 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 257   
	   2 Input      1 Bit        Muxes := 3447  
	   7 Input      1 Bit        Muxes := 76    
	   5 Input      1 Bit        Muxes := 3     
	  20 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 501   
	   6 Input      1 Bit        Muxes := 65    
	  32 Input      1 Bit        Muxes := 32    
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 49    
	  13 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BUFF_578BXNW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	              578 Bit    Registers := 128   
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input    578 Bit        Muxes := 222   
	   4 Input    578 Bit        Muxes := 63    
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 128   
Module BUFF_16BXNW__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module BUFF_16BXNW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module AURORA_CTRL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 4     
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    578 Bit        Muxes := 2     
	   4 Input    577 Bit        Muxes := 1     
	   2 Input    577 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 4     
	   4 Input    512 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  30 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 52    
	   7 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module FIFO_578BXNW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              578 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input    578 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 26    
Module FIFO_21BXNW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 8     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 8     
Module RD_OUT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              578 Bit    Registers := 1     
	              512 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input    578 Bit        Muxes := 1     
	   2 Input    578 Bit        Muxes := 4     
	   2 Input    512 Bit        Muxes := 6     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	  18 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	  20 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 2     
Module FIFO_21BXNW__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 8     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 8     
Module WR_OUT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              578 Bit    Registers := 1     
	              512 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 9     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	  20 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module FIFO_128BXNW__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 26    
Module ACC_CTRL__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
Module FIFO_128BXNW__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 26    
Module MAXI_TOP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ACC_CTRL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
Module FIFO_16BXNW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 8     
Module WR_IN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              578 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input    578 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module FIFO_128BXNW__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 26    
Module FIFO_16BXNW__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 8     
Module RD_IN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module FIFO_128BXNW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 26    
Module SAXI_TOP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module stage1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    144 Bit        Muxes := 1     
	   4 Input    124 Bit        Muxes := 1     
	   4 Input    114 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 60    
	   2 Input     64 Bit        Muxes := 21    
	   4 Input     33 Bit        Muxes := 40    
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 11    
	   2 Input     16 Bit        Muxes := 13    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module mex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 4     
Module nbit_register__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module exe1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
	   4 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 16    
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 37    
	  32 Input      1 Bit        Muxes := 1     
Module nbit_register__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module exe1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
	   4 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 16    
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 37    
	  32 Input      1 Bit        Muxes := 1     
Module nbit_csa__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     31 Bit         XORs := 1     
Module nbit_csa__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     33 Bit         XORs := 1     
Module nbit_csa__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     33 Bit         XORs := 1     
Module nbit_csa__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module nbit_csa__parameterized2__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     36 Bit         XORs := 1     
Module nbit_csa__parameterized3__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     39 Bit         XORs := 1     
Module nbit_csa__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module nbit_csa__parameterized4__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     42 Bit         XORs := 1     
Module nbit_csa__parameterized4__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     42 Bit         XORs := 1     
Module nbit_csa__parameterized5__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     45 Bit         XORs := 1     
Module nbit_csa__parameterized6__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     44 Bit         XORs := 1     
Module bit24_booth_wallace__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     29 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
Module nbit_register__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module nbit_register__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module nbit_register__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module nbit_register__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module nbit_register__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module nbit_register__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fpu1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module nbit_csa 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     31 Bit         XORs := 1     
Module nbit_csa__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     33 Bit         XORs := 1     
Module nbit_csa__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     33 Bit         XORs := 1     
Module nbit_csa__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module nbit_csa__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     36 Bit         XORs := 1     
Module nbit_csa__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     39 Bit         XORs := 1     
Module nbit_csa__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module nbit_csa__parameterized4__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     42 Bit         XORs := 1     
Module nbit_csa__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     42 Bit         XORs := 1     
Module nbit_csa__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     45 Bit         XORs := 1     
Module nbit_csa__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     44 Bit         XORs := 1     
Module bit24_booth_wallace 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     29 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
Module nbit_register__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module nbit_register__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module nbit_register__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module nbit_register__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module nbit_register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module nbit_register__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fpu1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module popcount12__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module popcount12__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module popcount12__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module popcount12__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module popcount12__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module popcount12__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module popcount12__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module popcount12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module nbit_register__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module spu1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 24    
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               64 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 16    
Module stage2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input    108 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 11    
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module eag__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module eag 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module nbit_register__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module exe2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module nbit_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module exe2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module nbit_csa__parameterized7__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     27 Bit         XORs := 1     
Module nbit_csa__parameterized7__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     27 Bit         XORs := 1     
Module nbit_csa__parameterized7__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     27 Bit         XORs := 1     
Module nbit_csa__parameterized7__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     27 Bit         XORs := 1     
Module nbit_register__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module nbit_register__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module nbit_register__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fpu2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module nbit_csa__parameterized7__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     27 Bit         XORs := 1     
Module nbit_csa__parameterized7__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     27 Bit         XORs := 1     
Module nbit_csa__parameterized7__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     27 Bit         XORs := 1     
Module nbit_csa__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     27 Bit         XORs := 1     
Module nbit_register__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module nbit_register__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module nbit_register__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fpu2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module nbit_register__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module spu2 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      7 Bit       Adders := 2     
Module stage3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu3__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module stage4__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module stage5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   1024 Bit        Muxes := 2     
	   2 Input   1024 Bit        Muxes := 7     
	   5 Input   1024 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 4     
	   4 Input    169 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 10    
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module nbit_ndepth_queue__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module lmring 
Detailed RTL Component Info : 
+---Registers : 
	              350 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   4 Input    191 Bit        Muxes := 1     
	   4 Input    179 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module stage4__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module stage4__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module stage4__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module stage4__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module stage4__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module stage4__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module stage4__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module stage4__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module stage4__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module stage4__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module stage4__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module stage4__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module stage4__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module stage4__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module stage4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module nbit_ndepth_queue__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nbit_ndepth_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module nbit_ndepth_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 11    
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 5     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   4 Input     11 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 69    
Module nbit_ndepth_queue__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nbit_ndepth_queue__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nbit_ndepth_queue__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nbit_ndepth_queue__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nbit_ndepth_queue__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nbit_ndepth_queue__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nbit_ndepth_queue__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nbit_ndepth_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xsdbs_v1_0_2_reg_p2s__parameterized121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__276 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__275 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__274 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__273 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__272 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__271 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__270 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__269 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__268 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__267 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__266 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__265 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__264 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__263 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__262 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__261 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__260 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__259 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__258 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__257 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__256 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__255 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__254 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__253 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__252 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__251 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__250 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__249 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__248 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__247 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__246 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__245 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__244 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__243 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__242 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__241 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__240 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__239 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__238 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__237 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__236 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__235 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__234 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__233 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__232 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__231 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__230 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__229 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__228 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__227 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__226 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__225 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__224 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__223 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__222 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized281 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized280 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized279 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized278 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized277 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized276 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized275 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized274 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized273 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized272 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized271 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized270 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized256 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized255 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ila_v6_2_8_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_async_edge_xfer__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_8_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_v8_3_6_bindec__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    339 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    339 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_bindec__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_bindec__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_bindec__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_bindec__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_bindec__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_bindec__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_bindec__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_bindec__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_bindec__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_bindec__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_bindec__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_bindec__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_bindec__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	             3936 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     13 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	              342 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	              342 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	              342 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              342 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	              123 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_8_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ila_v6_2_8_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	             3922 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   3922 Bit        Muxes := 1     
Module ila_v6_2_8_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gigantic_mux_v1_0_1_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
Module gigantic_mux_v1_0_1_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
Module HEARTBEAT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RESET_CTRL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module design_1_aurora_64b66b_0_0_ultrascale_tx_userclk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module design_1_aurora_64b66b_0_0_rst_sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_rst_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_SUPPORT_RESET_LOGIC 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_rst_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_RESET_LOGIC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_cdc_sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_LANE_INIT_SM__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_SYM_GEN__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_SYM_DEC__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_aurora_64b66b_0_0_ERR_DETECT__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_cdc_sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_LANE_INIT_SM__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_SYM_GEN__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_SYM_DEC__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_aurora_64b66b_0_0_ERR_DETECT__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_cdc_sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_LANE_INIT_SM__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_SYM_GEN__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_SYM_DEC__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_aurora_64b66b_0_0_ERR_DETECT__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_cdc_sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_LANE_INIT_SM__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_SYM_GEN__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_SYM_DEC__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_aurora_64b66b_0_0_ERR_DETECT__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_cdc_sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_LANE_INIT_SM__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_SYM_GEN__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_SYM_DEC__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_aurora_64b66b_0_0_ERR_DETECT__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_cdc_sync__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_LANE_INIT_SM__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_SYM_GEN__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_SYM_DEC__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_aurora_64b66b_0_0_ERR_DETECT__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_cdc_sync__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_LANE_INIT_SM__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_SYM_GEN__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_SYM_DEC__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_aurora_64b66b_0_0_ERR_DETECT__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_cdc_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_LANE_INIT_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_SYM_GEN 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_SYM_DEC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_aurora_64b66b_0_0_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_ultrascale_rx_userclk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtwiz_reset__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   7 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 22    
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_MULTI_GT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 21    
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_common_reset_cbcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_0_0_common_logic_cbcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_cdc_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fifo_generator_v13_2_3_builtin_top__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_CH_BOND_SLAVE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_cdc_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fifo_generator_v13_2_3_builtin_top__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_CH_BOND_SLAVE__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_cdc_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fifo_generator_v13_2_3_builtin_top__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_CH_BOND_SLAVE__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_cdc_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fifo_generator_v13_2_3_builtin_top__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_CH_BOND_SLAVE__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_cdc_sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fifo_generator_v13_2_3_builtin_top__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_CH_BOND_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_cdc_sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fifo_generator_v13_2_3_builtin_top__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_CH_BOND_SLAVE__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_cdc_sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fifo_generator_v13_2_3_builtin_top__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_CH_BOND_SLAVE__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_cdc_sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fifo_generator_v13_2_3_builtin_top__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_0_0_CH_BOND_SLAVE__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_cdc_sync__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_rst_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_WRAPPER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 24    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 40    
	                1 Bit    Registers := 81    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
Module design_1_aurora_64b66b_0_0_CHANNEL_INIT_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module design_1_aurora_64b66b_0_0_CHANNEL_BOND_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_0_0_CHANNEL_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_aurora_64b66b_0_0_AXI_TO_LL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
Module design_1_aurora_64b66b_0_0_TX_LL_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module design_1_aurora_64b66b_0_0_TX_LL_CONTROL_SM 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 64    
Module design_1_aurora_64b66b_0_0_LL_TO_AXI 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module design_1_aurora_64b66b_0_0_RX_LL_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module design_1_aurora_64b66b_0_0_STANDARD_CC_MODULE 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_0_0_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_ultrascale_tx_userclk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module design_1_aurora_64b66b_1_0_rst_sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_rst_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_SUPPORT_RESET_LOGIC 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_rst_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_RESET_LOGIC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_cdc_sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_LANE_INIT_SM__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_SYM_GEN__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_SYM_DEC__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_aurora_64b66b_1_0_ERR_DETECT__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_cdc_sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_LANE_INIT_SM__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_SYM_GEN__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_SYM_DEC__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_aurora_64b66b_1_0_ERR_DETECT__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_cdc_sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_LANE_INIT_SM__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_SYM_GEN__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_SYM_DEC__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_aurora_64b66b_1_0_ERR_DETECT__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_cdc_sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_LANE_INIT_SM__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_SYM_GEN__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_SYM_DEC__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_aurora_64b66b_1_0_ERR_DETECT__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_cdc_sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_LANE_INIT_SM__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_SYM_GEN__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_SYM_DEC__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_aurora_64b66b_1_0_ERR_DETECT__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_cdc_sync__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_LANE_INIT_SM__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_SYM_GEN__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_SYM_DEC__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_aurora_64b66b_1_0_ERR_DETECT__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_cdc_sync__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_LANE_INIT_SM__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_SYM_GEN__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_SYM_DEC__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_aurora_64b66b_1_0_ERR_DETECT__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_cdc_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_LANE_INIT_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_SYM_GEN 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_SYM_DEC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_aurora_64b66b_1_0_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_ultrascale_rx_userclk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtwiz_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   7 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 22    
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_MULTI_GT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 21    
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_common_reset_cbcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_1_0_common_logic_cbcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_1_0_SCRAMBLER_64B66B__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_cdc_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_DESCRAMBLER_64B66B__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_BLOCK_SYNC_SM__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fifo_generator_v13_2_3_builtin_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_CH_BOND_SLAVE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_1_0_SCRAMBLER_64B66B__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_cdc_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_DESCRAMBLER_64B66B__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_BLOCK_SYNC_SM__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fifo_generator_v13_2_3_builtin_top__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_CH_BOND_SLAVE__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_1_0_SCRAMBLER_64B66B__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_cdc_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_DESCRAMBLER_64B66B__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_BLOCK_SYNC_SM__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fifo_generator_v13_2_3_builtin_top__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_CH_BOND_SLAVE__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_1_0_SCRAMBLER_64B66B__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_cdc_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_DESCRAMBLER_64B66B__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_BLOCK_SYNC_SM__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fifo_generator_v13_2_3_builtin_top__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_CH_BOND_SLAVE__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_1_0_SCRAMBLER_64B66B__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_cdc_sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_DESCRAMBLER_64B66B__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_BLOCK_SYNC_SM__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fifo_generator_v13_2_3_builtin_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_CH_BOND_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_1_0_SCRAMBLER_64B66B__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_cdc_sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_DESCRAMBLER_64B66B__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_BLOCK_SYNC_SM__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fifo_generator_v13_2_3_builtin_top__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_CH_BOND_SLAVE__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_1_0_SCRAMBLER_64B66B__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_cdc_sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_DESCRAMBLER_64B66B__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_BLOCK_SYNC_SM__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fifo_generator_v13_2_3_builtin_top__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_CH_BOND_SLAVE__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_1_0_SCRAMBLER_64B66B 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_cdc_sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_DESCRAMBLER_64B66B 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_BLOCK_SYNC_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fifo_generator_v13_2_3_builtin_top__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_aurora_64b66b_1_0_CH_BOND_SLAVE__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_cdc_sync__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module design_1_aurora_64b66b_1_0_CLOCK_CORRECTION_CHANNEL_BONDING 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_rst_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_WRAPPER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 24    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 40    
	                1 Bit    Registers := 81    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
Module design_1_aurora_64b66b_1_0_CHANNEL_INIT_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module design_1_aurora_64b66b_1_0_CHANNEL_BOND_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_aurora_64b66b_1_0_CHANNEL_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module design_1_aurora_64b66b_1_0_AXI_TO_LL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
Module design_1_aurora_64b66b_1_0_TX_LL_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module design_1_aurora_64b66b_1_0_TX_LL_CONTROL_SM 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 64    
Module design_1_aurora_64b66b_1_0_LL_TO_AXI 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module design_1_aurora_64b66b_1_0_RX_LL_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module design_1_aurora_64b66b_1_0_STANDARD_CC_MODULE 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module design_1_aurora_64b66b_1_0_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2880 (col length:120)
BRAMs: 5040 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "s_full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sr_wr_dat_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/\sr_acc_status_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_acc_status_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[7][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[6][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[5][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[4][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[7][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[6][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[5][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[4][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[7][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[6][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[5][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[4][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[7][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[6][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[5][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[4][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[7][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[6][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[5][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[4][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[7][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[6][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[5][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[4][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[7][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[6][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[5][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[4][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[7][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[6][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[5][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[4][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/inst_rd_addr_fifo/\sr_wdata0_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_wr_out/\sr_awsize_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[530] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[531] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[532] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[533] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[534] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[535] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[536] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[537] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[538] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[539] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[540] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[541] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[542] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[543] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[544] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[545] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[546] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[547] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[548] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[549] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[550] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[551] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[552] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[553] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[554] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[555] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[556] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[557] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[558] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[559] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[560] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[561] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_rd_out/\sr_rd_fifo_wdata_reg[562] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_sr_rd_dat_state_reg[4]) is unused and will be removed from module RD_OUT.
INFO: [Synth 8-5546] ROM "s_full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_empty" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP s, operation Mode is: A*B.
DSP Report: operator s is absorbed into DSP s.
DSP Report: Generating DSP s, operation Mode is: A*B.
DSP Report: operator s is absorbed into DSP s.
DSP Report: Generating DSP s, operation Mode is: A*B.
DSP Report: operator s is absorbed into DSP s.
DSP Report: Generating DSP s, operation Mode is: A*B.
DSP Report: operator s is absorbed into DSP s.
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unit1_exec2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design ila_v6_2_8_ila_core__GCB1 has port qual_strg_config_cs_serial_input driven by constant 0
INFO: [Synth 8-5545] ROM "inst/sr_heartbeat_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/sr_heartbeat" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/sr_cpu_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/sr_cpu_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/sr_cpu_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/sr_user_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/sr_user_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/sr_peri_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/sr_peri_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "cdr_reset_fsm_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cdr_reset_fsm_cntr_r" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_all_reg[6]) is unused and will be removed from module design_1_aurora_64b66b_0_0_gt_gtwizard_top.
WARNING: [Synth 8-3332] Sequential element (gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_all_reg[4]) is unused and will be removed from module design_1_aurora_64b66b_0_0_gt_gtwizard_top.
INFO: [Synth 8-5546] ROM "cdr_reset_fsm_r" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_all_reg[6]) is unused and will be removed from module design_1_aurora_64b66b_1_0_gt_gtwizard_top.
WARNING: [Synth 8-3332] Sequential element (gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_all_reg[4]) is unused and will be removed from module design_1_aurora_64b66b_1_0_gt_gtwizard_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:41 ; elapsed = 00:05:43 . Memory (MB): peak = 9594.594 ; gain = 3820.059 ; free physical = 79853 ; free virtual = 117577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|popcount12  | d          | 64x3          | LUT            | 
|popcount12  | d          | 64x3          | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exe1        | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe1        | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe1        | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe1        | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |BUFF_578BXNW__GB0            |           2|     23122|
|2     |muxpart__33_BUFF_578BXNW     |           2|     17918|
|3     |BUFF_578BXNW__GB2            |           2|      6362|
|4     |BUFF_578BXNW__GB3            |           2|     14454|
|5     |BUFF_578BXNW__GB4            |           2|     10995|
|6     |BUFF_578BXNW__GB5            |           2|     13346|
|7     |BUFF_578BXNW__GB6            |           2|     20313|
|8     |BUFF_578BXNW__GB7            |           2|     16200|
|9     |BUFF_578BXNW__GB8            |           2|      6395|
|10    |BUFF_578BXNW__GB9            |           2|     26595|
|11    |muxpart__32_BUFF_578BXNW     |           2|     17918|
|12    |BUFF_578BXNW__GB11           |           2|     13296|
|13    |BUFF_578BXNW__GB12           |           2|      8103|
|14    |BUFF_578BXNW__GB13           |           2|     20264|
|15    |BUFF_578BXNW__GB14           |           2|     19672|
|16    |BUFF_578BXNW__GB15           |           2|      9827|
|17    |BUFF_578BXNW__GB16           |           2|      7520|
|18    |BUFF_578BXNW__GB17           |           2|      5922|
|19    |BUFF_578BXNW__GB18           |           2|     29492|
|20    |BUFF_578BXNW__GB19           |           2|      8093|
|21    |BUFF_578BXNW__GB20           |           2|      7524|
|22    |BUFF_578BXNW__GB21           |           2|     13299|
|23    |BUFF_578BXNW__GB22           |           2|      7004|
|24    |AURORA_CTRL__GCBM0           |           2|     13307|
|25    |AURORA_CTRL__GCBM1           |           2|      6052|
|26    |FIFO_578BXNW                 |           4|     22249|
|27    |MAXI_TOP__GCB0               |           1|     21212|
|28    |MAXI_TOP__GCB1               |           1|     11147|
|29    |SAXI_TOP__GC0                |           1|      7887|
|30    |stage1                       |          16|     32409|
|31    |stage2                       |          16|     24823|
|32    |stage3                       |          16|      8532|
|33    |exe3                         |          32|       697|
|34    |stage4__xdcDup__1__GC0       |           1|      6527|
|35    |stage5                       |          16|     12952|
|36    |lmring                       |           7|      6419|
|37    |unit__GC0                    |           1|      3234|
|38    |stage4__xdcDup__2__GC0       |           1|      6527|
|39    |unit__parameterized0__GC0    |           1|      3202|
|40    |stage4__xdcDup__3__GC0       |           1|      6527|
|41    |unit__parameterized1__GC0    |           1|      3202|
|42    |stage4__xdcDup__4__GC0       |           1|      6527|
|43    |unit__parameterized2__GC0    |           1|      3225|
|44    |stage4__xdcDup__5__GC0       |           1|      6527|
|45    |unit__parameterized3__GC0    |           1|      3202|
|46    |stage4__xdcDup__6__GC0       |           1|      6527|
|47    |unit__parameterized4__GC0    |           1|      3225|
|48    |stage4__xdcDup__7__GC0       |           1|      6527|
|49    |unit__parameterized5__GC0    |           1|      3225|
|50    |stage4__xdcDup__8__GC0       |           1|      6527|
|51    |unit__parameterized6__GC0    |           1|      3235|
|52    |stage4__xdcDup__9__GC0       |           1|      6527|
|53    |unit__parameterized7__GC0    |           1|      3202|
|54    |stage4__xdcDup__10__GC0      |           1|      6527|
|55    |unit__parameterized8__GC0    |           1|      3225|
|56    |stage4__xdcDup__11__GC0      |           1|      6527|
|57    |unit__parameterized9__GC0    |           1|      3225|
|58    |stage4__xdcDup__12__GC0      |           1|      6527|
|59    |unit__parameterized10__GC0   |           1|      3235|
|60    |stage4__xdcDup__13__GC0      |           1|      6527|
|61    |unit__parameterized11__GC0   |           1|      3225|
|62    |stage4__xdcDup__14__GC0      |           1|      6527|
|63    |unit__parameterized12__GC0   |           1|      3235|
|64    |stage4__xdcDup__15__GC0      |           1|      6527|
|65    |unit__parameterized13__GC0   |           1|      3235|
|66    |stage4__GC0                  |           1|      6527|
|67    |unit__parameterized14__GC0   |           1|      3236|
|68    |emax6__GC0                   |           1|     32034|
|69    |ila_v6_2_8_ila_register__GB0 |           1|     19593|
|70    |ila_v6_2_8_ila_register__GB1 |           1|      3498|
|71    |ila_v6_2_8_ila_core__GCB0    |           1|     28923|
|72    |ila_v6_2_8_ila_core__GCB1    |           1|     34812|
|73    |ila_v6_2_8_ila__GC0          |           1|         6|
|74    |bd_f60c__GC0                 |           1|       816|
|75    |design_1__GCB0               |           1|     22313|
|76    |design_1__GCB1               |           1|     22080|
|77    |lmring__1                    |           4|      6503|
|78    |lmring__2                    |           5|      5331|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'RESET_CTRL_0/PERI_RESET_N' to pin 'RESET_CTRL_0/inst/PERI_RESET_N_inferred/i_0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:13 ; elapsed = 00:06:26 . Memory (MB): peak = 9594.594 ; gain = 3820.059 ; free physical = 79107 ; free virtual = 117192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:18 ; elapsed = 00:07:35 . Memory (MB): peak = 9594.594 ; gain = 3820.059 ; free physical = 77988 ; free virtual = 116144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |BUFF_578BXNW__GB0              |           1|     23122|
|2     |muxpart__33_BUFF_578BXNW       |           1|     17918|
|3     |BUFF_578BXNW__GB2              |           1|      6362|
|4     |BUFF_578BXNW__GB3              |           1|     14454|
|5     |BUFF_578BXNW__GB4              |           1|     10995|
|6     |BUFF_578BXNW__GB5              |           1|     13346|
|7     |BUFF_578BXNW__GB6              |           1|     20313|
|8     |BUFF_578BXNW__GB7              |           1|     16200|
|9     |BUFF_578BXNW__GB8              |           1|      6395|
|10    |BUFF_578BXNW__GB9              |           1|     26595|
|11    |muxpart__32_BUFF_578BXNW       |           1|     17918|
|12    |BUFF_578BXNW__GB11             |           1|     13296|
|13    |BUFF_578BXNW__GB12             |           1|      8103|
|14    |BUFF_578BXNW__GB13             |           1|     20264|
|15    |BUFF_578BXNW__GB14             |           1|     19672|
|16    |BUFF_578BXNW__GB15             |           1|      9827|
|17    |BUFF_578BXNW__GB16             |           1|      7520|
|18    |BUFF_578BXNW__GB17             |           1|      5922|
|19    |BUFF_578BXNW__GB18             |           1|     29492|
|20    |BUFF_578BXNW__GB19             |           1|      8093|
|21    |BUFF_578BXNW__GB20             |           1|      7524|
|22    |BUFF_578BXNW__GB21             |           1|     13299|
|23    |BUFF_578BXNW__GB22             |           1|      7004|
|24    |AURORA_CTRL__GCBM0             |           1|     11579|
|25    |AURORA_CTRL__GCBM1             |           1|      6052|
|26    |FIFO_578BXNW                   |           1|     22173|
|27    |MAXI_TOP__GCB0                 |           1|     21212|
|28    |MAXI_TOP__GCB1                 |           1|      8335|
|29    |stage1                         |          16|     32408|
|30    |stage2                         |          16|     24836|
|31    |stage3                         |          16|      8520|
|32    |exe3                           |          32|       697|
|33    |stage4__xdcDup__1__GC0         |           1|      6469|
|34    |stage5                         |          16|     12952|
|35    |lmring                         |           6|      6145|
|36    |unit__GC0                      |           1|      2961|
|37    |stage4__xdcDup__2__GC0         |           1|      6469|
|38    |unit__parameterized0__GC0      |           1|      2929|
|39    |stage4__xdcDup__3__GC0         |           1|      6469|
|40    |unit__parameterized1__GC0      |           1|      2945|
|41    |stage4__xdcDup__4__GC0         |           1|      6469|
|42    |unit__parameterized2__GC0      |           1|      2968|
|43    |stage4__xdcDup__5__GC0         |           1|      6469|
|44    |unit__parameterized3__GC0      |           1|      2945|
|45    |stage4__xdcDup__6__GC0         |           1|      6469|
|46    |unit__parameterized4__GC0      |           1|      2968|
|47    |stage4__xdcDup__7__GC0         |           1|      6469|
|48    |unit__parameterized5__GC0      |           1|      2952|
|49    |stage4__xdcDup__8__GC0         |           1|      6469|
|50    |unit__parameterized6__GC0      |           1|      2962|
|51    |stage4__xdcDup__9__GC0         |           1|      6469|
|52    |unit__parameterized7__GC0      |           1|      2929|
|53    |stage4__xdcDup__10__GC0        |           1|      6469|
|54    |unit__parameterized8__GC0      |           1|      2952|
|55    |stage4__xdcDup__11__GC0        |           1|      6469|
|56    |unit__parameterized9__GC0      |           1|      2952|
|57    |stage4__xdcDup__12__GC0        |           1|      6469|
|58    |unit__parameterized10__GC0     |           1|      2962|
|59    |stage4__xdcDup__13__GC0        |           1|      6469|
|60    |unit__parameterized11__GC0     |           1|      2952|
|61    |stage4__xdcDup__14__GC0        |           1|      6469|
|62    |unit__parameterized12__GC0     |           1|      2962|
|63    |stage4__xdcDup__15__GC0        |           1|      6469|
|64    |unit__parameterized13__GC0     |           1|      2962|
|65    |stage4__GC0                    |           1|      6469|
|66    |unit__parameterized14__GC0     |           1|      2963|
|67    |emax6__GC0                     |           1|     31404|
|68    |ila_v6_2_8_ila_register__GB0   |           1|     19574|
|69    |ila_v6_2_8_ila_register__GB1   |           1|      3068|
|70    |ila_v6_2_8_ila_core__GCB0      |           1|     28921|
|71    |ila_v6_2_8_ila_core__GCB1      |           1|     34812|
|72    |ila_v6_2_8_ila__GC0            |           1|         6|
|73    |bd_f60c__GC0                   |           1|       816|
|74    |design_1__GCB0                 |           1|     22313|
|75    |design_1__GCB1                 |           1|     22080|
|76    |lmring__1                      |           2|      6502|
|77    |lmring__2                      |           5|      5267|
|78    |lmring__3                      |           1|      5391|
|79    |lmring__4                      |           2|      6503|
|80    |FIFO_578BXNW__1                |           1|     20463|
|81    |FIFO_578BXNW__2                |           1|     22211|
|82    |FIFO_578BXNW__3                |           1|     20425|
|83    |BUFF_578BXNW__GB9__1           |           1|     24479|
|84    |BUFF_578BXNW__GB6__1           |           1|     18703|
|85    |BUFF_578BXNW__GB18__1          |           1|     27146|
|86    |BUFF_578BXNW__GB8__1           |           1|      5889|
|87    |BUFF_578BXNW__GB14__1          |           1|     18108|
|88    |BUFF_578BXNW__GB13__1          |           1|     18654|
|89    |BUFF_578BXNW__GB0__1           |           1|     21282|
|90    |BUFF_578BXNW__GB22__1          |           1|      6452|
|91    |BUFF_578BXNW__GB20__1          |           1|      6926|
|92    |BUFF_578BXNW__GB19__1          |           1|      7449|
|93    |BUFF_578BXNW__GB17__1          |           1|      5462|
|94    |BUFF_578BXNW__GB16__1          |           1|      6922|
|95    |BUFF_578BXNW__GB15__1          |           1|      9045|
|96    |BUFF_578BXNW__GB12__1          |           1|      7459|
|97    |BUFF_578BXNW__GB11__1          |           1|     12238|
|98    |BUFF_578BXNW__GB7__1           |           1|     14912|
|99    |muxpart__33_BUFF_578BXNW__1    |           1|     16492|
|100   |muxpart__32_BUFF_578BXNW__1    |           1|     16492|
|101   |BUFF_578BXNW__GB21__1          |           1|     12241|
|102   |BUFF_578BXNW__GB3__1           |           1|     13304|
|103   |BUFF_578BXNW__GB5__1           |           1|     12288|
|104   |BUFF_578BXNW__GB4__1           |           1|     10121|
|105   |BUFF_578BXNW__GB2__1           |           1|      5856|
|106   |design_1_C2C_SLAVE_TOP_0_0_GT0 |           1|     25817|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5816] Retiming module `muxpart__32_BUFF_578BXNW`
	Effective logic levels is 0, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `muxpart__32_BUFF_578BXNW' done


INFO: [Synth 8-5816] Retiming module `muxpart__33_BUFF_578BXNW`
	Effective logic levels is 0, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `muxpart__33_BUFF_578BXNW' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB0`
	Effective logic levels is 3, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB0' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB2`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB2' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB3`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB3' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB4`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB4' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB5`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB5' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB6`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB6' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB7`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB7' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB8`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB8' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB9`
	Effective logic levels is 4, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB9' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB11`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB11' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB12`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB12' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB13`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB13' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB14`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB14' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB15`
	Effective logic levels is 1, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB15' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB16`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB16' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB17`
	Effective logic levels is 3, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB17' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB18`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB18' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB19`
	Effective logic levels is 1, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB19' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB20`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB20' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB21`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB21' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB22`
	Effective logic levels is 3, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB22' done


INFO: [Synth 8-5816] Retiming module `AURORA_CTRL__GCBM0`
	Effective logic levels is 4, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `AURORA_CTRL__GCBM0' done


INFO: [Synth 8-5816] Retiming module `AURORA_CTRL__GCBM1`
	Effective logic levels is 6, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `AURORA_CTRL__GCBM1' done


INFO: [Synth 8-5816] Retiming module `FIFO_578BXNW`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `FIFO_578BXNW' done


INFO: [Synth 8-5816] Retiming module `FIFO_578BXNW__1`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `FIFO_578BXNW__1' done


INFO: [Synth 8-5816] Retiming module `MAXI_TOP__GCB0`
	Effective logic levels is 4, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `MAXI_TOP__GCB0' done


INFO: [Synth 8-5816] Retiming module `MAXI_TOP__GCB1`
	Effective logic levels is 4, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `MAXI_TOP__GCB1' done


INFO: [Synth 8-5816] Retiming module `design_1_C2C_MASTER_TOP_0_0`
	Effective logic levels is 0, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_C2C_MASTER_TOP_0_0' done


INFO: [Synth 8-5816] Retiming module `muxpart__32_BUFF_578BXNW__1`
	Effective logic levels is 0, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `muxpart__32_BUFF_578BXNW__1' done


INFO: [Synth 8-5816] Retiming module `muxpart__33_BUFF_578BXNW__1`
	Effective logic levels is 0, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `muxpart__33_BUFF_578BXNW__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB0__1`
	Effective logic levels is 3, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB0__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB2__1`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB2__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB3__1`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB3__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB4__1`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB4__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB5__1`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB5__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB6__1`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB6__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB7__1`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB7__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB8__1`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB8__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB9__1`
	Effective logic levels is 4, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB9__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB11__1`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB11__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB12__1`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB12__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB13__1`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB13__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB14__1`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB14__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB15__1`
	Effective logic levels is 1, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB15__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB16__1`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB16__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB17__1`
	Effective logic levels is 3, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB17__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB18__1`
	Effective logic levels is 2, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB18__1' done


INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB19__1`
	Effective logic levels is 1, the effective logic levels of whole design is 44
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BUFF_578BXNW__GB19__1' done


INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA
RETIMING: forward move fails for register inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1] along load instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_insti_4/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA
INFO: [Synth 8-620] skipping inversion-propagation across instance '\inst_design_1_wrapper/design_1_i /RESET_CTRL_0/\inst/PERI_RESET_N ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\inst_design_1_wrapper/design_1_i /RESET_CTRL_0/\inst/PERI_RESET_N ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\inst_design_1_wrapper/design_1_i /RESET_CTRL_0/\inst/PERI_RESET_N ' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:31 ; elapsed = 00:10:54 . Memory (MB): peak = 9594.594 ; gain = 3820.059 ; free physical = 77762 ; free virtual = 115848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr4_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr4_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr4_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr4_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr4_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr4_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr4_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr4_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/wait_for_wr_en_wr4_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/wait_for_wr_en_wr4_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/wait_for_wr_en_wr4_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/wait_for_wr_en_wr4_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/wait_for_wr_en_wr4_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/wait_for_wr_en_wr4_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/wait_for_wr_en_wr4_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/wait_for_wr_en_wr4_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncprop_inrxclk_sync/stg5_reg with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncprop_inrxclk_sync/stg5_reg_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr4_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr4_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr4_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr4_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr4_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr4_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr4_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr4_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/wait_for_wr_en_wr4_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/wait_for_wr_en_wr4_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wait_for_wr_en_wr4_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wait_for_wr_en_wr4_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/wait_for_wr_en_wr4_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/wait_for_wr_en_wr4_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/wait_for_wr_en_wr4_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/wait_for_wr_en_wr4_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_blocksyncprop_inrxclk_sync/stg5_reg with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_blocksyncprop_inrxclk_sync/stg5_reg_fret

INFO: [Synth 8-5777] Ignored max_fanout on net M_AXI_RREADY because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5778] max_fanout handling on net lmring_b_5[22] is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5778] max_fanout handling on net lmring_b_3[22] is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net s_daddr_o[0] because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net s_daddr_o[1] because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net s_daddr_o[2] because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net s_daddr_o[3] because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net s_daddr_o[4] because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net s_daddr_o[5] because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net s_dwe_o because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \ila_core_inst/use_probe_debug_circuit_reg_n_0  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg_n_0_[0]  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg_n_0_[1]  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg_n_0_[2]  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg_n_0_[3]  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg_n_0_[4]  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg_n_0_[5]  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg_n_0_[6]  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg_n_0_[7]  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg_n_0_[8]  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg_n_0_[9]  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg_n_0_[10]  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg_n_0_[11]  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_en  is driving 874 big block pins (URAM, BRAM and DSP loads). Created 88 replicas of its driver. 
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/new_underflow_flag_c_reg is being inverted and renamed to design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/new_underflow_flag_c_reg is being inverted and renamed to design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/new_underflow_flag_c_reg is being inverted and renamed to design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/new_underflow_flag_c_reg is being inverted and renamed to design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/new_underflow_flag_c_reg is being inverted and renamed to design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/new_underflow_flag_c_reg is being inverted and renamed to design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/new_underflow_flag_c_reg is being inverted and renamed to design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/new_underflow_flag_c_reg is being inverted and renamed to design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg is being inverted and renamed to design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/new_underflow_flag_c_reg is being inverted and renamed to design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/new_underflow_flag_c_reg is being inverted and renamed to design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/new_underflow_flag_c_reg is being inverted and renamed to design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/new_underflow_flag_c_reg is being inverted and renamed to design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/new_underflow_flag_c_reg is being inverted and renamed to design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/new_underflow_flag_c_reg is being inverted and renamed to design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/new_underflow_flag_c_reg is being inverted and renamed to design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/new_underflow_flag_c_reg is being inverted and renamed to design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/new_underflow_flag_c_reg_inv.
INFO: [Synth 8-5365] Flop design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg is being inverted and renamed to design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d1_design_1_aurora_64b66b_0_0_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d4_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d5_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d6_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d7_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_design_1_aurora_64b66b_0_0_cdc_to_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_design_1_aurora_64b66b_0_0_cdc_to_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_design_1_aurora_64b66b_0_0_cdc_to_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_design_1_aurora_64b66b_0_0_cdc_to_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_design_1_aurora_64b66b_0_0_cdc_to_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_design_1_aurora_64b66b_0_0_cdc_to_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_design_1_aurora_64b66b_0_0_cdc_to_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_design_1_aurora_64b66b_0_0_cdc_to_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_design_1_aurora_64b66b_0_0_cdc_to_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_design_1_aurora_64b66b_0_0_cdc_to_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_design_1_aurora_64b66b_0_0_cdc_to_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_design_1_aurora_64b66b_0_0_cdc_to_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_design_1_aurora_64b66b_0_0_cdc_to_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_design_1_aurora_64b66b_0_0_cdc_to_inferred:in0[18] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:24 ; elapsed = 00:11:50 . Memory (MB): peak = 9594.594 ; gain = 3820.059 ; free physical = 77695 ; free virtual = 115781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:28 ; elapsed = 00:11:53 . Memory (MB): peak = 9594.594 ; gain = 3820.059 ; free physical = 77702 ; free virtual = 115788
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:56 ; elapsed = 00:12:21 . Memory (MB): peak = 9594.594 ; gain = 3820.059 ; free physical = 77451 ; free virtual = 115537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:59 ; elapsed = 00:12:25 . Memory (MB): peak = 9594.594 ; gain = 3820.059 ; free physical = 77451 ; free virtual = 115537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:01 ; elapsed = 00:12:26 . Memory (MB): peak = 9594.594 ; gain = 3820.059 ; free physical = 77445 ; free virtual = 115531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:03 ; elapsed = 00:12:28 . Memory (MB): peak = 9594.594 ; gain = 3820.059 ; free physical = 77445 ; free virtual = 115531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                        | RTL Name                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_8_ila                     | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                                                                                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_8_ila                     | ila_core_inst/shifted_data_in_reg[8][3921]                                                                                                  | 9      | 3922  | NO           | NO                 | YES               | 3922   | 0       | 
|design_1_aurora_64b66b_0_0_support | design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg11_reg         | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_aurora_64b66b_0_0_support | design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_comb_user_clk_in/stg21_reg | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_aurora_64b66b_0_0_support | design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg9_reg         | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_aurora_64b66b_0_0_support | design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg31_reg        | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_aurora_64b66b_0_0_support | support_reset_logic_i/dly_gt_rst_r_reg[18]                                                                                                  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_aurora_64b66b_1_0_support | design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg11_reg         | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_aurora_64b66b_1_0_support | design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_comb_user_clk_in/stg21_reg | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_aurora_64b66b_1_0_support | design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg9_reg         | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_aurora_64b66b_1_0_support | design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg31_reg        | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_aurora_64b66b_1_0_support | support_reset_logic_i/dly_gt_rst_r_reg[18]                                                                                                  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |BUFG            |      4|
|2     |BUFG_GT         |      6|
|3     |CARRY4          |    683|
|4     |CARRY8          |   2788|
|5     |CFGLUT5         |   2351|
|6     |DSP_ALU         |     64|
|7     |DSP_A_B_DATA    |     64|
|8     |DSP_C_DATA      |     64|
|9     |DSP_MULTIPLIER  |     64|
|10    |DSP_M_DATA      |     64|
|11    |DSP_OUTPUT      |     64|
|12    |DSP_PREADD      |     64|
|13    |DSP_PREADD_DATA |     64|
|14    |FIFO36E2        |     14|
|15    |FIFO36E2_1      |      2|
|16    |GTHE3_CHANNEL   |     16|
|17    |IBUFDS_GTE3     |      2|
|18    |LUT1            |  25180|
|19    |LUT2            |  45574|
|20    |LUT3            |  76683|
|21    |LUT4            |  95054|
|22    |LUT5            | 110415|
|23    |LUT6            | 320157|
|24    |RAMB18E2        |    544|
|25    |RAMB18E2_1      |      1|
|26    |RAMB36E2        |      1|
|27    |RAMB36E2_1      |    872|
|28    |SRL16E          |   3928|
|29    |SRLC16E         |      2|
|30    |SRLC32E         |   2711|
|31    |FD              |      4|
|32    |FDCE            | 295821|
|33    |FDPE            |   4473|
|34    |FDR             |     32|
|35    |FDRE            |  45141|
|36    |FDSE            |    898|
|37    |IBUF            |      1|
|38    |IBUFDS          |      2|
|39    |OBUF            |      3|
+------+----------------+-------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+
|      |Instance                                                                                                                                     |Module                                                                      |Cells   |
+------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+
|1     |top                                                                                                                                          |                                                                            | 1033875|
|2     |  inst_design_1_wrapper                                                                                                                      |design_1_wrapper                                                            | 1033871|
|3     |    design_1_i                                                                                                                               |design_1                                                                    | 1033870|
|4     |      C2C_MASTER_TOP_0                                                                                                                       |design_1_C2C_MASTER_TOP_0_0                                                 |  199706|
|5     |        inst                                                                                                                                 |C2C_MASTER_TOP                                                              |  199706|
|6     |          inst_aurora_ctrl                                                                                                                   |AURORA_CTRL_5055                                                            |  168508|
|7     |            inst_rd_len_buff                                                                                                                 |BUFF_16BXNW_5062                                                            |     274|
|8     |            inst_rx_buff                                                                                                                     |BUFF_578BXNW_5063                                                           |  163226|
|9     |          inst_m_top                                                                                                                         |MAXI_TOP                                                                    |   31198|
|10    |            inst_acc_ctrl                                                                                                                    |ACC_CTRL_5056                                                               |     392|
|11    |            inst_rd_addr_fifo                                                                                                                |FIFO_128BXNW_5057                                                           |    1212|
|12    |            inst_rd_dat_fifo                                                                                                                 |FIFO_578BXNW_5058                                                           |    7096|
|13    |            inst_rd_out                                                                                                                      |RD_OUT                                                                      |   10032|
|14    |              inst_rd_addr_fifo                                                                                                              |FIFO_21BXNW_5061                                                            |     280|
|15    |            inst_wr_addr_fifo                                                                                                                |FIFO_128BXNW_5059                                                           |    1211|
|16    |            inst_wr_data_fifo                                                                                                                |FIFO_578BXNW_5060                                                           |    7975|
|17    |            inst_wr_out                                                                                                                      |WR_OUT                                                                      |    3280|
|18    |              inst_rd_addr_fifo                                                                                                              |FIFO_21BXNW                                                                 |     216|
|19    |      C2C_SLAVE_TOP_0                                                                                                                        |design_1_C2C_SLAVE_TOP_0_0                                                  |  178347|
|20    |        inst                                                                                                                                 |C2C_SLAVE_TOP                                                               |  178347|
|21    |          inst_aurora_ctrl                                                                                                                   |AURORA_CTRL                                                                 |  156192|
|22    |            inst_rd_len_buff                                                                                                                 |BUFF_16BXNW                                                                 |     232|
|23    |            inst_rx_buff                                                                                                                     |BUFF_578BXNW                                                                |  150290|
|24    |            inst_wr_len_buff                                                                                                                 |BUFF_16BXNW_5054                                                            |     262|
|25    |          inst_s_top                                                                                                                         |SAXI_TOP                                                                    |   22155|
|26    |            inst_acc_ctrl                                                                                                                    |ACC_CTRL                                                                    |     412|
|27    |            inst_rd_addr_fifo                                                                                                                |FIFO_128BXNW                                                                |    1104|
|28    |            inst_rd_data_fifo                                                                                                                |FIFO_578BXNW                                                                |    6211|
|29    |            inst_rd_in                                                                                                                       |RD_IN                                                                       |     736|
|30    |              inst_rd_addr_fifo                                                                                                              |FIFO_16BXNW_5053                                                            |     130|
|31    |            inst_wr_addr_fifo                                                                                                                |FIFO_128BXNW_5051                                                           |    1016|
|32    |            inst_wr_data_fifo                                                                                                                |FIFO_578BXNW_5052                                                           |    9776|
|33    |            inst_wr_in                                                                                                                       |WR_IN                                                                       |    2900|
|34    |              inst_wr_addr_fifo                                                                                                              |FIFO_16BXNW                                                                 |     211|
|35    |      clk_150m_buff                                                                                                                          |design_1_clk_150m_buff_0                                                    |       1|
|36    |        U0                                                                                                                                   |util_ds_buf__1                                                              |       1|
|37    |      clk_78m_buff                                                                                                                           |design_1_clk_78m_buff_0                                                     |       1|
|38    |        U0                                                                                                                                   |util_ds_buf                                                                 |       1|
|39    |      emax6_0                                                                                                                                |design_1_emax6_0_0                                                          |  559603|
|40    |        inst                                                                                                                                 |emax6                                                                       |  559603|
|41    |          \EMAX6_UNIT[0].mux_top_buf                                                                                                         |nbit_ndepth_queue                                                           |    1165|
|42    |          \EMAX6_UNIT[0].unit                                                                                                                |unit                                                                        |   33972|
|43    |            lmring                                                                                                                           |lmring_4909                                                                 |    3411|
|44    |              lmring_br                                                                                                                      |nbit_ndepth_queue__parameterized0_5050                                      |    2078|
|45    |            stage1_inst                                                                                                                      |stage1_4910                                                                 |    7515|
|46    |            stage2_inst                                                                                                                      |stage2_4911                                                                 |    8496|
|47    |              eam0                                                                                                                           |eam_5001                                                                    |      36|
|48    |              eam1                                                                                                                           |eam_5002                                                                    |      36|
|49    |              exe1h                                                                                                                          |exe1_5003                                                                   |     997|
|50    |                s                                                                                                                            |s_funnel__7                                                                 |       8|
|51    |                s__0                                                                                                                         |s_funnel__6                                                                 |       8|
|52    |                ex2d_r                                                                                                                       |nbit_register_5049                                                          |     981|
|53    |              exe1l                                                                                                                          |exe1_5004                                                                   |    1678|
|54    |                s                                                                                                                            |s_funnel__5                                                                 |       8|
|55    |                s__0                                                                                                                         |s_funnel__4                                                                 |       8|
|56    |                ex2d_r                                                                                                                       |nbit_register_5048                                                          |    1662|
|57    |              fpu1h                                                                                                                          |fpu1_5005                                                                   |    1260|
|58    |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_5036                                          |     185|
|59    |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_5037                                          |     544|
|60    |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_5038                                          |     239|
|61    |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_5039                                          |       2|
|62    |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_5040                                          |       3|
|63    |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_5041                                          |       5|
|64    |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_5042                                          |      26|
|65    |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_5043                                          |      28|
|66    |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_5044                                          |     134|
|67    |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_5045                                          |       7|
|68    |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_5046                                          |       2|
|69    |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_5047                                          |      85|
|70    |              fpu1l                                                                                                                          |fpu1_5006                                                                   |    1348|
|71    |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_5024                                          |     599|
|72    |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_5025                                          |     159|
|73    |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_5026                                          |     254|
|74    |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_5027                                          |       2|
|75    |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_5028                                          |      28|
|76    |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_5029                                          |       5|
|77    |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_5030                                          |      15|
|78    |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_5031                                          |      37|
|79    |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_5032                                          |     152|
|80    |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_5033                                          |       9|
|81    |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_5034                                          |       3|
|82    |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_5035                                          |      85|
|83    |              spu1                                                                                                                           |spu1_5007                                                                   |    1517|
|84    |                sfma_sfmanc0_r                                                                                                               |nbit_register__parameterized3_5008                                          |      23|
|85    |                sfma_sfmanc1_r                                                                                                               |nbit_register__parameterized3_5009                                          |       8|
|86    |                sfma_sfmanc2_r                                                                                                               |nbit_register__parameterized3_5010                                          |      27|
|87    |                sfma_sfmanc3_r                                                                                                               |nbit_register__parameterized3_5011                                          |      14|
|88    |                sfma_sfmanc4_r                                                                                                               |nbit_register__parameterized3_5012                                          |       8|
|89    |                sfma_sfmanc5_r                                                                                                               |nbit_register__parameterized3_5013                                          |      13|
|90    |                sfma_sfmanc6_r                                                                                                               |nbit_register__parameterized3_5014                                          |      13|
|91    |                sfma_sfmanc7_r                                                                                                               |nbit_register__parameterized3_5015                                          |       8|
|92    |                sfma_sfmapc0_r                                                                                                               |nbit_register__parameterized3_5016                                          |      56|
|93    |                sfma_sfmapc1_r                                                                                                               |nbit_register__parameterized3_5017                                          |      41|
|94    |                sfma_sfmapc2_r                                                                                                               |nbit_register__parameterized3_5018                                          |      60|
|95    |                sfma_sfmapc3_r                                                                                                               |nbit_register__parameterized3_5019                                          |      47|
|96    |                sfma_sfmapc4_r                                                                                                               |nbit_register__parameterized3_5020                                          |      41|
|97    |                sfma_sfmapc5_r                                                                                                               |nbit_register__parameterized3_5021                                          |      46|
|98    |                sfma_sfmapc6_r                                                                                                               |nbit_register__parameterized3_5022                                          |      46|
|99    |                sfma_sfmapc7_r                                                                                                               |nbit_register__parameterized3_5023                                          |      42|
|100   |            stage3_inst                                                                                                                      |stage3_4912                                                                 |    2341|
|101   |              exe2h                                                                                                                          |exe2_4983                                                                   |      50|
|102   |                ex3d_r                                                                                                                       |nbit_register_5000                                                          |      50|
|103   |              exe2l                                                                                                                          |exe2_4984                                                                   |      51|
|104   |                ex3d_r                                                                                                                       |nbit_register_4999                                                          |      51|
|105   |              fpu2h                                                                                                                          |fpu2_4985                                                                   |     570|
|106   |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_4994                                          |      87|
|107   |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_4995                                          |     478|
|108   |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_4996                                          |       1|
|109   |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_4997                                          |       3|
|110   |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_4998                                          |       1|
|111   |              fpu2l                                                                                                                          |fpu2_4986                                                                   |     599|
|112   |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_4989                                          |      85|
|113   |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_4990                                          |     510|
|114   |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_4991                                          |       1|
|115   |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_4992                                          |       2|
|116   |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_4993                                          |       1|
|117   |              spu2                                                                                                                           |spu2_4987                                                                   |      20|
|118   |                sfma_so_r                                                                                                                    |nbit_register_4988                                                          |      20|
|119   |            stage4_inst                                                                                                                      |stage4__xdcDup__1                                                           |    1948|
|120   |              exe3h                                                                                                                          |exe3_4914                                                                   |     340|
|121   |              exe3l                                                                                                                          |exe3_4915                                                                   |     339|
|122   |              lmm                                                                                                                            |lmm__xdcDup__2                                                              |     634|
|123   |                fpga_bram64                                                                                                                  |fpga_bram64__17                                                             |      32|
|124   |                  U0                                                                                                                         |blk_mem_gen_v8_4_2__17                                                      |      32|
|125   |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_4_2_synth_4916                                               |      32|
|126   |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top_4917                                     |      32|
|127   |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_4918                            |      32|
|128   |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_4919                              |       1|
|129   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_4982                            |       1|
|130   |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9_4920              |       1|
|131   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9_4981            |       1|
|132   |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10_4921             |       1|
|133   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10_4980           |       1|
|134   |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11_4922             |       1|
|135   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11_4979           |       1|
|136   |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12_4923             |       1|
|137   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12_4978           |       1|
|138   |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13_4924             |       1|
|139   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13_4977           |       1|
|140   |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14_4925             |       1|
|141   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14_4976           |       1|
|142   |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_4926             |       1|
|143   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_4975           |       1|
|144   |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_4927             |       1|
|145   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_4974           |       1|
|146   |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_4928             |       1|
|147   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_4973           |       1|
|148   |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_4929             |       1|
|149   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_4972           |       1|
|150   |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_4930              |       1|
|151   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_4971            |       1|
|152   |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_4931             |       1|
|153   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_4970           |       1|
|154   |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_4932             |       1|
|155   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_4969           |       1|
|156   |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_4933             |       1|
|157   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_4968           |       1|
|158   |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_4934             |       1|
|159   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_4967           |       1|
|160   |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23_4935             |       1|
|161   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23_4966           |       1|
|162   |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24_4936             |       1|
|163   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24_4965           |       1|
|164   |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25_4937             |       1|
|165   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25_4964           |       1|
|166   |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26_4938             |       1|
|167   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26_4963           |       1|
|168   |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27_4939             |       1|
|169   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27_4962           |       1|
|170   |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28_4940             |       1|
|171   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28_4961           |       1|
|172   |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1_4941              |       1|
|173   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1_4960            |       1|
|174   |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29_4942             |       1|
|175   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29_4959           |       1|
|176   |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30_4943             |       1|
|177   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30_4958           |       1|
|178   |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2_4944              |       1|
|179   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2_4957            |       1|
|180   |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3_4945              |       1|
|181   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3_4956            |       1|
|182   |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4_4946              |       1|
|183   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4_4955            |       1|
|184   |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5_4947              |       1|
|185   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5_4954            |       1|
|186   |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6_4948              |       1|
|187   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6_4953            |       1|
|188   |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7_4949              |       1|
|189   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7_4952            |       1|
|190   |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8_4950              |       1|
|191   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8_4951            |       1|
|192   |            stage5_inst                                                                                                                      |stage5_4913                                                                 |    8643|
|193   |          \EMAX6_UNIT[10].mux_top_buf                                                                                                        |nbit_ndepth_queue_2790                                                      |    1156|
|194   |          \EMAX6_UNIT[10].unit                                                                                                               |unit__parameterized9                                                        |   33995|
|195   |            lmring                                                                                                                           |lmring_4767                                                                 |    3422|
|196   |              lmring_br                                                                                                                      |nbit_ndepth_queue__parameterized0_4908                                      |    2078|
|197   |            stage1_inst                                                                                                                      |stage1_4768                                                                 |    7526|
|198   |            stage2_inst                                                                                                                      |stage2_4769                                                                 |    8496|
|199   |              eam0                                                                                                                           |eam_4859                                                                    |      36|
|200   |              eam1                                                                                                                           |eam_4860                                                                    |      36|
|201   |              exe1h                                                                                                                          |exe1_4861                                                                   |     997|
|202   |                s                                                                                                                            |s_funnel__47                                                                |       8|
|203   |                s__0                                                                                                                         |s_funnel__46                                                                |       8|
|204   |                ex2d_r                                                                                                                       |nbit_register_4907                                                          |     981|
|205   |              exe1l                                                                                                                          |exe1_4862                                                                   |    1678|
|206   |                s                                                                                                                            |s_funnel__45                                                                |       8|
|207   |                s__0                                                                                                                         |s_funnel__44                                                                |       8|
|208   |                ex2d_r                                                                                                                       |nbit_register_4906                                                          |    1662|
|209   |              fpu1h                                                                                                                          |fpu1_4863                                                                   |    1260|
|210   |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_4894                                          |     185|
|211   |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_4895                                          |     544|
|212   |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_4896                                          |     239|
|213   |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_4897                                          |       2|
|214   |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_4898                                          |       3|
|215   |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_4899                                          |       5|
|216   |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_4900                                          |      26|
|217   |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_4901                                          |      28|
|218   |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_4902                                          |     134|
|219   |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_4903                                          |       7|
|220   |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_4904                                          |       2|
|221   |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_4905                                          |      85|
|222   |              fpu1l                                                                                                                          |fpu1_4864                                                                   |    1348|
|223   |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_4882                                          |     599|
|224   |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_4883                                          |     159|
|225   |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_4884                                          |     254|
|226   |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_4885                                          |       2|
|227   |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_4886                                          |      28|
|228   |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_4887                                          |       5|
|229   |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_4888                                          |      15|
|230   |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_4889                                          |      37|
|231   |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_4890                                          |     152|
|232   |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_4891                                          |       9|
|233   |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_4892                                          |       3|
|234   |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_4893                                          |      85|
|235   |              spu1                                                                                                                           |spu1_4865                                                                   |    1517|
|236   |                sfma_sfmanc0_r                                                                                                               |nbit_register__parameterized3_4866                                          |      23|
|237   |                sfma_sfmanc1_r                                                                                                               |nbit_register__parameterized3_4867                                          |       8|
|238   |                sfma_sfmanc2_r                                                                                                               |nbit_register__parameterized3_4868                                          |      27|
|239   |                sfma_sfmanc3_r                                                                                                               |nbit_register__parameterized3_4869                                          |      14|
|240   |                sfma_sfmanc4_r                                                                                                               |nbit_register__parameterized3_4870                                          |       8|
|241   |                sfma_sfmanc5_r                                                                                                               |nbit_register__parameterized3_4871                                          |      13|
|242   |                sfma_sfmanc6_r                                                                                                               |nbit_register__parameterized3_4872                                          |      13|
|243   |                sfma_sfmanc7_r                                                                                                               |nbit_register__parameterized3_4873                                          |       8|
|244   |                sfma_sfmapc0_r                                                                                                               |nbit_register__parameterized3_4874                                          |      56|
|245   |                sfma_sfmapc1_r                                                                                                               |nbit_register__parameterized3_4875                                          |      41|
|246   |                sfma_sfmapc2_r                                                                                                               |nbit_register__parameterized3_4876                                          |      60|
|247   |                sfma_sfmapc3_r                                                                                                               |nbit_register__parameterized3_4877                                          |      47|
|248   |                sfma_sfmapc4_r                                                                                                               |nbit_register__parameterized3_4878                                          |      41|
|249   |                sfma_sfmapc5_r                                                                                                               |nbit_register__parameterized3_4879                                          |      46|
|250   |                sfma_sfmapc6_r                                                                                                               |nbit_register__parameterized3_4880                                          |      46|
|251   |                sfma_sfmapc7_r                                                                                                               |nbit_register__parameterized3_4881                                          |      42|
|252   |            stage3_inst                                                                                                                      |stage3_4770                                                                 |    2341|
|253   |              exe2h                                                                                                                          |exe2_4841                                                                   |      50|
|254   |                ex3d_r                                                                                                                       |nbit_register_4858                                                          |      50|
|255   |              exe2l                                                                                                                          |exe2_4842                                                                   |      51|
|256   |                ex3d_r                                                                                                                       |nbit_register_4857                                                          |      51|
|257   |              fpu2h                                                                                                                          |fpu2_4843                                                                   |     570|
|258   |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_4852                                          |      87|
|259   |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_4853                                          |     478|
|260   |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_4854                                          |       1|
|261   |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_4855                                          |       3|
|262   |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_4856                                          |       1|
|263   |              fpu2l                                                                                                                          |fpu2_4844                                                                   |     599|
|264   |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_4847                                          |      85|
|265   |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_4848                                          |     510|
|266   |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_4849                                          |       1|
|267   |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_4850                                          |       2|
|268   |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_4851                                          |       1|
|269   |              spu2                                                                                                                           |spu2_4845                                                                   |      20|
|270   |                sfma_so_r                                                                                                                    |nbit_register_4846                                                          |      20|
|271   |            stage4_inst                                                                                                                      |stage4__xdcDup__11                                                          |    1948|
|272   |              exe3h                                                                                                                          |exe3_4772                                                                   |     340|
|273   |              exe3l                                                                                                                          |exe3_4773                                                                   |     339|
|274   |              lmm                                                                                                                            |lmm__xdcDup__12                                                             |     634|
|275   |                fpga_bram64                                                                                                                  |fpga_bram64__27                                                             |      32|
|276   |                  U0                                                                                                                         |blk_mem_gen_v8_4_2__27                                                      |      32|
|277   |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_4_2_synth_4774                                               |      32|
|278   |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top_4775                                     |      32|
|279   |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_4776                            |      32|
|280   |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_4777                              |       1|
|281   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_4840                            |       1|
|282   |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9_4778              |       1|
|283   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9_4839            |       1|
|284   |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10_4779             |       1|
|285   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10_4838           |       1|
|286   |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11_4780             |       1|
|287   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11_4837           |       1|
|288   |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12_4781             |       1|
|289   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12_4836           |       1|
|290   |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13_4782             |       1|
|291   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13_4835           |       1|
|292   |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14_4783             |       1|
|293   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14_4834           |       1|
|294   |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_4784             |       1|
|295   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_4833           |       1|
|296   |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_4785             |       1|
|297   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_4832           |       1|
|298   |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_4786             |       1|
|299   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_4831           |       1|
|300   |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_4787             |       1|
|301   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_4830           |       1|
|302   |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_4788              |       1|
|303   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_4829            |       1|
|304   |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_4789             |       1|
|305   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_4828           |       1|
|306   |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_4790             |       1|
|307   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_4827           |       1|
|308   |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_4791             |       1|
|309   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_4826           |       1|
|310   |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_4792             |       1|
|311   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_4825           |       1|
|312   |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23_4793             |       1|
|313   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23_4824           |       1|
|314   |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24_4794             |       1|
|315   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24_4823           |       1|
|316   |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25_4795             |       1|
|317   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25_4822           |       1|
|318   |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26_4796             |       1|
|319   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26_4821           |       1|
|320   |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27_4797             |       1|
|321   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27_4820           |       1|
|322   |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28_4798             |       1|
|323   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28_4819           |       1|
|324   |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1_4799              |       1|
|325   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1_4818            |       1|
|326   |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29_4800             |       1|
|327   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29_4817           |       1|
|328   |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30_4801             |       1|
|329   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30_4816           |       1|
|330   |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2_4802              |       1|
|331   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2_4815            |       1|
|332   |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3_4803              |       1|
|333   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3_4814            |       1|
|334   |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4_4804              |       1|
|335   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4_4813            |       1|
|336   |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5_4805              |       1|
|337   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5_4812            |       1|
|338   |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6_4806              |       1|
|339   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6_4811            |       1|
|340   |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7_4807              |       1|
|341   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7_4810            |       1|
|342   |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8_4808              |       1|
|343   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8_4809            |       1|
|344   |            stage5_inst                                                                                                                      |stage5_4771                                                                 |    8643|
|345   |          \EMAX6_UNIT[11].unit                                                                                                               |unit__parameterized10                                                       |   33435|
|346   |            lmring                                                                                                                           |lmring_4625                                                                 |    2857|
|347   |              lmring_br                                                                                                                      |nbit_ndepth_queue__parameterized0_4766                                      |    1570|
|348   |            stage1_inst                                                                                                                      |stage1_4626                                                                 |    7526|
|349   |            stage2_inst                                                                                                                      |stage2_4627                                                                 |    8496|
|350   |              eam0                                                                                                                           |eam_4717                                                                    |      36|
|351   |              eam1                                                                                                                           |eam_4718                                                                    |      36|
|352   |              exe1h                                                                                                                          |exe1_4719                                                                   |     997|
|353   |                s                                                                                                                            |s_funnel__51                                                                |       8|
|354   |                s__0                                                                                                                         |s_funnel__50                                                                |       8|
|355   |                ex2d_r                                                                                                                       |nbit_register_4765                                                          |     981|
|356   |              exe1l                                                                                                                          |exe1_4720                                                                   |    1678|
|357   |                s                                                                                                                            |s_funnel__49                                                                |       8|
|358   |                s__0                                                                                                                         |s_funnel__48                                                                |       8|
|359   |                ex2d_r                                                                                                                       |nbit_register_4764                                                          |    1662|
|360   |              fpu1h                                                                                                                          |fpu1_4721                                                                   |    1260|
|361   |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_4752                                          |     185|
|362   |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_4753                                          |     544|
|363   |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_4754                                          |     239|
|364   |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_4755                                          |       2|
|365   |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_4756                                          |       3|
|366   |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_4757                                          |       5|
|367   |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_4758                                          |      26|
|368   |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_4759                                          |      28|
|369   |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_4760                                          |     134|
|370   |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_4761                                          |       7|
|371   |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_4762                                          |       2|
|372   |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_4763                                          |      85|
|373   |              fpu1l                                                                                                                          |fpu1_4722                                                                   |    1348|
|374   |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_4740                                          |     599|
|375   |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_4741                                          |     159|
|376   |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_4742                                          |     254|
|377   |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_4743                                          |       2|
|378   |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_4744                                          |      28|
|379   |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_4745                                          |       5|
|380   |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_4746                                          |      15|
|381   |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_4747                                          |      37|
|382   |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_4748                                          |     152|
|383   |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_4749                                          |       9|
|384   |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_4750                                          |       3|
|385   |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_4751                                          |      85|
|386   |              spu1                                                                                                                           |spu1_4723                                                                   |    1517|
|387   |                sfma_sfmanc0_r                                                                                                               |nbit_register__parameterized3_4724                                          |      23|
|388   |                sfma_sfmanc1_r                                                                                                               |nbit_register__parameterized3_4725                                          |       8|
|389   |                sfma_sfmanc2_r                                                                                                               |nbit_register__parameterized3_4726                                          |      27|
|390   |                sfma_sfmanc3_r                                                                                                               |nbit_register__parameterized3_4727                                          |      14|
|391   |                sfma_sfmanc4_r                                                                                                               |nbit_register__parameterized3_4728                                          |       8|
|392   |                sfma_sfmanc5_r                                                                                                               |nbit_register__parameterized3_4729                                          |      13|
|393   |                sfma_sfmanc6_r                                                                                                               |nbit_register__parameterized3_4730                                          |      13|
|394   |                sfma_sfmanc7_r                                                                                                               |nbit_register__parameterized3_4731                                          |       8|
|395   |                sfma_sfmapc0_r                                                                                                               |nbit_register__parameterized3_4732                                          |      56|
|396   |                sfma_sfmapc1_r                                                                                                               |nbit_register__parameterized3_4733                                          |      41|
|397   |                sfma_sfmapc2_r                                                                                                               |nbit_register__parameterized3_4734                                          |      60|
|398   |                sfma_sfmapc3_r                                                                                                               |nbit_register__parameterized3_4735                                          |      47|
|399   |                sfma_sfmapc4_r                                                                                                               |nbit_register__parameterized3_4736                                          |      41|
|400   |                sfma_sfmapc5_r                                                                                                               |nbit_register__parameterized3_4737                                          |      46|
|401   |                sfma_sfmapc6_r                                                                                                               |nbit_register__parameterized3_4738                                          |      46|
|402   |                sfma_sfmapc7_r                                                                                                               |nbit_register__parameterized3_4739                                          |      42|
|403   |            stage3_inst                                                                                                                      |stage3_4628                                                                 |    2344|
|404   |              exe2h                                                                                                                          |exe2_4699                                                                   |      50|
|405   |                ex3d_r                                                                                                                       |nbit_register_4716                                                          |      50|
|406   |              exe2l                                                                                                                          |exe2_4700                                                                   |      51|
|407   |                ex3d_r                                                                                                                       |nbit_register_4715                                                          |      51|
|408   |              fpu2h                                                                                                                          |fpu2_4701                                                                   |     570|
|409   |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_4710                                          |      87|
|410   |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_4711                                          |     478|
|411   |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_4712                                          |       1|
|412   |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_4713                                          |       3|
|413   |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_4714                                          |       1|
|414   |              fpu2l                                                                                                                          |fpu2_4702                                                                   |     599|
|415   |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_4705                                          |      85|
|416   |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_4706                                          |     510|
|417   |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_4707                                          |       1|
|418   |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_4708                                          |       2|
|419   |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_4709                                          |       1|
|420   |              spu2                                                                                                                           |spu2_4703                                                                   |      20|
|421   |                sfma_so_r                                                                                                                    |nbit_register_4704                                                          |      20|
|422   |            stage4_inst                                                                                                                      |stage4__xdcDup__12                                                          |    1948|
|423   |              exe3h                                                                                                                          |exe3_4630                                                                   |     340|
|424   |              exe3l                                                                                                                          |exe3_4631                                                                   |     339|
|425   |              lmm                                                                                                                            |lmm__xdcDup__13                                                             |     634|
|426   |                fpga_bram64                                                                                                                  |fpga_bram64__28                                                             |      32|
|427   |                  U0                                                                                                                         |blk_mem_gen_v8_4_2__28                                                      |      32|
|428   |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_4_2_synth_4632                                               |      32|
|429   |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top_4633                                     |      32|
|430   |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_4634                            |      32|
|431   |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_4635                              |       1|
|432   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_4698                            |       1|
|433   |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9_4636              |       1|
|434   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9_4697            |       1|
|435   |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10_4637             |       1|
|436   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10_4696           |       1|
|437   |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11_4638             |       1|
|438   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11_4695           |       1|
|439   |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12_4639             |       1|
|440   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12_4694           |       1|
|441   |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13_4640             |       1|
|442   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13_4693           |       1|
|443   |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14_4641             |       1|
|444   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14_4692           |       1|
|445   |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_4642             |       1|
|446   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_4691           |       1|
|447   |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_4643             |       1|
|448   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_4690           |       1|
|449   |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_4644             |       1|
|450   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_4689           |       1|
|451   |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_4645             |       1|
|452   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_4688           |       1|
|453   |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_4646              |       1|
|454   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_4687            |       1|
|455   |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_4647             |       1|
|456   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_4686           |       1|
|457   |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_4648             |       1|
|458   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_4685           |       1|
|459   |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_4649             |       1|
|460   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_4684           |       1|
|461   |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_4650             |       1|
|462   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_4683           |       1|
|463   |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23_4651             |       1|
|464   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23_4682           |       1|
|465   |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24_4652             |       1|
|466   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24_4681           |       1|
|467   |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25_4653             |       1|
|468   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25_4680           |       1|
|469   |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26_4654             |       1|
|470   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26_4679           |       1|
|471   |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27_4655             |       1|
|472   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27_4678           |       1|
|473   |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28_4656             |       1|
|474   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28_4677           |       1|
|475   |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1_4657              |       1|
|476   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1_4676            |       1|
|477   |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29_4658             |       1|
|478   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29_4675           |       1|
|479   |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30_4659             |       1|
|480   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30_4674           |       1|
|481   |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2_4660              |       1|
|482   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2_4673            |       1|
|483   |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3_4661              |       1|
|484   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3_4672            |       1|
|485   |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4_4662              |       1|
|486   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4_4671            |       1|
|487   |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5_4663              |       1|
|488   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5_4670            |       1|
|489   |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6_4664              |       1|
|490   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6_4669            |       1|
|491   |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7_4665              |       1|
|492   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7_4668            |       1|
|493   |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8_4666              |       1|
|494   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8_4667            |       1|
|495   |            stage5_inst                                                                                                                      |stage5_4629                                                                 |    8643|
|496   |          \EMAX6_UNIT[12].mux_top_buf                                                                                                        |nbit_ndepth_queue_2791                                                      |    1157|
|497   |          \EMAX6_UNIT[12].unit                                                                                                               |unit__parameterized11                                                       |   33993|
|498   |            lmring                                                                                                                           |lmring_4483                                                                 |    3420|
|499   |              lmring_br                                                                                                                      |nbit_ndepth_queue__parameterized0_4624                                      |    2078|
|500   |            stage1_inst                                                                                                                      |stage1_4484                                                                 |    7526|
|501   |            stage2_inst                                                                                                                      |stage2_4485                                                                 |    8496|
|502   |              eam0                                                                                                                           |eam_4575                                                                    |      36|
|503   |              eam1                                                                                                                           |eam_4576                                                                    |      36|
|504   |              exe1h                                                                                                                          |exe1_4577                                                                   |     997|
|505   |                s                                                                                                                            |s_funnel__55                                                                |       8|
|506   |                s__0                                                                                                                         |s_funnel__54                                                                |       8|
|507   |                ex2d_r                                                                                                                       |nbit_register_4623                                                          |     981|
|508   |              exe1l                                                                                                                          |exe1_4578                                                                   |    1678|
|509   |                s                                                                                                                            |s_funnel__53                                                                |       8|
|510   |                s__0                                                                                                                         |s_funnel__52                                                                |       8|
|511   |                ex2d_r                                                                                                                       |nbit_register_4622                                                          |    1662|
|512   |              fpu1h                                                                                                                          |fpu1_4579                                                                   |    1260|
|513   |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_4610                                          |     185|
|514   |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_4611                                          |     544|
|515   |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_4612                                          |     239|
|516   |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_4613                                          |       2|
|517   |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_4614                                          |       3|
|518   |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_4615                                          |       5|
|519   |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_4616                                          |      26|
|520   |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_4617                                          |      28|
|521   |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_4618                                          |     134|
|522   |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_4619                                          |       7|
|523   |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_4620                                          |       2|
|524   |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_4621                                          |      85|
|525   |              fpu1l                                                                                                                          |fpu1_4580                                                                   |    1348|
|526   |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_4598                                          |     599|
|527   |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_4599                                          |     159|
|528   |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_4600                                          |     254|
|529   |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_4601                                          |       2|
|530   |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_4602                                          |      28|
|531   |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_4603                                          |       5|
|532   |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_4604                                          |      15|
|533   |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_4605                                          |      37|
|534   |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_4606                                          |     152|
|535   |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_4607                                          |       9|
|536   |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_4608                                          |       3|
|537   |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_4609                                          |      85|
|538   |              spu1                                                                                                                           |spu1_4581                                                                   |    1517|
|539   |                sfma_sfmanc0_r                                                                                                               |nbit_register__parameterized3_4582                                          |      23|
|540   |                sfma_sfmanc1_r                                                                                                               |nbit_register__parameterized3_4583                                          |       8|
|541   |                sfma_sfmanc2_r                                                                                                               |nbit_register__parameterized3_4584                                          |      27|
|542   |                sfma_sfmanc3_r                                                                                                               |nbit_register__parameterized3_4585                                          |      14|
|543   |                sfma_sfmanc4_r                                                                                                               |nbit_register__parameterized3_4586                                          |       8|
|544   |                sfma_sfmanc5_r                                                                                                               |nbit_register__parameterized3_4587                                          |      13|
|545   |                sfma_sfmanc6_r                                                                                                               |nbit_register__parameterized3_4588                                          |      13|
|546   |                sfma_sfmanc7_r                                                                                                               |nbit_register__parameterized3_4589                                          |       8|
|547   |                sfma_sfmapc0_r                                                                                                               |nbit_register__parameterized3_4590                                          |      56|
|548   |                sfma_sfmapc1_r                                                                                                               |nbit_register__parameterized3_4591                                          |      41|
|549   |                sfma_sfmapc2_r                                                                                                               |nbit_register__parameterized3_4592                                          |      60|
|550   |                sfma_sfmapc3_r                                                                                                               |nbit_register__parameterized3_4593                                          |      47|
|551   |                sfma_sfmapc4_r                                                                                                               |nbit_register__parameterized3_4594                                          |      41|
|552   |                sfma_sfmapc5_r                                                                                                               |nbit_register__parameterized3_4595                                          |      46|
|553   |                sfma_sfmapc6_r                                                                                                               |nbit_register__parameterized3_4596                                          |      46|
|554   |                sfma_sfmapc7_r                                                                                                               |nbit_register__parameterized3_4597                                          |      42|
|555   |            stage3_inst                                                                                                                      |stage3_4486                                                                 |    2341|
|556   |              exe2h                                                                                                                          |exe2_4557                                                                   |      50|
|557   |                ex3d_r                                                                                                                       |nbit_register_4574                                                          |      50|
|558   |              exe2l                                                                                                                          |exe2_4558                                                                   |      51|
|559   |                ex3d_r                                                                                                                       |nbit_register_4573                                                          |      51|
|560   |              fpu2h                                                                                                                          |fpu2_4559                                                                   |     570|
|561   |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_4568                                          |      87|
|562   |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_4569                                          |     478|
|563   |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_4570                                          |       1|
|564   |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_4571                                          |       3|
|565   |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_4572                                          |       1|
|566   |              fpu2l                                                                                                                          |fpu2_4560                                                                   |     599|
|567   |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_4563                                          |      85|
|568   |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_4564                                          |     510|
|569   |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_4565                                          |       1|
|570   |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_4566                                          |       2|
|571   |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_4567                                          |       1|
|572   |              spu2                                                                                                                           |spu2_4561                                                                   |      20|
|573   |                sfma_so_r                                                                                                                    |nbit_register_4562                                                          |      20|
|574   |            stage4_inst                                                                                                                      |stage4__xdcDup__13                                                          |    1948|
|575   |              exe3h                                                                                                                          |exe3_4488                                                                   |     340|
|576   |              exe3l                                                                                                                          |exe3_4489                                                                   |     339|
|577   |              lmm                                                                                                                            |lmm__xdcDup__14                                                             |     634|
|578   |                fpga_bram64                                                                                                                  |fpga_bram64__29                                                             |      32|
|579   |                  U0                                                                                                                         |blk_mem_gen_v8_4_2__29                                                      |      32|
|580   |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_4_2_synth_4490                                               |      32|
|581   |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top_4491                                     |      32|
|582   |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_4492                            |      32|
|583   |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_4493                              |       1|
|584   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_4556                            |       1|
|585   |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9_4494              |       1|
|586   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9_4555            |       1|
|587   |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10_4495             |       1|
|588   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10_4554           |       1|
|589   |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11_4496             |       1|
|590   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11_4553           |       1|
|591   |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12_4497             |       1|
|592   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12_4552           |       1|
|593   |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13_4498             |       1|
|594   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13_4551           |       1|
|595   |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14_4499             |       1|
|596   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14_4550           |       1|
|597   |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_4500             |       1|
|598   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_4549           |       1|
|599   |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_4501             |       1|
|600   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_4548           |       1|
|601   |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_4502             |       1|
|602   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_4547           |       1|
|603   |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_4503             |       1|
|604   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_4546           |       1|
|605   |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_4504              |       1|
|606   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_4545            |       1|
|607   |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_4505             |       1|
|608   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_4544           |       1|
|609   |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_4506             |       1|
|610   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_4543           |       1|
|611   |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_4507             |       1|
|612   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_4542           |       1|
|613   |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_4508             |       1|
|614   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_4541           |       1|
|615   |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23_4509             |       1|
|616   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23_4540           |       1|
|617   |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24_4510             |       1|
|618   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24_4539           |       1|
|619   |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25_4511             |       1|
|620   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25_4538           |       1|
|621   |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26_4512             |       1|
|622   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26_4537           |       1|
|623   |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27_4513             |       1|
|624   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27_4536           |       1|
|625   |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28_4514             |       1|
|626   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28_4535           |       1|
|627   |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1_4515              |       1|
|628   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1_4534            |       1|
|629   |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29_4516             |       1|
|630   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29_4533           |       1|
|631   |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30_4517             |       1|
|632   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30_4532           |       1|
|633   |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2_4518              |       1|
|634   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2_4531            |       1|
|635   |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3_4519              |       1|
|636   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3_4530            |       1|
|637   |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4_4520              |       1|
|638   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4_4529            |       1|
|639   |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5_4521              |       1|
|640   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5_4528            |       1|
|641   |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6_4522              |       1|
|642   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6_4527            |       1|
|643   |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7_4523              |       1|
|644   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7_4526            |       1|
|645   |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8_4524              |       1|
|646   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8_4525            |       1|
|647   |            stage5_inst                                                                                                                      |stage5_4487                                                                 |    8643|
|648   |          \EMAX6_UNIT[13].unit                                                                                                               |unit__parameterized12                                                       |   33436|
|649   |            lmring                                                                                                                           |lmring_4341                                                                 |    2859|
|650   |              lmring_br                                                                                                                      |nbit_ndepth_queue__parameterized0_4482                                      |    1570|
|651   |            stage1_inst                                                                                                                      |stage1_4342                                                                 |    7526|
|652   |            stage2_inst                                                                                                                      |stage2_4343                                                                 |    8496|
|653   |              eam0                                                                                                                           |eam_4433                                                                    |      36|
|654   |              eam1                                                                                                                           |eam_4434                                                                    |      36|
|655   |              exe1h                                                                                                                          |exe1_4435                                                                   |     997|
|656   |                s                                                                                                                            |s_funnel__59                                                                |       8|
|657   |                s__0                                                                                                                         |s_funnel__58                                                                |       8|
|658   |                ex2d_r                                                                                                                       |nbit_register_4481                                                          |     981|
|659   |              exe1l                                                                                                                          |exe1_4436                                                                   |    1678|
|660   |                s                                                                                                                            |s_funnel__57                                                                |       8|
|661   |                s__0                                                                                                                         |s_funnel__56                                                                |       8|
|662   |                ex2d_r                                                                                                                       |nbit_register_4480                                                          |    1662|
|663   |              fpu1h                                                                                                                          |fpu1_4437                                                                   |    1260|
|664   |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_4468                                          |     185|
|665   |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_4469                                          |     544|
|666   |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_4470                                          |     239|
|667   |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_4471                                          |       2|
|668   |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_4472                                          |       3|
|669   |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_4473                                          |       5|
|670   |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_4474                                          |      26|
|671   |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_4475                                          |      28|
|672   |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_4476                                          |     134|
|673   |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_4477                                          |       7|
|674   |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_4478                                          |       2|
|675   |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_4479                                          |      85|
|676   |              fpu1l                                                                                                                          |fpu1_4438                                                                   |    1348|
|677   |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_4456                                          |     599|
|678   |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_4457                                          |     159|
|679   |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_4458                                          |     254|
|680   |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_4459                                          |       2|
|681   |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_4460                                          |      28|
|682   |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_4461                                          |       5|
|683   |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_4462                                          |      15|
|684   |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_4463                                          |      37|
|685   |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_4464                                          |     152|
|686   |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_4465                                          |       9|
|687   |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_4466                                          |       3|
|688   |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_4467                                          |      85|
|689   |              spu1                                                                                                                           |spu1_4439                                                                   |    1517|
|690   |                sfma_sfmanc0_r                                                                                                               |nbit_register__parameterized3_4440                                          |      23|
|691   |                sfma_sfmanc1_r                                                                                                               |nbit_register__parameterized3_4441                                          |       8|
|692   |                sfma_sfmanc2_r                                                                                                               |nbit_register__parameterized3_4442                                          |      27|
|693   |                sfma_sfmanc3_r                                                                                                               |nbit_register__parameterized3_4443                                          |      14|
|694   |                sfma_sfmanc4_r                                                                                                               |nbit_register__parameterized3_4444                                          |       8|
|695   |                sfma_sfmanc5_r                                                                                                               |nbit_register__parameterized3_4445                                          |      13|
|696   |                sfma_sfmanc6_r                                                                                                               |nbit_register__parameterized3_4446                                          |      13|
|697   |                sfma_sfmanc7_r                                                                                                               |nbit_register__parameterized3_4447                                          |       8|
|698   |                sfma_sfmapc0_r                                                                                                               |nbit_register__parameterized3_4448                                          |      56|
|699   |                sfma_sfmapc1_r                                                                                                               |nbit_register__parameterized3_4449                                          |      41|
|700   |                sfma_sfmapc2_r                                                                                                               |nbit_register__parameterized3_4450                                          |      60|
|701   |                sfma_sfmapc3_r                                                                                                               |nbit_register__parameterized3_4451                                          |      47|
|702   |                sfma_sfmapc4_r                                                                                                               |nbit_register__parameterized3_4452                                          |      41|
|703   |                sfma_sfmapc5_r                                                                                                               |nbit_register__parameterized3_4453                                          |      46|
|704   |                sfma_sfmapc6_r                                                                                                               |nbit_register__parameterized3_4454                                          |      46|
|705   |                sfma_sfmapc7_r                                                                                                               |nbit_register__parameterized3_4455                                          |      42|
|706   |            stage3_inst                                                                                                                      |stage3_4344                                                                 |    2344|
|707   |              exe2h                                                                                                                          |exe2_4415                                                                   |      50|
|708   |                ex3d_r                                                                                                                       |nbit_register_4432                                                          |      50|
|709   |              exe2l                                                                                                                          |exe2_4416                                                                   |      51|
|710   |                ex3d_r                                                                                                                       |nbit_register_4431                                                          |      51|
|711   |              fpu2h                                                                                                                          |fpu2_4417                                                                   |     570|
|712   |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_4426                                          |      87|
|713   |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_4427                                          |     478|
|714   |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_4428                                          |       1|
|715   |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_4429                                          |       3|
|716   |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_4430                                          |       1|
|717   |              fpu2l                                                                                                                          |fpu2_4418                                                                   |     599|
|718   |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_4421                                          |      85|
|719   |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_4422                                          |     510|
|720   |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_4423                                          |       1|
|721   |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_4424                                          |       2|
|722   |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_4425                                          |       1|
|723   |              spu2                                                                                                                           |spu2_4419                                                                   |      20|
|724   |                sfma_so_r                                                                                                                    |nbit_register_4420                                                          |      20|
|725   |            stage4_inst                                                                                                                      |stage4__xdcDup__14                                                          |    1948|
|726   |              exe3h                                                                                                                          |exe3_4346                                                                   |     340|
|727   |              exe3l                                                                                                                          |exe3_4347                                                                   |     339|
|728   |              lmm                                                                                                                            |lmm__xdcDup__15                                                             |     634|
|729   |                fpga_bram64                                                                                                                  |fpga_bram64__30                                                             |      32|
|730   |                  U0                                                                                                                         |blk_mem_gen_v8_4_2__30                                                      |      32|
|731   |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_4_2_synth_4348                                               |      32|
|732   |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top_4349                                     |      32|
|733   |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_4350                            |      32|
|734   |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_4351                              |       1|
|735   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_4414                            |       1|
|736   |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9_4352              |       1|
|737   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9_4413            |       1|
|738   |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10_4353             |       1|
|739   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10_4412           |       1|
|740   |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11_4354             |       1|
|741   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11_4411           |       1|
|742   |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12_4355             |       1|
|743   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12_4410           |       1|
|744   |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13_4356             |       1|
|745   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13_4409           |       1|
|746   |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14_4357             |       1|
|747   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14_4408           |       1|
|748   |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_4358             |       1|
|749   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_4407           |       1|
|750   |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_4359             |       1|
|751   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_4406           |       1|
|752   |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_4360             |       1|
|753   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_4405           |       1|
|754   |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_4361             |       1|
|755   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_4404           |       1|
|756   |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_4362              |       1|
|757   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_4403            |       1|
|758   |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_4363             |       1|
|759   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_4402           |       1|
|760   |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_4364             |       1|
|761   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_4401           |       1|
|762   |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_4365             |       1|
|763   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_4400           |       1|
|764   |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_4366             |       1|
|765   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_4399           |       1|
|766   |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23_4367             |       1|
|767   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23_4398           |       1|
|768   |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24_4368             |       1|
|769   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24_4397           |       1|
|770   |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25_4369             |       1|
|771   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25_4396           |       1|
|772   |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26_4370             |       1|
|773   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26_4395           |       1|
|774   |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27_4371             |       1|
|775   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27_4394           |       1|
|776   |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28_4372             |       1|
|777   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28_4393           |       1|
|778   |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1_4373              |       1|
|779   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1_4392            |       1|
|780   |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29_4374             |       1|
|781   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29_4391           |       1|
|782   |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30_4375             |       1|
|783   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30_4390           |       1|
|784   |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2_4376              |       1|
|785   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2_4389            |       1|
|786   |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3_4377              |       1|
|787   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3_4388            |       1|
|788   |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4_4378              |       1|
|789   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4_4387            |       1|
|790   |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5_4379              |       1|
|791   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5_4386            |       1|
|792   |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6_4380              |       1|
|793   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6_4385            |       1|
|794   |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7_4381              |       1|
|795   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7_4384            |       1|
|796   |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8_4382              |       1|
|797   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8_4383            |       1|
|798   |            stage5_inst                                                                                                                      |stage5_4345                                                                 |    8643|
|799   |          \EMAX6_UNIT[14].mux_top_buf                                                                                                        |nbit_ndepth_queue_2792                                                      |    1157|
|800   |          \EMAX6_UNIT[14].unit                                                                                                               |unit__parameterized13                                                       |   33980|
|801   |            lmring                                                                                                                           |lmring_4199                                                                 |    3408|
|802   |              lmring_br                                                                                                                      |nbit_ndepth_queue__parameterized0_4340                                      |    2078|
|803   |            stage1_inst                                                                                                                      |stage1_4200                                                                 |    7526|
|804   |            stage2_inst                                                                                                                      |stage2_4201                                                                 |    8496|
|805   |              eam0                                                                                                                           |eam_4291                                                                    |      36|
|806   |              eam1                                                                                                                           |eam_4292                                                                    |      36|
|807   |              exe1h                                                                                                                          |exe1_4293                                                                   |     997|
|808   |                s                                                                                                                            |s_funnel__63                                                                |       8|
|809   |                s__0                                                                                                                         |s_funnel__62                                                                |       8|
|810   |                ex2d_r                                                                                                                       |nbit_register_4339                                                          |     981|
|811   |              exe1l                                                                                                                          |exe1_4294                                                                   |    1678|
|812   |                s                                                                                                                            |s_funnel__61                                                                |       8|
|813   |                s__0                                                                                                                         |s_funnel__60                                                                |       8|
|814   |                ex2d_r                                                                                                                       |nbit_register_4338                                                          |    1662|
|815   |              fpu1h                                                                                                                          |fpu1_4295                                                                   |    1260|
|816   |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_4326                                          |     185|
|817   |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_4327                                          |     544|
|818   |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_4328                                          |     239|
|819   |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_4329                                          |       2|
|820   |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_4330                                          |       3|
|821   |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_4331                                          |       5|
|822   |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_4332                                          |      26|
|823   |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_4333                                          |      28|
|824   |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_4334                                          |     134|
|825   |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_4335                                          |       7|
|826   |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_4336                                          |       2|
|827   |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_4337                                          |      85|
|828   |              fpu1l                                                                                                                          |fpu1_4296                                                                   |    1348|
|829   |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_4314                                          |     599|
|830   |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_4315                                          |     159|
|831   |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_4316                                          |     254|
|832   |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_4317                                          |       2|
|833   |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_4318                                          |      28|
|834   |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_4319                                          |       5|
|835   |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_4320                                          |      15|
|836   |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_4321                                          |      37|
|837   |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_4322                                          |     152|
|838   |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_4323                                          |       9|
|839   |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_4324                                          |       3|
|840   |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_4325                                          |      85|
|841   |              spu1                                                                                                                           |spu1_4297                                                                   |    1517|
|842   |                sfma_sfmanc0_r                                                                                                               |nbit_register__parameterized3_4298                                          |      23|
|843   |                sfma_sfmanc1_r                                                                                                               |nbit_register__parameterized3_4299                                          |       8|
|844   |                sfma_sfmanc2_r                                                                                                               |nbit_register__parameterized3_4300                                          |      27|
|845   |                sfma_sfmanc3_r                                                                                                               |nbit_register__parameterized3_4301                                          |      14|
|846   |                sfma_sfmanc4_r                                                                                                               |nbit_register__parameterized3_4302                                          |       8|
|847   |                sfma_sfmanc5_r                                                                                                               |nbit_register__parameterized3_4303                                          |      13|
|848   |                sfma_sfmanc6_r                                                                                                               |nbit_register__parameterized3_4304                                          |      13|
|849   |                sfma_sfmanc7_r                                                                                                               |nbit_register__parameterized3_4305                                          |       8|
|850   |                sfma_sfmapc0_r                                                                                                               |nbit_register__parameterized3_4306                                          |      56|
|851   |                sfma_sfmapc1_r                                                                                                               |nbit_register__parameterized3_4307                                          |      41|
|852   |                sfma_sfmapc2_r                                                                                                               |nbit_register__parameterized3_4308                                          |      60|
|853   |                sfma_sfmapc3_r                                                                                                               |nbit_register__parameterized3_4309                                          |      47|
|854   |                sfma_sfmapc4_r                                                                                                               |nbit_register__parameterized3_4310                                          |      41|
|855   |                sfma_sfmapc5_r                                                                                                               |nbit_register__parameterized3_4311                                          |      46|
|856   |                sfma_sfmapc6_r                                                                                                               |nbit_register__parameterized3_4312                                          |      46|
|857   |                sfma_sfmapc7_r                                                                                                               |nbit_register__parameterized3_4313                                          |      42|
|858   |            stage3_inst                                                                                                                      |stage3_4202                                                                 |    2341|
|859   |              exe2h                                                                                                                          |exe2_4273                                                                   |      50|
|860   |                ex3d_r                                                                                                                       |nbit_register_4290                                                          |      50|
|861   |              exe2l                                                                                                                          |exe2_4274                                                                   |      51|
|862   |                ex3d_r                                                                                                                       |nbit_register_4289                                                          |      51|
|863   |              fpu2h                                                                                                                          |fpu2_4275                                                                   |     570|
|864   |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_4284                                          |      87|
|865   |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_4285                                          |     478|
|866   |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_4286                                          |       1|
|867   |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_4287                                          |       3|
|868   |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_4288                                          |       1|
|869   |              fpu2l                                                                                                                          |fpu2_4276                                                                   |     599|
|870   |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_4279                                          |      85|
|871   |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_4280                                          |     510|
|872   |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_4281                                          |       1|
|873   |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_4282                                          |       2|
|874   |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_4283                                          |       1|
|875   |              spu2                                                                                                                           |spu2_4277                                                                   |      20|
|876   |                sfma_so_r                                                                                                                    |nbit_register_4278                                                          |      20|
|877   |            stage4_inst                                                                                                                      |stage4__xdcDup__15                                                          |    1948|
|878   |              exe3h                                                                                                                          |exe3_4204                                                                   |     340|
|879   |              exe3l                                                                                                                          |exe3_4205                                                                   |     339|
|880   |              lmm                                                                                                                            |lmm__xdcDup__16                                                             |     634|
|881   |                fpga_bram64                                                                                                                  |fpga_bram64__31                                                             |      32|
|882   |                  U0                                                                                                                         |blk_mem_gen_v8_4_2__31                                                      |      32|
|883   |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_4_2_synth_4206                                               |      32|
|884   |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top_4207                                     |      32|
|885   |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_4208                            |      32|
|886   |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_4209                              |       1|
|887   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_4272                            |       1|
|888   |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9_4210              |       1|
|889   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9_4271            |       1|
|890   |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10_4211             |       1|
|891   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10_4270           |       1|
|892   |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11_4212             |       1|
|893   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11_4269           |       1|
|894   |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12_4213             |       1|
|895   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12_4268           |       1|
|896   |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13_4214             |       1|
|897   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13_4267           |       1|
|898   |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14_4215             |       1|
|899   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14_4266           |       1|
|900   |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_4216             |       1|
|901   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_4265           |       1|
|902   |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_4217             |       1|
|903   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_4264           |       1|
|904   |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_4218             |       1|
|905   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_4263           |       1|
|906   |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_4219             |       1|
|907   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_4262           |       1|
|908   |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_4220              |       1|
|909   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_4261            |       1|
|910   |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_4221             |       1|
|911   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_4260           |       1|
|912   |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_4222             |       1|
|913   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_4259           |       1|
|914   |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_4223             |       1|
|915   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_4258           |       1|
|916   |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_4224             |       1|
|917   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_4257           |       1|
|918   |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23_4225             |       1|
|919   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23_4256           |       1|
|920   |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24_4226             |       1|
|921   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24_4255           |       1|
|922   |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25_4227             |       1|
|923   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25_4254           |       1|
|924   |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26_4228             |       1|
|925   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26_4253           |       1|
|926   |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27_4229             |       1|
|927   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27_4252           |       1|
|928   |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28_4230             |       1|
|929   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28_4251           |       1|
|930   |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1_4231              |       1|
|931   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1_4250            |       1|
|932   |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29_4232             |       1|
|933   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29_4249           |       1|
|934   |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30_4233             |       1|
|935   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30_4248           |       1|
|936   |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2_4234              |       1|
|937   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2_4247            |       1|
|938   |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3_4235              |       1|
|939   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3_4246            |       1|
|940   |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4_4236              |       1|
|941   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4_4245            |       1|
|942   |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5_4237              |       1|
|943   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5_4244            |       1|
|944   |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6_4238              |       1|
|945   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6_4243            |       1|
|946   |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7_4239              |       1|
|947   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7_4242            |       1|
|948   |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8_4240              |       1|
|949   |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8_4241            |       1|
|950   |            stage5_inst                                                                                                                      |stage5_4203                                                                 |    8643|
|951   |          \EMAX6_UNIT[15].unit                                                                                                               |unit__parameterized14                                                       |   33676|
|952   |            lmring                                                                                                                           |lmring_4057                                                                 |    3097|
|953   |              lmring_br                                                                                                                      |nbit_ndepth_queue__parameterized0_4198                                      |    1810|
|954   |            stage1_inst                                                                                                                      |stage1_4058                                                                 |    7526|
|955   |            stage2_inst                                                                                                                      |stage2_4059                                                                 |    8496|
|956   |              eam0                                                                                                                           |eam_4149                                                                    |      36|
|957   |              eam1                                                                                                                           |eam_4150                                                                    |      36|
|958   |              exe1h                                                                                                                          |exe1_4151                                                                   |     997|
|959   |                s                                                                                                                            |s_funnel                                                                    |       8|
|960   |                s__0                                                                                                                         |s_funnel__1                                                                 |       8|
|961   |                ex2d_r                                                                                                                       |nbit_register_4197                                                          |     981|
|962   |              exe1l                                                                                                                          |exe1_4152                                                                   |    1678|
|963   |                s                                                                                                                            |s_funnel__2                                                                 |       8|
|964   |                s__0                                                                                                                         |s_funnel__3                                                                 |       8|
|965   |                ex2d_r                                                                                                                       |nbit_register_4196                                                          |    1662|
|966   |              fpu1h                                                                                                                          |fpu1_4153                                                                   |    1260|
|967   |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_4184                                          |     185|
|968   |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_4185                                          |     544|
|969   |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_4186                                          |     239|
|970   |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_4187                                          |       2|
|971   |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_4188                                          |       3|
|972   |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_4189                                          |       5|
|973   |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_4190                                          |      26|
|974   |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_4191                                          |      28|
|975   |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_4192                                          |     134|
|976   |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_4193                                          |       7|
|977   |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_4194                                          |       2|
|978   |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_4195                                          |      85|
|979   |              fpu1l                                                                                                                          |fpu1_4154                                                                   |    1348|
|980   |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_4172                                          |     599|
|981   |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_4173                                          |     159|
|982   |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_4174                                          |     254|
|983   |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_4175                                          |       2|
|984   |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_4176                                          |      28|
|985   |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_4177                                          |       5|
|986   |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_4178                                          |      15|
|987   |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_4179                                          |      37|
|988   |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_4180                                          |     152|
|989   |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_4181                                          |       9|
|990   |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_4182                                          |       3|
|991   |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_4183                                          |      85|
|992   |              spu1                                                                                                                           |spu1_4155                                                                   |    1517|
|993   |                sfma_sfmanc0_r                                                                                                               |nbit_register__parameterized3_4156                                          |      23|
|994   |                sfma_sfmanc1_r                                                                                                               |nbit_register__parameterized3_4157                                          |       8|
|995   |                sfma_sfmanc2_r                                                                                                               |nbit_register__parameterized3_4158                                          |      27|
|996   |                sfma_sfmanc3_r                                                                                                               |nbit_register__parameterized3_4159                                          |      14|
|997   |                sfma_sfmanc4_r                                                                                                               |nbit_register__parameterized3_4160                                          |       8|
|998   |                sfma_sfmanc5_r                                                                                                               |nbit_register__parameterized3_4161                                          |      13|
|999   |                sfma_sfmanc6_r                                                                                                               |nbit_register__parameterized3_4162                                          |      13|
|1000  |                sfma_sfmanc7_r                                                                                                               |nbit_register__parameterized3_4163                                          |       8|
|1001  |                sfma_sfmapc0_r                                                                                                               |nbit_register__parameterized3_4164                                          |      56|
|1002  |                sfma_sfmapc1_r                                                                                                               |nbit_register__parameterized3_4165                                          |      41|
|1003  |                sfma_sfmapc2_r                                                                                                               |nbit_register__parameterized3_4166                                          |      60|
|1004  |                sfma_sfmapc3_r                                                                                                               |nbit_register__parameterized3_4167                                          |      47|
|1005  |                sfma_sfmapc4_r                                                                                                               |nbit_register__parameterized3_4168                                          |      41|
|1006  |                sfma_sfmapc5_r                                                                                                               |nbit_register__parameterized3_4169                                          |      46|
|1007  |                sfma_sfmapc6_r                                                                                                               |nbit_register__parameterized3_4170                                          |      46|
|1008  |                sfma_sfmapc7_r                                                                                                               |nbit_register__parameterized3_4171                                          |      42|
|1009  |            stage3_inst                                                                                                                      |stage3_4060                                                                 |    2344|
|1010  |              exe2h                                                                                                                          |exe2_4131                                                                   |      50|
|1011  |                ex3d_r                                                                                                                       |nbit_register_4148                                                          |      50|
|1012  |              exe2l                                                                                                                          |exe2_4132                                                                   |      51|
|1013  |                ex3d_r                                                                                                                       |nbit_register_4147                                                          |      51|
|1014  |              fpu2h                                                                                                                          |fpu2_4133                                                                   |     570|
|1015  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_4142                                          |      87|
|1016  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_4143                                          |     478|
|1017  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_4144                                          |       1|
|1018  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_4145                                          |       3|
|1019  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_4146                                          |       1|
|1020  |              fpu2l                                                                                                                          |fpu2_4134                                                                   |     599|
|1021  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_4137                                          |      85|
|1022  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_4138                                          |     510|
|1023  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_4139                                          |       1|
|1024  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_4140                                          |       2|
|1025  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_4141                                          |       1|
|1026  |              spu2                                                                                                                           |spu2_4135                                                                   |      20|
|1027  |                sfma_so_r                                                                                                                    |nbit_register_4136                                                          |      20|
|1028  |            stage4_inst                                                                                                                      |stage4                                                                      |    1948|
|1029  |              exe3h                                                                                                                          |exe3_4062                                                                   |     340|
|1030  |              exe3l                                                                                                                          |exe3_4063                                                                   |     339|
|1031  |              lmm                                                                                                                            |lmm                                                                         |     634|
|1032  |                fpga_bram64                                                                                                                  |fpga_bram64__32                                                             |      32|
|1033  |                  U0                                                                                                                         |blk_mem_gen_v8_4_2__32                                                      |      32|
|1034  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_4_2_synth_4064                                               |      32|
|1035  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top_4065                                     |      32|
|1036  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_4066                            |      32|
|1037  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_4067                              |       1|
|1038  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_4130                            |       1|
|1039  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9_4068              |       1|
|1040  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9_4129            |       1|
|1041  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10_4069             |       1|
|1042  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10_4128           |       1|
|1043  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11_4070             |       1|
|1044  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11_4127           |       1|
|1045  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12_4071             |       1|
|1046  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12_4126           |       1|
|1047  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13_4072             |       1|
|1048  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13_4125           |       1|
|1049  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14_4073             |       1|
|1050  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14_4124           |       1|
|1051  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_4074             |       1|
|1052  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_4123           |       1|
|1053  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_4075             |       1|
|1054  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_4122           |       1|
|1055  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_4076             |       1|
|1056  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_4121           |       1|
|1057  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_4077             |       1|
|1058  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_4120           |       1|
|1059  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_4078              |       1|
|1060  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_4119            |       1|
|1061  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_4079             |       1|
|1062  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_4118           |       1|
|1063  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_4080             |       1|
|1064  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_4117           |       1|
|1065  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_4081             |       1|
|1066  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_4116           |       1|
|1067  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_4082             |       1|
|1068  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_4115           |       1|
|1069  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23_4083             |       1|
|1070  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23_4114           |       1|
|1071  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24_4084             |       1|
|1072  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24_4113           |       1|
|1073  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25_4085             |       1|
|1074  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25_4112           |       1|
|1075  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26_4086             |       1|
|1076  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26_4111           |       1|
|1077  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27_4087             |       1|
|1078  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27_4110           |       1|
|1079  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28_4088             |       1|
|1080  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28_4109           |       1|
|1081  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1_4089              |       1|
|1082  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1_4108            |       1|
|1083  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29_4090             |       1|
|1084  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29_4107           |       1|
|1085  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30_4091             |       1|
|1086  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30_4106           |       1|
|1087  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2_4092              |       1|
|1088  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2_4105            |       1|
|1089  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3_4093              |       1|
|1090  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3_4104            |       1|
|1091  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4_4094              |       1|
|1092  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4_4103            |       1|
|1093  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5_4095              |       1|
|1094  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5_4102            |       1|
|1095  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6_4096              |       1|
|1096  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6_4101            |       1|
|1097  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7_4097              |       1|
|1098  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7_4100            |       1|
|1099  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8_4098              |       1|
|1100  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8_4099            |       1|
|1101  |            stage5_inst                                                                                                                      |stage5_4061                                                                 |    8643|
|1102  |          \EMAX6_UNIT[1].unit                                                                                                                |unit__parameterized0                                                        |   33495|
|1103  |            lmring                                                                                                                           |lmring_3915                                                                 |    2918|
|1104  |              lmring_br                                                                                                                      |nbit_ndepth_queue__parameterized0_4056                                      |    1624|
|1105  |            stage1_inst                                                                                                                      |stage1_3916                                                                 |    7526|
|1106  |            stage2_inst                                                                                                                      |stage2_3917                                                                 |    8496|
|1107  |              eam0                                                                                                                           |eam_4007                                                                    |      36|
|1108  |              eam1                                                                                                                           |eam_4008                                                                    |      36|
|1109  |              exe1h                                                                                                                          |exe1_4009                                                                   |     997|
|1110  |                s                                                                                                                            |s_funnel__11                                                                |       8|
|1111  |                s__0                                                                                                                         |s_funnel__10                                                                |       8|
|1112  |                ex2d_r                                                                                                                       |nbit_register_4055                                                          |     981|
|1113  |              exe1l                                                                                                                          |exe1_4010                                                                   |    1678|
|1114  |                s                                                                                                                            |s_funnel__9                                                                 |       8|
|1115  |                s__0                                                                                                                         |s_funnel__8                                                                 |       8|
|1116  |                ex2d_r                                                                                                                       |nbit_register_4054                                                          |    1662|
|1117  |              fpu1h                                                                                                                          |fpu1_4011                                                                   |    1260|
|1118  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_4042                                          |     185|
|1119  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_4043                                          |     544|
|1120  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_4044                                          |     239|
|1121  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_4045                                          |       2|
|1122  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_4046                                          |       3|
|1123  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_4047                                          |       5|
|1124  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_4048                                          |      26|
|1125  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_4049                                          |      28|
|1126  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_4050                                          |     134|
|1127  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_4051                                          |       7|
|1128  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_4052                                          |       2|
|1129  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_4053                                          |      85|
|1130  |              fpu1l                                                                                                                          |fpu1_4012                                                                   |    1348|
|1131  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_4030                                          |     599|
|1132  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_4031                                          |     159|
|1133  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_4032                                          |     254|
|1134  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_4033                                          |       2|
|1135  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_4034                                          |      28|
|1136  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_4035                                          |       5|
|1137  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_4036                                          |      15|
|1138  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_4037                                          |      37|
|1139  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_4038                                          |     152|
|1140  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_4039                                          |       9|
|1141  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_4040                                          |       3|
|1142  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_4041                                          |      85|
|1143  |              spu1                                                                                                                           |spu1_4013                                                                   |    1517|
|1144  |                sfma_sfmanc0_r                                                                                                               |nbit_register__parameterized3_4014                                          |      23|
|1145  |                sfma_sfmanc1_r                                                                                                               |nbit_register__parameterized3_4015                                          |       8|
|1146  |                sfma_sfmanc2_r                                                                                                               |nbit_register__parameterized3_4016                                          |      27|
|1147  |                sfma_sfmanc3_r                                                                                                               |nbit_register__parameterized3_4017                                          |      14|
|1148  |                sfma_sfmanc4_r                                                                                                               |nbit_register__parameterized3_4018                                          |       8|
|1149  |                sfma_sfmanc5_r                                                                                                               |nbit_register__parameterized3_4019                                          |      13|
|1150  |                sfma_sfmanc6_r                                                                                                               |nbit_register__parameterized3_4020                                          |      13|
|1151  |                sfma_sfmanc7_r                                                                                                               |nbit_register__parameterized3_4021                                          |       8|
|1152  |                sfma_sfmapc0_r                                                                                                               |nbit_register__parameterized3_4022                                          |      56|
|1153  |                sfma_sfmapc1_r                                                                                                               |nbit_register__parameterized3_4023                                          |      41|
|1154  |                sfma_sfmapc2_r                                                                                                               |nbit_register__parameterized3_4024                                          |      60|
|1155  |                sfma_sfmapc3_r                                                                                                               |nbit_register__parameterized3_4025                                          |      47|
|1156  |                sfma_sfmapc4_r                                                                                                               |nbit_register__parameterized3_4026                                          |      41|
|1157  |                sfma_sfmapc5_r                                                                                                               |nbit_register__parameterized3_4027                                          |      46|
|1158  |                sfma_sfmapc6_r                                                                                                               |nbit_register__parameterized3_4028                                          |      46|
|1159  |                sfma_sfmapc7_r                                                                                                               |nbit_register__parameterized3_4029                                          |      42|
|1160  |            stage3_inst                                                                                                                      |stage3_3918                                                                 |    2344|
|1161  |              exe2h                                                                                                                          |exe2_3989                                                                   |      50|
|1162  |                ex3d_r                                                                                                                       |nbit_register_4006                                                          |      50|
|1163  |              exe2l                                                                                                                          |exe2_3990                                                                   |      51|
|1164  |                ex3d_r                                                                                                                       |nbit_register_4005                                                          |      51|
|1165  |              fpu2h                                                                                                                          |fpu2_3991                                                                   |     570|
|1166  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_4000                                          |      87|
|1167  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_4001                                          |     478|
|1168  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_4002                                          |       1|
|1169  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_4003                                          |       3|
|1170  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_4004                                          |       1|
|1171  |              fpu2l                                                                                                                          |fpu2_3992                                                                   |     599|
|1172  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_3995                                          |      85|
|1173  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_3996                                          |     510|
|1174  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_3997                                          |       1|
|1175  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_3998                                          |       2|
|1176  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_3999                                          |       1|
|1177  |              spu2                                                                                                                           |spu2_3993                                                                   |      20|
|1178  |                sfma_so_r                                                                                                                    |nbit_register_3994                                                          |      20|
|1179  |            stage4_inst                                                                                                                      |stage4__xdcDup__2                                                           |    1948|
|1180  |              exe3h                                                                                                                          |exe3_3920                                                                   |     340|
|1181  |              exe3l                                                                                                                          |exe3_3921                                                                   |     339|
|1182  |              lmm                                                                                                                            |lmm__xdcDup__3                                                              |     634|
|1183  |                fpga_bram64                                                                                                                  |fpga_bram64__18                                                             |      32|
|1184  |                  U0                                                                                                                         |blk_mem_gen_v8_4_2__18                                                      |      32|
|1185  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_4_2_synth_3922                                               |      32|
|1186  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top_3923                                     |      32|
|1187  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_3924                            |      32|
|1188  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_3925                              |       1|
|1189  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_3988                            |       1|
|1190  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9_3926              |       1|
|1191  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9_3987            |       1|
|1192  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10_3927             |       1|
|1193  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10_3986           |       1|
|1194  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11_3928             |       1|
|1195  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11_3985           |       1|
|1196  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12_3929             |       1|
|1197  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12_3984           |       1|
|1198  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13_3930             |       1|
|1199  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13_3983           |       1|
|1200  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14_3931             |       1|
|1201  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14_3982           |       1|
|1202  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_3932             |       1|
|1203  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_3981           |       1|
|1204  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_3933             |       1|
|1205  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_3980           |       1|
|1206  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_3934             |       1|
|1207  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_3979           |       1|
|1208  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_3935             |       1|
|1209  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_3978           |       1|
|1210  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_3936              |       1|
|1211  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_3977            |       1|
|1212  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_3937             |       1|
|1213  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_3976           |       1|
|1214  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_3938             |       1|
|1215  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_3975           |       1|
|1216  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_3939             |       1|
|1217  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_3974           |       1|
|1218  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_3940             |       1|
|1219  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_3973           |       1|
|1220  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23_3941             |       1|
|1221  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23_3972           |       1|
|1222  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24_3942             |       1|
|1223  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24_3971           |       1|
|1224  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25_3943             |       1|
|1225  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25_3970           |       1|
|1226  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26_3944             |       1|
|1227  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26_3969           |       1|
|1228  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27_3945             |       1|
|1229  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27_3968           |       1|
|1230  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28_3946             |       1|
|1231  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28_3967           |       1|
|1232  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1_3947              |       1|
|1233  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1_3966            |       1|
|1234  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29_3948             |       1|
|1235  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29_3965           |       1|
|1236  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30_3949             |       1|
|1237  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30_3964           |       1|
|1238  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2_3950              |       1|
|1239  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2_3963            |       1|
|1240  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3_3951              |       1|
|1241  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3_3962            |       1|
|1242  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4_3952              |       1|
|1243  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4_3961            |       1|
|1244  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5_3953              |       1|
|1245  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5_3960            |       1|
|1246  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6_3954              |       1|
|1247  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6_3959            |       1|
|1248  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7_3955              |       1|
|1249  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7_3958            |       1|
|1250  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8_3956              |       1|
|1251  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8_3957            |       1|
|1252  |            stage5_inst                                                                                                                      |stage5_3919                                                                 |    8643|
|1253  |          \EMAX6_UNIT[2].mux_top_buf                                                                                                         |nbit_ndepth_queue_2793                                                      |    1227|
|1254  |          \EMAX6_UNIT[2].unit                                                                                                                |unit__parameterized1                                                        |   34137|
|1255  |            lmring                                                                                                                           |lmring_3773                                                                 |    3544|
|1256  |              lmring_br                                                                                                                      |nbit_ndepth_queue__parameterized0_3914                                      |    2191|
|1257  |            stage1_inst                                                                                                                      |stage1_3774                                                                 |    7526|
|1258  |            stage2_inst                                                                                                                      |stage2_3775                                                                 |    8496|
|1259  |              eam0                                                                                                                           |eam_3865                                                                    |      36|
|1260  |              eam1                                                                                                                           |eam_3866                                                                    |      36|
|1261  |              exe1h                                                                                                                          |exe1_3867                                                                   |     997|
|1262  |                s                                                                                                                            |s_funnel__15                                                                |       8|
|1263  |                s__0                                                                                                                         |s_funnel__14                                                                |       8|
|1264  |                ex2d_r                                                                                                                       |nbit_register_3913                                                          |     981|
|1265  |              exe1l                                                                                                                          |exe1_3868                                                                   |    1678|
|1266  |                s                                                                                                                            |s_funnel__13                                                                |       8|
|1267  |                s__0                                                                                                                         |s_funnel__12                                                                |       8|
|1268  |                ex2d_r                                                                                                                       |nbit_register_3912                                                          |    1662|
|1269  |              fpu1h                                                                                                                          |fpu1_3869                                                                   |    1260|
|1270  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_3900                                          |     185|
|1271  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_3901                                          |     544|
|1272  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_3902                                          |     239|
|1273  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_3903                                          |       2|
|1274  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_3904                                          |       3|
|1275  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_3905                                          |       5|
|1276  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_3906                                          |      26|
|1277  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_3907                                          |      28|
|1278  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_3908                                          |     134|
|1279  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_3909                                          |       7|
|1280  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_3910                                          |       2|
|1281  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_3911                                          |      85|
|1282  |              fpu1l                                                                                                                          |fpu1_3870                                                                   |    1348|
|1283  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_3888                                          |     599|
|1284  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_3889                                          |     159|
|1285  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_3890                                          |     254|
|1286  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_3891                                          |       2|
|1287  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_3892                                          |      28|
|1288  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_3893                                          |       5|
|1289  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_3894                                          |      15|
|1290  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_3895                                          |      37|
|1291  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_3896                                          |     152|
|1292  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_3897                                          |       9|
|1293  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_3898                                          |       3|
|1294  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_3899                                          |      85|
|1295  |              spu1                                                                                                                           |spu1_3871                                                                   |    1517|
|1296  |                sfma_sfmanc0_r                                                                                                               |nbit_register__parameterized3_3872                                          |      23|
|1297  |                sfma_sfmanc1_r                                                                                                               |nbit_register__parameterized3_3873                                          |       8|
|1298  |                sfma_sfmanc2_r                                                                                                               |nbit_register__parameterized3_3874                                          |      27|
|1299  |                sfma_sfmanc3_r                                                                                                               |nbit_register__parameterized3_3875                                          |      14|
|1300  |                sfma_sfmanc4_r                                                                                                               |nbit_register__parameterized3_3876                                          |       8|
|1301  |                sfma_sfmanc5_r                                                                                                               |nbit_register__parameterized3_3877                                          |      13|
|1302  |                sfma_sfmanc6_r                                                                                                               |nbit_register__parameterized3_3878                                          |      13|
|1303  |                sfma_sfmanc7_r                                                                                                               |nbit_register__parameterized3_3879                                          |       8|
|1304  |                sfma_sfmapc0_r                                                                                                               |nbit_register__parameterized3_3880                                          |      56|
|1305  |                sfma_sfmapc1_r                                                                                                               |nbit_register__parameterized3_3881                                          |      41|
|1306  |                sfma_sfmapc2_r                                                                                                               |nbit_register__parameterized3_3882                                          |      60|
|1307  |                sfma_sfmapc3_r                                                                                                               |nbit_register__parameterized3_3883                                          |      47|
|1308  |                sfma_sfmapc4_r                                                                                                               |nbit_register__parameterized3_3884                                          |      41|
|1309  |                sfma_sfmapc5_r                                                                                                               |nbit_register__parameterized3_3885                                          |      46|
|1310  |                sfma_sfmapc6_r                                                                                                               |nbit_register__parameterized3_3886                                          |      46|
|1311  |                sfma_sfmapc7_r                                                                                                               |nbit_register__parameterized3_3887                                          |      42|
|1312  |            stage3_inst                                                                                                                      |stage3_3776                                                                 |    2341|
|1313  |              exe2h                                                                                                                          |exe2_3847                                                                   |      50|
|1314  |                ex3d_r                                                                                                                       |nbit_register_3864                                                          |      50|
|1315  |              exe2l                                                                                                                          |exe2_3848                                                                   |      51|
|1316  |                ex3d_r                                                                                                                       |nbit_register_3863                                                          |      51|
|1317  |              fpu2h                                                                                                                          |fpu2_3849                                                                   |     570|
|1318  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_3858                                          |      87|
|1319  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_3859                                          |     478|
|1320  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_3860                                          |       1|
|1321  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_3861                                          |       3|
|1322  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_3862                                          |       1|
|1323  |              fpu2l                                                                                                                          |fpu2_3850                                                                   |     599|
|1324  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_3853                                          |      85|
|1325  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_3854                                          |     510|
|1326  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_3855                                          |       1|
|1327  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_3856                                          |       2|
|1328  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_3857                                          |       1|
|1329  |              spu2                                                                                                                           |spu2_3851                                                                   |      20|
|1330  |                sfma_so_r                                                                                                                    |nbit_register_3852                                                          |      20|
|1331  |            stage4_inst                                                                                                                      |stage4__xdcDup__3                                                           |    1948|
|1332  |              exe3h                                                                                                                          |exe3_3778                                                                   |     340|
|1333  |              exe3l                                                                                                                          |exe3_3779                                                                   |     339|
|1334  |              lmm                                                                                                                            |lmm__xdcDup__4                                                              |     634|
|1335  |                fpga_bram64                                                                                                                  |fpga_bram64__19                                                             |      32|
|1336  |                  U0                                                                                                                         |blk_mem_gen_v8_4_2__19                                                      |      32|
|1337  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_4_2_synth_3780                                               |      32|
|1338  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top_3781                                     |      32|
|1339  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_3782                            |      32|
|1340  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_3783                              |       1|
|1341  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_3846                            |       1|
|1342  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9_3784              |       1|
|1343  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9_3845            |       1|
|1344  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10_3785             |       1|
|1345  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10_3844           |       1|
|1346  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11_3786             |       1|
|1347  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11_3843           |       1|
|1348  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12_3787             |       1|
|1349  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12_3842           |       1|
|1350  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13_3788             |       1|
|1351  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13_3841           |       1|
|1352  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14_3789             |       1|
|1353  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14_3840           |       1|
|1354  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_3790             |       1|
|1355  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_3839           |       1|
|1356  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_3791             |       1|
|1357  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_3838           |       1|
|1358  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_3792             |       1|
|1359  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_3837           |       1|
|1360  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_3793             |       1|
|1361  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_3836           |       1|
|1362  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_3794              |       1|
|1363  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_3835            |       1|
|1364  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_3795             |       1|
|1365  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_3834           |       1|
|1366  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_3796             |       1|
|1367  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_3833           |       1|
|1368  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_3797             |       1|
|1369  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_3832           |       1|
|1370  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_3798             |       1|
|1371  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_3831           |       1|
|1372  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23_3799             |       1|
|1373  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23_3830           |       1|
|1374  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24_3800             |       1|
|1375  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24_3829           |       1|
|1376  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25_3801             |       1|
|1377  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25_3828           |       1|
|1378  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26_3802             |       1|
|1379  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26_3827           |       1|
|1380  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27_3803             |       1|
|1381  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27_3826           |       1|
|1382  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28_3804             |       1|
|1383  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28_3825           |       1|
|1384  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1_3805              |       1|
|1385  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1_3824            |       1|
|1386  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29_3806             |       1|
|1387  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29_3823           |       1|
|1388  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30_3807             |       1|
|1389  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30_3822           |       1|
|1390  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2_3808              |       1|
|1391  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2_3821            |       1|
|1392  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3_3809              |       1|
|1393  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3_3820            |       1|
|1394  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4_3810              |       1|
|1395  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4_3819            |       1|
|1396  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5_3811              |       1|
|1397  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5_3818            |       1|
|1398  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6_3812              |       1|
|1399  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6_3817            |       1|
|1400  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7_3813              |       1|
|1401  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7_3816            |       1|
|1402  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8_3814              |       1|
|1403  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8_3815            |       1|
|1404  |            stage5_inst                                                                                                                      |stage5_3777                                                                 |    8643|
|1405  |          \EMAX6_UNIT[3].unit                                                                                                                |unit__parameterized2                                                        |   34213|
|1406  |            lmring                                                                                                                           |lmring_3631                                                                 |    3616|
|1407  |              lmring_br                                                                                                                      |nbit_ndepth_queue__parameterized0_3772                                      |    2250|
|1408  |            stage1_inst                                                                                                                      |stage1_3632                                                                 |    7526|
|1409  |            stage2_inst                                                                                                                      |stage2_3633                                                                 |    8496|
|1410  |              eam0                                                                                                                           |eam_3723                                                                    |      36|
|1411  |              eam1                                                                                                                           |eam_3724                                                                    |      36|
|1412  |              exe1h                                                                                                                          |exe1_3725                                                                   |     997|
|1413  |                s                                                                                                                            |s_funnel__19                                                                |       8|
|1414  |                s__0                                                                                                                         |s_funnel__18                                                                |       8|
|1415  |                ex2d_r                                                                                                                       |nbit_register_3771                                                          |     981|
|1416  |              exe1l                                                                                                                          |exe1_3726                                                                   |    1678|
|1417  |                s                                                                                                                            |s_funnel__17                                                                |       8|
|1418  |                s__0                                                                                                                         |s_funnel__16                                                                |       8|
|1419  |                ex2d_r                                                                                                                       |nbit_register_3770                                                          |    1662|
|1420  |              fpu1h                                                                                                                          |fpu1_3727                                                                   |    1260|
|1421  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_3758                                          |     185|
|1422  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_3759                                          |     544|
|1423  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_3760                                          |     239|
|1424  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_3761                                          |       2|
|1425  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_3762                                          |       3|
|1426  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_3763                                          |       5|
|1427  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_3764                                          |      26|
|1428  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_3765                                          |      28|
|1429  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_3766                                          |     134|
|1430  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_3767                                          |       7|
|1431  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_3768                                          |       2|
|1432  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_3769                                          |      85|
|1433  |              fpu1l                                                                                                                          |fpu1_3728                                                                   |    1348|
|1434  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_3746                                          |     599|
|1435  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_3747                                          |     159|
|1436  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_3748                                          |     254|
|1437  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_3749                                          |       2|
|1438  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_3750                                          |      28|
|1439  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_3751                                          |       5|
|1440  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_3752                                          |      15|
|1441  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_3753                                          |      37|
|1442  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_3754                                          |     152|
|1443  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_3755                                          |       9|
|1444  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_3756                                          |       3|
|1445  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_3757                                          |      85|
|1446  |              spu1                                                                                                                           |spu1_3729                                                                   |    1517|
|1447  |                sfma_sfmanc0_r                                                                                                               |nbit_register__parameterized3_3730                                          |      23|
|1448  |                sfma_sfmanc1_r                                                                                                               |nbit_register__parameterized3_3731                                          |       8|
|1449  |                sfma_sfmanc2_r                                                                                                               |nbit_register__parameterized3_3732                                          |      27|
|1450  |                sfma_sfmanc3_r                                                                                                               |nbit_register__parameterized3_3733                                          |      14|
|1451  |                sfma_sfmanc4_r                                                                                                               |nbit_register__parameterized3_3734                                          |       8|
|1452  |                sfma_sfmanc5_r                                                                                                               |nbit_register__parameterized3_3735                                          |      13|
|1453  |                sfma_sfmanc6_r                                                                                                               |nbit_register__parameterized3_3736                                          |      13|
|1454  |                sfma_sfmanc7_r                                                                                                               |nbit_register__parameterized3_3737                                          |       8|
|1455  |                sfma_sfmapc0_r                                                                                                               |nbit_register__parameterized3_3738                                          |      56|
|1456  |                sfma_sfmapc1_r                                                                                                               |nbit_register__parameterized3_3739                                          |      41|
|1457  |                sfma_sfmapc2_r                                                                                                               |nbit_register__parameterized3_3740                                          |      60|
|1458  |                sfma_sfmapc3_r                                                                                                               |nbit_register__parameterized3_3741                                          |      47|
|1459  |                sfma_sfmapc4_r                                                                                                               |nbit_register__parameterized3_3742                                          |      41|
|1460  |                sfma_sfmapc5_r                                                                                                               |nbit_register__parameterized3_3743                                          |      46|
|1461  |                sfma_sfmapc6_r                                                                                                               |nbit_register__parameterized3_3744                                          |      46|
|1462  |                sfma_sfmapc7_r                                                                                                               |nbit_register__parameterized3_3745                                          |      42|
|1463  |            stage3_inst                                                                                                                      |stage3_3634                                                                 |    2344|
|1464  |              exe2h                                                                                                                          |exe2_3705                                                                   |      50|
|1465  |                ex3d_r                                                                                                                       |nbit_register_3722                                                          |      50|
|1466  |              exe2l                                                                                                                          |exe2_3706                                                                   |      51|
|1467  |                ex3d_r                                                                                                                       |nbit_register_3721                                                          |      51|
|1468  |              fpu2h                                                                                                                          |fpu2_3707                                                                   |     570|
|1469  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_3716                                          |      87|
|1470  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_3717                                          |     478|
|1471  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_3718                                          |       1|
|1472  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_3719                                          |       3|
|1473  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_3720                                          |       1|
|1474  |              fpu2l                                                                                                                          |fpu2_3708                                                                   |     599|
|1475  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_3711                                          |      85|
|1476  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_3712                                          |     510|
|1477  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_3713                                          |       1|
|1478  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_3714                                          |       2|
|1479  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_3715                                          |       1|
|1480  |              spu2                                                                                                                           |spu2_3709                                                                   |      20|
|1481  |                sfma_so_r                                                                                                                    |nbit_register_3710                                                          |      20|
|1482  |            stage4_inst                                                                                                                      |stage4__xdcDup__4                                                           |    1948|
|1483  |              exe3h                                                                                                                          |exe3_3636                                                                   |     340|
|1484  |              exe3l                                                                                                                          |exe3_3637                                                                   |     339|
|1485  |              lmm                                                                                                                            |lmm__xdcDup__5                                                              |     634|
|1486  |                fpga_bram64                                                                                                                  |fpga_bram64__20                                                             |      32|
|1487  |                  U0                                                                                                                         |blk_mem_gen_v8_4_2__20                                                      |      32|
|1488  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_4_2_synth_3638                                               |      32|
|1489  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top_3639                                     |      32|
|1490  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_3640                            |      32|
|1491  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_3641                              |       1|
|1492  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_3704                            |       1|
|1493  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9_3642              |       1|
|1494  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9_3703            |       1|
|1495  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10_3643             |       1|
|1496  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10_3702           |       1|
|1497  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11_3644             |       1|
|1498  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11_3701           |       1|
|1499  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12_3645             |       1|
|1500  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12_3700           |       1|
|1501  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13_3646             |       1|
|1502  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13_3699           |       1|
|1503  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14_3647             |       1|
|1504  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14_3698           |       1|
|1505  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_3648             |       1|
|1506  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_3697           |       1|
|1507  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_3649             |       1|
|1508  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_3696           |       1|
|1509  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_3650             |       1|
|1510  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_3695           |       1|
|1511  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_3651             |       1|
|1512  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_3694           |       1|
|1513  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_3652              |       1|
|1514  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_3693            |       1|
|1515  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_3653             |       1|
|1516  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_3692           |       1|
|1517  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_3654             |       1|
|1518  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_3691           |       1|
|1519  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_3655             |       1|
|1520  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_3690           |       1|
|1521  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_3656             |       1|
|1522  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_3689           |       1|
|1523  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23_3657             |       1|
|1524  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23_3688           |       1|
|1525  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24_3658             |       1|
|1526  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24_3687           |       1|
|1527  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25_3659             |       1|
|1528  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25_3686           |       1|
|1529  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26_3660             |       1|
|1530  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26_3685           |       1|
|1531  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27_3661             |       1|
|1532  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27_3684           |       1|
|1533  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28_3662             |       1|
|1534  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28_3683           |       1|
|1535  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1_3663              |       1|
|1536  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1_3682            |       1|
|1537  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29_3664             |       1|
|1538  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29_3681           |       1|
|1539  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30_3665             |       1|
|1540  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30_3680           |       1|
|1541  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2_3666              |       1|
|1542  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2_3679            |       1|
|1543  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3_3667              |       1|
|1544  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3_3678            |       1|
|1545  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4_3668              |       1|
|1546  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4_3677            |       1|
|1547  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5_3669              |       1|
|1548  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5_3676            |       1|
|1549  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6_3670              |       1|
|1550  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6_3675            |       1|
|1551  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7_3671              |       1|
|1552  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7_3674            |       1|
|1553  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8_3672              |       1|
|1554  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8_3673            |       1|
|1555  |            stage5_inst                                                                                                                      |stage5_3635                                                                 |    8643|
|1556  |          \EMAX6_UNIT[4].mux_top_buf                                                                                                         |nbit_ndepth_queue_2794                                                      |    1228|
|1557  |          \EMAX6_UNIT[4].unit                                                                                                                |unit__parameterized3                                                        |   34135|
|1558  |            lmring                                                                                                                           |lmring_3489                                                                 |    3542|
|1559  |              lmring_br                                                                                                                      |nbit_ndepth_queue__parameterized0_3630                                      |    2191|
|1560  |            stage1_inst                                                                                                                      |stage1_3490                                                                 |    7526|
|1561  |            stage2_inst                                                                                                                      |stage2_3491                                                                 |    8496|
|1562  |              eam0                                                                                                                           |eam_3581                                                                    |      36|
|1563  |              eam1                                                                                                                           |eam_3582                                                                    |      36|
|1564  |              exe1h                                                                                                                          |exe1_3583                                                                   |     997|
|1565  |                s                                                                                                                            |s_funnel__23                                                                |       8|
|1566  |                s__0                                                                                                                         |s_funnel__22                                                                |       8|
|1567  |                ex2d_r                                                                                                                       |nbit_register_3629                                                          |     981|
|1568  |              exe1l                                                                                                                          |exe1_3584                                                                   |    1678|
|1569  |                s                                                                                                                            |s_funnel__21                                                                |       8|
|1570  |                s__0                                                                                                                         |s_funnel__20                                                                |       8|
|1571  |                ex2d_r                                                                                                                       |nbit_register_3628                                                          |    1662|
|1572  |              fpu1h                                                                                                                          |fpu1_3585                                                                   |    1260|
|1573  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_3616                                          |     185|
|1574  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_3617                                          |     544|
|1575  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_3618                                          |     239|
|1576  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_3619                                          |       2|
|1577  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_3620                                          |       3|
|1578  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_3621                                          |       5|
|1579  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_3622                                          |      26|
|1580  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_3623                                          |      28|
|1581  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_3624                                          |     134|
|1582  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_3625                                          |       7|
|1583  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_3626                                          |       2|
|1584  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_3627                                          |      85|
|1585  |              fpu1l                                                                                                                          |fpu1_3586                                                                   |    1348|
|1586  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_3604                                          |     599|
|1587  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_3605                                          |     159|
|1588  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_3606                                          |     254|
|1589  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_3607                                          |       2|
|1590  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_3608                                          |      28|
|1591  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_3609                                          |       5|
|1592  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_3610                                          |      15|
|1593  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_3611                                          |      37|
|1594  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_3612                                          |     152|
|1595  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_3613                                          |       9|
|1596  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_3614                                          |       3|
|1597  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_3615                                          |      85|
|1598  |              spu1                                                                                                                           |spu1_3587                                                                   |    1517|
|1599  |                sfma_sfmanc0_r                                                                                                               |nbit_register__parameterized3_3588                                          |      23|
|1600  |                sfma_sfmanc1_r                                                                                                               |nbit_register__parameterized3_3589                                          |       8|
|1601  |                sfma_sfmanc2_r                                                                                                               |nbit_register__parameterized3_3590                                          |      27|
|1602  |                sfma_sfmanc3_r                                                                                                               |nbit_register__parameterized3_3591                                          |      14|
|1603  |                sfma_sfmanc4_r                                                                                                               |nbit_register__parameterized3_3592                                          |       8|
|1604  |                sfma_sfmanc5_r                                                                                                               |nbit_register__parameterized3_3593                                          |      13|
|1605  |                sfma_sfmanc6_r                                                                                                               |nbit_register__parameterized3_3594                                          |      13|
|1606  |                sfma_sfmanc7_r                                                                                                               |nbit_register__parameterized3_3595                                          |       8|
|1607  |                sfma_sfmapc0_r                                                                                                               |nbit_register__parameterized3_3596                                          |      56|
|1608  |                sfma_sfmapc1_r                                                                                                               |nbit_register__parameterized3_3597                                          |      41|
|1609  |                sfma_sfmapc2_r                                                                                                               |nbit_register__parameterized3_3598                                          |      60|
|1610  |                sfma_sfmapc3_r                                                                                                               |nbit_register__parameterized3_3599                                          |      47|
|1611  |                sfma_sfmapc4_r                                                                                                               |nbit_register__parameterized3_3600                                          |      41|
|1612  |                sfma_sfmapc5_r                                                                                                               |nbit_register__parameterized3_3601                                          |      46|
|1613  |                sfma_sfmapc6_r                                                                                                               |nbit_register__parameterized3_3602                                          |      46|
|1614  |                sfma_sfmapc7_r                                                                                                               |nbit_register__parameterized3_3603                                          |      42|
|1615  |            stage3_inst                                                                                                                      |stage3_3492                                                                 |    2341|
|1616  |              exe2h                                                                                                                          |exe2_3563                                                                   |      50|
|1617  |                ex3d_r                                                                                                                       |nbit_register_3580                                                          |      50|
|1618  |              exe2l                                                                                                                          |exe2_3564                                                                   |      51|
|1619  |                ex3d_r                                                                                                                       |nbit_register_3579                                                          |      51|
|1620  |              fpu2h                                                                                                                          |fpu2_3565                                                                   |     570|
|1621  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_3574                                          |      87|
|1622  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_3575                                          |     478|
|1623  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_3576                                          |       1|
|1624  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_3577                                          |       3|
|1625  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_3578                                          |       1|
|1626  |              fpu2l                                                                                                                          |fpu2_3566                                                                   |     599|
|1627  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_3569                                          |      85|
|1628  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_3570                                          |     510|
|1629  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_3571                                          |       1|
|1630  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_3572                                          |       2|
|1631  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_3573                                          |       1|
|1632  |              spu2                                                                                                                           |spu2_3567                                                                   |      20|
|1633  |                sfma_so_r                                                                                                                    |nbit_register_3568                                                          |      20|
|1634  |            stage4_inst                                                                                                                      |stage4__xdcDup__5                                                           |    1948|
|1635  |              exe3h                                                                                                                          |exe3_3494                                                                   |     340|
|1636  |              exe3l                                                                                                                          |exe3_3495                                                                   |     339|
|1637  |              lmm                                                                                                                            |lmm__xdcDup__6                                                              |     634|
|1638  |                fpga_bram64                                                                                                                  |fpga_bram64__21                                                             |      32|
|1639  |                  U0                                                                                                                         |blk_mem_gen_v8_4_2__21                                                      |      32|
|1640  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_4_2_synth_3496                                               |      32|
|1641  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top_3497                                     |      32|
|1642  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_3498                            |      32|
|1643  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_3499                              |       1|
|1644  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_3562                            |       1|
|1645  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9_3500              |       1|
|1646  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9_3561            |       1|
|1647  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10_3501             |       1|
|1648  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10_3560           |       1|
|1649  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11_3502             |       1|
|1650  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11_3559           |       1|
|1651  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12_3503             |       1|
|1652  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12_3558           |       1|
|1653  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13_3504             |       1|
|1654  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13_3557           |       1|
|1655  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14_3505             |       1|
|1656  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14_3556           |       1|
|1657  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_3506             |       1|
|1658  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_3555           |       1|
|1659  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_3507             |       1|
|1660  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_3554           |       1|
|1661  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_3508             |       1|
|1662  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_3553           |       1|
|1663  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_3509             |       1|
|1664  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_3552           |       1|
|1665  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_3510              |       1|
|1666  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_3551            |       1|
|1667  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_3511             |       1|
|1668  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_3550           |       1|
|1669  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_3512             |       1|
|1670  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_3549           |       1|
|1671  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_3513             |       1|
|1672  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_3548           |       1|
|1673  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_3514             |       1|
|1674  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_3547           |       1|
|1675  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23_3515             |       1|
|1676  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23_3546           |       1|
|1677  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24_3516             |       1|
|1678  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24_3545           |       1|
|1679  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25_3517             |       1|
|1680  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25_3544           |       1|
|1681  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26_3518             |       1|
|1682  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26_3543           |       1|
|1683  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27_3519             |       1|
|1684  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27_3542           |       1|
|1685  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28_3520             |       1|
|1686  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28_3541           |       1|
|1687  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1_3521              |       1|
|1688  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1_3540            |       1|
|1689  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29_3522             |       1|
|1690  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29_3539           |       1|
|1691  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30_3523             |       1|
|1692  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30_3538           |       1|
|1693  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2_3524              |       1|
|1694  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2_3537            |       1|
|1695  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3_3525              |       1|
|1696  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3_3536            |       1|
|1697  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4_3526              |       1|
|1698  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4_3535            |       1|
|1699  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5_3527              |       1|
|1700  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5_3534            |       1|
|1701  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6_3528              |       1|
|1702  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6_3533            |       1|
|1703  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7_3529              |       1|
|1704  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7_3532            |       1|
|1705  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8_3530              |       1|
|1706  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8_3531            |       1|
|1707  |            stage5_inst                                                                                                                      |stage5_3493                                                                 |    8643|
|1708  |          \EMAX6_UNIT[5].unit                                                                                                                |unit__parameterized4                                                        |   33960|
|1709  |            lmring                                                                                                                           |lmring_3347                                                                 |    3363|
|1710  |              lmring_br                                                                                                                      |nbit_ndepth_queue__parameterized0_3488                                      |    1999|
|1711  |            stage1_inst                                                                                                                      |stage1_3348                                                                 |    7526|
|1712  |            stage2_inst                                                                                                                      |stage2_3349                                                                 |    8496|
|1713  |              eam0                                                                                                                           |eam_3439                                                                    |      36|
|1714  |              eam1                                                                                                                           |eam_3440                                                                    |      36|
|1715  |              exe1h                                                                                                                          |exe1_3441                                                                   |     997|
|1716  |                s                                                                                                                            |s_funnel__27                                                                |       8|
|1717  |                s__0                                                                                                                         |s_funnel__26                                                                |       8|
|1718  |                ex2d_r                                                                                                                       |nbit_register_3487                                                          |     981|
|1719  |              exe1l                                                                                                                          |exe1_3442                                                                   |    1678|
|1720  |                s                                                                                                                            |s_funnel__25                                                                |       8|
|1721  |                s__0                                                                                                                         |s_funnel__24                                                                |       8|
|1722  |                ex2d_r                                                                                                                       |nbit_register_3486                                                          |    1662|
|1723  |              fpu1h                                                                                                                          |fpu1_3443                                                                   |    1260|
|1724  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_3474                                          |     185|
|1725  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_3475                                          |     544|
|1726  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_3476                                          |     239|
|1727  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_3477                                          |       2|
|1728  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_3478                                          |       3|
|1729  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_3479                                          |       5|
|1730  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_3480                                          |      26|
|1731  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_3481                                          |      28|
|1732  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_3482                                          |     134|
|1733  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_3483                                          |       7|
|1734  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_3484                                          |       2|
|1735  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_3485                                          |      85|
|1736  |              fpu1l                                                                                                                          |fpu1_3444                                                                   |    1348|
|1737  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_3462                                          |     599|
|1738  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_3463                                          |     159|
|1739  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_3464                                          |     254|
|1740  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_3465                                          |       2|
|1741  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_3466                                          |      28|
|1742  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_3467                                          |       5|
|1743  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_3468                                          |      15|
|1744  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_3469                                          |      37|
|1745  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_3470                                          |     152|
|1746  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_3471                                          |       9|
|1747  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_3472                                          |       3|
|1748  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_3473                                          |      85|
|1749  |              spu1                                                                                                                           |spu1_3445                                                                   |    1517|
|1750  |                sfma_sfmanc0_r                                                                                                               |nbit_register__parameterized3_3446                                          |      23|
|1751  |                sfma_sfmanc1_r                                                                                                               |nbit_register__parameterized3_3447                                          |       8|
|1752  |                sfma_sfmanc2_r                                                                                                               |nbit_register__parameterized3_3448                                          |      27|
|1753  |                sfma_sfmanc3_r                                                                                                               |nbit_register__parameterized3_3449                                          |      14|
|1754  |                sfma_sfmanc4_r                                                                                                               |nbit_register__parameterized3_3450                                          |       8|
|1755  |                sfma_sfmanc5_r                                                                                                               |nbit_register__parameterized3_3451                                          |      13|
|1756  |                sfma_sfmanc6_r                                                                                                               |nbit_register__parameterized3_3452                                          |      13|
|1757  |                sfma_sfmanc7_r                                                                                                               |nbit_register__parameterized3_3453                                          |       8|
|1758  |                sfma_sfmapc0_r                                                                                                               |nbit_register__parameterized3_3454                                          |      56|
|1759  |                sfma_sfmapc1_r                                                                                                               |nbit_register__parameterized3_3455                                          |      41|
|1760  |                sfma_sfmapc2_r                                                                                                               |nbit_register__parameterized3_3456                                          |      60|
|1761  |                sfma_sfmapc3_r                                                                                                               |nbit_register__parameterized3_3457                                          |      47|
|1762  |                sfma_sfmapc4_r                                                                                                               |nbit_register__parameterized3_3458                                          |      41|
|1763  |                sfma_sfmapc5_r                                                                                                               |nbit_register__parameterized3_3459                                          |      46|
|1764  |                sfma_sfmapc6_r                                                                                                               |nbit_register__parameterized3_3460                                          |      46|
|1765  |                sfma_sfmapc7_r                                                                                                               |nbit_register__parameterized3_3461                                          |      42|
|1766  |            stage3_inst                                                                                                                      |stage3_3350                                                                 |    2344|
|1767  |              exe2h                                                                                                                          |exe2_3421                                                                   |      50|
|1768  |                ex3d_r                                                                                                                       |nbit_register_3438                                                          |      50|
|1769  |              exe2l                                                                                                                          |exe2_3422                                                                   |      51|
|1770  |                ex3d_r                                                                                                                       |nbit_register_3437                                                          |      51|
|1771  |              fpu2h                                                                                                                          |fpu2_3423                                                                   |     570|
|1772  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_3432                                          |      87|
|1773  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_3433                                          |     478|
|1774  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_3434                                          |       1|
|1775  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_3435                                          |       3|
|1776  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_3436                                          |       1|
|1777  |              fpu2l                                                                                                                          |fpu2_3424                                                                   |     599|
|1778  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_3427                                          |      85|
|1779  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_3428                                          |     510|
|1780  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_3429                                          |       1|
|1781  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_3430                                          |       2|
|1782  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_3431                                          |       1|
|1783  |              spu2                                                                                                                           |spu2_3425                                                                   |      20|
|1784  |                sfma_so_r                                                                                                                    |nbit_register_3426                                                          |      20|
|1785  |            stage4_inst                                                                                                                      |stage4__xdcDup__6                                                           |    1948|
|1786  |              exe3h                                                                                                                          |exe3_3352                                                                   |     340|
|1787  |              exe3l                                                                                                                          |exe3_3353                                                                   |     339|
|1788  |              lmm                                                                                                                            |lmm__xdcDup__7                                                              |     634|
|1789  |                fpga_bram64                                                                                                                  |fpga_bram64__22                                                             |      32|
|1790  |                  U0                                                                                                                         |blk_mem_gen_v8_4_2__22                                                      |      32|
|1791  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_4_2_synth_3354                                               |      32|
|1792  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top_3355                                     |      32|
|1793  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_3356                            |      32|
|1794  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_3357                              |       1|
|1795  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_3420                            |       1|
|1796  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9_3358              |       1|
|1797  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9_3419            |       1|
|1798  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10_3359             |       1|
|1799  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10_3418           |       1|
|1800  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11_3360             |       1|
|1801  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11_3417           |       1|
|1802  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12_3361             |       1|
|1803  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12_3416           |       1|
|1804  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13_3362             |       1|
|1805  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13_3415           |       1|
|1806  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14_3363             |       1|
|1807  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14_3414           |       1|
|1808  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_3364             |       1|
|1809  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_3413           |       1|
|1810  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_3365             |       1|
|1811  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_3412           |       1|
|1812  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_3366             |       1|
|1813  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_3411           |       1|
|1814  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_3367             |       1|
|1815  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_3410           |       1|
|1816  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_3368              |       1|
|1817  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_3409            |       1|
|1818  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_3369             |       1|
|1819  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_3408           |       1|
|1820  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_3370             |       1|
|1821  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_3407           |       1|
|1822  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_3371             |       1|
|1823  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_3406           |       1|
|1824  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_3372             |       1|
|1825  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_3405           |       1|
|1826  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23_3373             |       1|
|1827  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23_3404           |       1|
|1828  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24_3374             |       1|
|1829  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24_3403           |       1|
|1830  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25_3375             |       1|
|1831  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25_3402           |       1|
|1832  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26_3376             |       1|
|1833  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26_3401           |       1|
|1834  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27_3377             |       1|
|1835  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27_3400           |       1|
|1836  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28_3378             |       1|
|1837  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28_3399           |       1|
|1838  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1_3379              |       1|
|1839  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1_3398            |       1|
|1840  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29_3380             |       1|
|1841  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29_3397           |       1|
|1842  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30_3381             |       1|
|1843  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30_3396           |       1|
|1844  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2_3382              |       1|
|1845  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2_3395            |       1|
|1846  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3_3383              |       1|
|1847  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3_3394            |       1|
|1848  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4_3384              |       1|
|1849  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4_3393            |       1|
|1850  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5_3385              |       1|
|1851  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5_3392            |       1|
|1852  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6_3386              |       1|
|1853  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6_3391            |       1|
|1854  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7_3387              |       1|
|1855  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7_3390            |       1|
|1856  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8_3388              |       1|
|1857  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8_3389            |       1|
|1858  |            stage5_inst                                                                                                                      |stage5_3351                                                                 |    8643|
|1859  |          \EMAX6_UNIT[6].mux_top_buf                                                                                                         |nbit_ndepth_queue_2795                                                      |    1157|
|1860  |          \EMAX6_UNIT[6].unit                                                                                                                |unit__parameterized5                                                        |   33995|
|1861  |            lmring                                                                                                                           |lmring_3205                                                                 |    3422|
|1862  |              lmring_br                                                                                                                      |nbit_ndepth_queue__parameterized0_3346                                      |    2078|
|1863  |            stage1_inst                                                                                                                      |stage1_3206                                                                 |    7526|
|1864  |            stage2_inst                                                                                                                      |stage2_3207                                                                 |    8496|
|1865  |              eam0                                                                                                                           |eam_3297                                                                    |      36|
|1866  |              eam1                                                                                                                           |eam_3298                                                                    |      36|
|1867  |              exe1h                                                                                                                          |exe1_3299                                                                   |     997|
|1868  |                s                                                                                                                            |s_funnel__31                                                                |       8|
|1869  |                s__0                                                                                                                         |s_funnel__30                                                                |       8|
|1870  |                ex2d_r                                                                                                                       |nbit_register_3345                                                          |     981|
|1871  |              exe1l                                                                                                                          |exe1_3300                                                                   |    1678|
|1872  |                s                                                                                                                            |s_funnel__29                                                                |       8|
|1873  |                s__0                                                                                                                         |s_funnel__28                                                                |       8|
|1874  |                ex2d_r                                                                                                                       |nbit_register_3344                                                          |    1662|
|1875  |              fpu1h                                                                                                                          |fpu1_3301                                                                   |    1260|
|1876  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_3332                                          |     185|
|1877  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_3333                                          |     544|
|1878  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_3334                                          |     239|
|1879  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_3335                                          |       2|
|1880  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_3336                                          |       3|
|1881  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_3337                                          |       5|
|1882  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_3338                                          |      26|
|1883  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_3339                                          |      28|
|1884  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_3340                                          |     134|
|1885  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_3341                                          |       7|
|1886  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_3342                                          |       2|
|1887  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_3343                                          |      85|
|1888  |              fpu1l                                                                                                                          |fpu1_3302                                                                   |    1348|
|1889  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_3320                                          |     599|
|1890  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_3321                                          |     159|
|1891  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_3322                                          |     254|
|1892  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_3323                                          |       2|
|1893  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_3324                                          |      28|
|1894  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_3325                                          |       5|
|1895  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_3326                                          |      15|
|1896  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_3327                                          |      37|
|1897  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_3328                                          |     152|
|1898  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_3329                                          |       9|
|1899  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_3330                                          |       3|
|1900  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_3331                                          |      85|
|1901  |              spu1                                                                                                                           |spu1_3303                                                                   |    1517|
|1902  |                sfma_sfmanc0_r                                                                                                               |nbit_register__parameterized3_3304                                          |      23|
|1903  |                sfma_sfmanc1_r                                                                                                               |nbit_register__parameterized3_3305                                          |       8|
|1904  |                sfma_sfmanc2_r                                                                                                               |nbit_register__parameterized3_3306                                          |      27|
|1905  |                sfma_sfmanc3_r                                                                                                               |nbit_register__parameterized3_3307                                          |      14|
|1906  |                sfma_sfmanc4_r                                                                                                               |nbit_register__parameterized3_3308                                          |       8|
|1907  |                sfma_sfmanc5_r                                                                                                               |nbit_register__parameterized3_3309                                          |      13|
|1908  |                sfma_sfmanc6_r                                                                                                               |nbit_register__parameterized3_3310                                          |      13|
|1909  |                sfma_sfmanc7_r                                                                                                               |nbit_register__parameterized3_3311                                          |       8|
|1910  |                sfma_sfmapc0_r                                                                                                               |nbit_register__parameterized3_3312                                          |      56|
|1911  |                sfma_sfmapc1_r                                                                                                               |nbit_register__parameterized3_3313                                          |      41|
|1912  |                sfma_sfmapc2_r                                                                                                               |nbit_register__parameterized3_3314                                          |      60|
|1913  |                sfma_sfmapc3_r                                                                                                               |nbit_register__parameterized3_3315                                          |      47|
|1914  |                sfma_sfmapc4_r                                                                                                               |nbit_register__parameterized3_3316                                          |      41|
|1915  |                sfma_sfmapc5_r                                                                                                               |nbit_register__parameterized3_3317                                          |      46|
|1916  |                sfma_sfmapc6_r                                                                                                               |nbit_register__parameterized3_3318                                          |      46|
|1917  |                sfma_sfmapc7_r                                                                                                               |nbit_register__parameterized3_3319                                          |      42|
|1918  |            stage3_inst                                                                                                                      |stage3_3208                                                                 |    2341|
|1919  |              exe2h                                                                                                                          |exe2_3279                                                                   |      50|
|1920  |                ex3d_r                                                                                                                       |nbit_register_3296                                                          |      50|
|1921  |              exe2l                                                                                                                          |exe2_3280                                                                   |      51|
|1922  |                ex3d_r                                                                                                                       |nbit_register_3295                                                          |      51|
|1923  |              fpu2h                                                                                                                          |fpu2_3281                                                                   |     570|
|1924  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_3290                                          |      87|
|1925  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_3291                                          |     478|
|1926  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_3292                                          |       1|
|1927  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_3293                                          |       3|
|1928  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_3294                                          |       1|
|1929  |              fpu2l                                                                                                                          |fpu2_3282                                                                   |     599|
|1930  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_3285                                          |      85|
|1931  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_3286                                          |     510|
|1932  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_3287                                          |       1|
|1933  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_3288                                          |       2|
|1934  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_3289                                          |       1|
|1935  |              spu2                                                                                                                           |spu2_3283                                                                   |      20|
|1936  |                sfma_so_r                                                                                                                    |nbit_register_3284                                                          |      20|
|1937  |            stage4_inst                                                                                                                      |stage4__xdcDup__7                                                           |    1948|
|1938  |              exe3h                                                                                                                          |exe3_3210                                                                   |     340|
|1939  |              exe3l                                                                                                                          |exe3_3211                                                                   |     339|
|1940  |              lmm                                                                                                                            |lmm__xdcDup__8                                                              |     634|
|1941  |                fpga_bram64                                                                                                                  |fpga_bram64__23                                                             |      32|
|1942  |                  U0                                                                                                                         |blk_mem_gen_v8_4_2__23                                                      |      32|
|1943  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_4_2_synth_3212                                               |      32|
|1944  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top_3213                                     |      32|
|1945  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_3214                            |      32|
|1946  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_3215                              |       1|
|1947  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_3278                            |       1|
|1948  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9_3216              |       1|
|1949  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9_3277            |       1|
|1950  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10_3217             |       1|
|1951  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10_3276           |       1|
|1952  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11_3218             |       1|
|1953  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11_3275           |       1|
|1954  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12_3219             |       1|
|1955  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12_3274           |       1|
|1956  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13_3220             |       1|
|1957  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13_3273           |       1|
|1958  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14_3221             |       1|
|1959  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14_3272           |       1|
|1960  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_3222             |       1|
|1961  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_3271           |       1|
|1962  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_3223             |       1|
|1963  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_3270           |       1|
|1964  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_3224             |       1|
|1965  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_3269           |       1|
|1966  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_3225             |       1|
|1967  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_3268           |       1|
|1968  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_3226              |       1|
|1969  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_3267            |       1|
|1970  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_3227             |       1|
|1971  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_3266           |       1|
|1972  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_3228             |       1|
|1973  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_3265           |       1|
|1974  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_3229             |       1|
|1975  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_3264           |       1|
|1976  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_3230             |       1|
|1977  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_3263           |       1|
|1978  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23_3231             |       1|
|1979  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23_3262           |       1|
|1980  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24_3232             |       1|
|1981  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24_3261           |       1|
|1982  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25_3233             |       1|
|1983  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25_3260           |       1|
|1984  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26_3234             |       1|
|1985  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26_3259           |       1|
|1986  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27_3235             |       1|
|1987  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27_3258           |       1|
|1988  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28_3236             |       1|
|1989  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28_3257           |       1|
|1990  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1_3237              |       1|
|1991  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1_3256            |       1|
|1992  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29_3238             |       1|
|1993  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29_3255           |       1|
|1994  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30_3239             |       1|
|1995  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30_3254           |       1|
|1996  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2_3240              |       1|
|1997  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2_3253            |       1|
|1998  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3_3241              |       1|
|1999  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3_3252            |       1|
|2000  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4_3242              |       1|
|2001  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4_3251            |       1|
|2002  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5_3243              |       1|
|2003  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5_3250            |       1|
|2004  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6_3244              |       1|
|2005  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6_3249            |       1|
|2006  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7_3245              |       1|
|2007  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7_3248            |       1|
|2008  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8_3246              |       1|
|2009  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8_3247            |       1|
|2010  |            stage5_inst                                                                                                                      |stage5_3209                                                                 |    8643|
|2011  |          \EMAX6_UNIT[7].unit                                                                                                                |unit__parameterized6                                                        |   33433|
|2012  |            lmring                                                                                                                           |lmring_3063                                                                 |    2857|
|2013  |              lmring_br                                                                                                                      |nbit_ndepth_queue__parameterized0_3204                                      |    1570|
|2014  |            stage1_inst                                                                                                                      |stage1_3064                                                                 |    7526|
|2015  |            stage2_inst                                                                                                                      |stage2_3065                                                                 |    8496|
|2016  |              eam0                                                                                                                           |eam_3155                                                                    |      36|
|2017  |              eam1                                                                                                                           |eam_3156                                                                    |      36|
|2018  |              exe1h                                                                                                                          |exe1_3157                                                                   |     997|
|2019  |                s                                                                                                                            |s_funnel__35                                                                |       8|
|2020  |                s__0                                                                                                                         |s_funnel__34                                                                |       8|
|2021  |                ex2d_r                                                                                                                       |nbit_register_3203                                                          |     981|
|2022  |              exe1l                                                                                                                          |exe1_3158                                                                   |    1678|
|2023  |                s                                                                                                                            |s_funnel__33                                                                |       8|
|2024  |                s__0                                                                                                                         |s_funnel__32                                                                |       8|
|2025  |                ex2d_r                                                                                                                       |nbit_register_3202                                                          |    1662|
|2026  |              fpu1h                                                                                                                          |fpu1_3159                                                                   |    1260|
|2027  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_3190                                          |     185|
|2028  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_3191                                          |     544|
|2029  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_3192                                          |     239|
|2030  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_3193                                          |       2|
|2031  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_3194                                          |       3|
|2032  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_3195                                          |       5|
|2033  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_3196                                          |      26|
|2034  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_3197                                          |      28|
|2035  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_3198                                          |     134|
|2036  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_3199                                          |       7|
|2037  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_3200                                          |       2|
|2038  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_3201                                          |      85|
|2039  |              fpu1l                                                                                                                          |fpu1_3160                                                                   |    1348|
|2040  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_3178                                          |     599|
|2041  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_3179                                          |     159|
|2042  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_3180                                          |     254|
|2043  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_3181                                          |       2|
|2044  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_3182                                          |      28|
|2045  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_3183                                          |       5|
|2046  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_3184                                          |      15|
|2047  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_3185                                          |      37|
|2048  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_3186                                          |     152|
|2049  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_3187                                          |       9|
|2050  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_3188                                          |       3|
|2051  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_3189                                          |      85|
|2052  |              spu1                                                                                                                           |spu1_3161                                                                   |    1517|
|2053  |                sfma_sfmanc0_r                                                                                                               |nbit_register__parameterized3_3162                                          |      23|
|2054  |                sfma_sfmanc1_r                                                                                                               |nbit_register__parameterized3_3163                                          |       8|
|2055  |                sfma_sfmanc2_r                                                                                                               |nbit_register__parameterized3_3164                                          |      27|
|2056  |                sfma_sfmanc3_r                                                                                                               |nbit_register__parameterized3_3165                                          |      14|
|2057  |                sfma_sfmanc4_r                                                                                                               |nbit_register__parameterized3_3166                                          |       8|
|2058  |                sfma_sfmanc5_r                                                                                                               |nbit_register__parameterized3_3167                                          |      13|
|2059  |                sfma_sfmanc6_r                                                                                                               |nbit_register__parameterized3_3168                                          |      13|
|2060  |                sfma_sfmanc7_r                                                                                                               |nbit_register__parameterized3_3169                                          |       8|
|2061  |                sfma_sfmapc0_r                                                                                                               |nbit_register__parameterized3_3170                                          |      56|
|2062  |                sfma_sfmapc1_r                                                                                                               |nbit_register__parameterized3_3171                                          |      41|
|2063  |                sfma_sfmapc2_r                                                                                                               |nbit_register__parameterized3_3172                                          |      60|
|2064  |                sfma_sfmapc3_r                                                                                                               |nbit_register__parameterized3_3173                                          |      47|
|2065  |                sfma_sfmapc4_r                                                                                                               |nbit_register__parameterized3_3174                                          |      41|
|2066  |                sfma_sfmapc5_r                                                                                                               |nbit_register__parameterized3_3175                                          |      46|
|2067  |                sfma_sfmapc6_r                                                                                                               |nbit_register__parameterized3_3176                                          |      46|
|2068  |                sfma_sfmapc7_r                                                                                                               |nbit_register__parameterized3_3177                                          |      42|
|2069  |            stage3_inst                                                                                                                      |stage3_3066                                                                 |    2344|
|2070  |              exe2h                                                                                                                          |exe2_3137                                                                   |      50|
|2071  |                ex3d_r                                                                                                                       |nbit_register_3154                                                          |      50|
|2072  |              exe2l                                                                                                                          |exe2_3138                                                                   |      51|
|2073  |                ex3d_r                                                                                                                       |nbit_register_3153                                                          |      51|
|2074  |              fpu2h                                                                                                                          |fpu2_3139                                                                   |     570|
|2075  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_3148                                          |      87|
|2076  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_3149                                          |     478|
|2077  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_3150                                          |       1|
|2078  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_3151                                          |       3|
|2079  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_3152                                          |       1|
|2080  |              fpu2l                                                                                                                          |fpu2_3140                                                                   |     599|
|2081  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_3143                                          |      85|
|2082  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_3144                                          |     510|
|2083  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_3145                                          |       1|
|2084  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_3146                                          |       2|
|2085  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_3147                                          |       1|
|2086  |              spu2                                                                                                                           |spu2_3141                                                                   |      20|
|2087  |                sfma_so_r                                                                                                                    |nbit_register_3142                                                          |      20|
|2088  |            stage4_inst                                                                                                                      |stage4__xdcDup__8                                                           |    1948|
|2089  |              exe3h                                                                                                                          |exe3_3068                                                                   |     340|
|2090  |              exe3l                                                                                                                          |exe3_3069                                                                   |     339|
|2091  |              lmm                                                                                                                            |lmm__xdcDup__9                                                              |     634|
|2092  |                fpga_bram64                                                                                                                  |fpga_bram64__24                                                             |      32|
|2093  |                  U0                                                                                                                         |blk_mem_gen_v8_4_2__24                                                      |      32|
|2094  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_4_2_synth_3070                                               |      32|
|2095  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top_3071                                     |      32|
|2096  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_3072                            |      32|
|2097  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_3073                              |       1|
|2098  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_3136                            |       1|
|2099  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9_3074              |       1|
|2100  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9_3135            |       1|
|2101  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10_3075             |       1|
|2102  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10_3134           |       1|
|2103  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11_3076             |       1|
|2104  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11_3133           |       1|
|2105  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12_3077             |       1|
|2106  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12_3132           |       1|
|2107  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13_3078             |       1|
|2108  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13_3131           |       1|
|2109  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14_3079             |       1|
|2110  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14_3130           |       1|
|2111  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_3080             |       1|
|2112  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_3129           |       1|
|2113  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_3081             |       1|
|2114  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_3128           |       1|
|2115  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_3082             |       1|
|2116  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_3127           |       1|
|2117  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_3083             |       1|
|2118  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_3126           |       1|
|2119  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_3084              |       1|
|2120  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_3125            |       1|
|2121  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_3085             |       1|
|2122  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_3124           |       1|
|2123  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_3086             |       1|
|2124  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_3123           |       1|
|2125  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_3087             |       1|
|2126  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_3122           |       1|
|2127  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_3088             |       1|
|2128  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_3121           |       1|
|2129  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23_3089             |       1|
|2130  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23_3120           |       1|
|2131  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24_3090             |       1|
|2132  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24_3119           |       1|
|2133  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25_3091             |       1|
|2134  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25_3118           |       1|
|2135  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26_3092             |       1|
|2136  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26_3117           |       1|
|2137  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27_3093             |       1|
|2138  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27_3116           |       1|
|2139  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28_3094             |       1|
|2140  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28_3115           |       1|
|2141  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1_3095              |       1|
|2142  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1_3114            |       1|
|2143  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29_3096             |       1|
|2144  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29_3113           |       1|
|2145  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30_3097             |       1|
|2146  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30_3112           |       1|
|2147  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2_3098              |       1|
|2148  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2_3111            |       1|
|2149  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3_3099              |       1|
|2150  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3_3110            |       1|
|2151  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4_3100              |       1|
|2152  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4_3109            |       1|
|2153  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5_3101              |       1|
|2154  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5_3108            |       1|
|2155  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6_3102              |       1|
|2156  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6_3107            |       1|
|2157  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7_3103              |       1|
|2158  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7_3106            |       1|
|2159  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8_3104              |       1|
|2160  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8_3105            |       1|
|2161  |            stage5_inst                                                                                                                      |stage5_3067                                                                 |    8643|
|2162  |          \EMAX6_UNIT[8].mux_top_buf                                                                                                         |nbit_ndepth_queue_2796                                                      |    1156|
|2163  |          \EMAX6_UNIT[8].unit                                                                                                                |unit__parameterized7                                                        |   33980|
|2164  |            lmring                                                                                                                           |lmring_2921                                                                 |    3407|
|2165  |              lmring_br                                                                                                                      |nbit_ndepth_queue__parameterized0_3062                                      |    2078|
|2166  |            stage1_inst                                                                                                                      |stage1_2922                                                                 |    7526|
|2167  |            stage2_inst                                                                                                                      |stage2_2923                                                                 |    8496|
|2168  |              eam0                                                                                                                           |eam_3013                                                                    |      36|
|2169  |              eam1                                                                                                                           |eam_3014                                                                    |      36|
|2170  |              exe1h                                                                                                                          |exe1_3015                                                                   |     997|
|2171  |                s                                                                                                                            |s_funnel__39                                                                |       8|
|2172  |                s__0                                                                                                                         |s_funnel__38                                                                |       8|
|2173  |                ex2d_r                                                                                                                       |nbit_register_3061                                                          |     981|
|2174  |              exe1l                                                                                                                          |exe1_3016                                                                   |    1678|
|2175  |                s                                                                                                                            |s_funnel__37                                                                |       8|
|2176  |                s__0                                                                                                                         |s_funnel__36                                                                |       8|
|2177  |                ex2d_r                                                                                                                       |nbit_register_3060                                                          |    1662|
|2178  |              fpu1h                                                                                                                          |fpu1_3017                                                                   |    1260|
|2179  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_3048                                          |     185|
|2180  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_3049                                          |     544|
|2181  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_3050                                          |     239|
|2182  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_3051                                          |       2|
|2183  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_3052                                          |       3|
|2184  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_3053                                          |       5|
|2185  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_3054                                          |      26|
|2186  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_3055                                          |      28|
|2187  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_3056                                          |     134|
|2188  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_3057                                          |       7|
|2189  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_3058                                          |       2|
|2190  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_3059                                          |      85|
|2191  |              fpu1l                                                                                                                          |fpu1_3018                                                                   |    1348|
|2192  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_3036                                          |     599|
|2193  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_3037                                          |     159|
|2194  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_3038                                          |     254|
|2195  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_3039                                          |       2|
|2196  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_3040                                          |      28|
|2197  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_3041                                          |       5|
|2198  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_3042                                          |      15|
|2199  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_3043                                          |      37|
|2200  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_3044                                          |     152|
|2201  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_3045                                          |       9|
|2202  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_3046                                          |       3|
|2203  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_3047                                          |      85|
|2204  |              spu1                                                                                                                           |spu1_3019                                                                   |    1517|
|2205  |                sfma_sfmanc0_r                                                                                                               |nbit_register__parameterized3_3020                                          |      23|
|2206  |                sfma_sfmanc1_r                                                                                                               |nbit_register__parameterized3_3021                                          |       8|
|2207  |                sfma_sfmanc2_r                                                                                                               |nbit_register__parameterized3_3022                                          |      27|
|2208  |                sfma_sfmanc3_r                                                                                                               |nbit_register__parameterized3_3023                                          |      14|
|2209  |                sfma_sfmanc4_r                                                                                                               |nbit_register__parameterized3_3024                                          |       8|
|2210  |                sfma_sfmanc5_r                                                                                                               |nbit_register__parameterized3_3025                                          |      13|
|2211  |                sfma_sfmanc6_r                                                                                                               |nbit_register__parameterized3_3026                                          |      13|
|2212  |                sfma_sfmanc7_r                                                                                                               |nbit_register__parameterized3_3027                                          |       8|
|2213  |                sfma_sfmapc0_r                                                                                                               |nbit_register__parameterized3_3028                                          |      56|
|2214  |                sfma_sfmapc1_r                                                                                                               |nbit_register__parameterized3_3029                                          |      41|
|2215  |                sfma_sfmapc2_r                                                                                                               |nbit_register__parameterized3_3030                                          |      60|
|2216  |                sfma_sfmapc3_r                                                                                                               |nbit_register__parameterized3_3031                                          |      47|
|2217  |                sfma_sfmapc4_r                                                                                                               |nbit_register__parameterized3_3032                                          |      41|
|2218  |                sfma_sfmapc5_r                                                                                                               |nbit_register__parameterized3_3033                                          |      46|
|2219  |                sfma_sfmapc6_r                                                                                                               |nbit_register__parameterized3_3034                                          |      46|
|2220  |                sfma_sfmapc7_r                                                                                                               |nbit_register__parameterized3_3035                                          |      42|
|2221  |            stage3_inst                                                                                                                      |stage3_2924                                                                 |    2341|
|2222  |              exe2h                                                                                                                          |exe2_2995                                                                   |      50|
|2223  |                ex3d_r                                                                                                                       |nbit_register_3012                                                          |      50|
|2224  |              exe2l                                                                                                                          |exe2_2996                                                                   |      51|
|2225  |                ex3d_r                                                                                                                       |nbit_register_3011                                                          |      51|
|2226  |              fpu2h                                                                                                                          |fpu2_2997                                                                   |     570|
|2227  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_3006                                          |      87|
|2228  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_3007                                          |     478|
|2229  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_3008                                          |       1|
|2230  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_3009                                          |       3|
|2231  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_3010                                          |       1|
|2232  |              fpu2l                                                                                                                          |fpu2_2998                                                                   |     599|
|2233  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_3001                                          |      85|
|2234  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_3002                                          |     510|
|2235  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_3003                                          |       1|
|2236  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_3004                                          |       2|
|2237  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_3005                                          |       1|
|2238  |              spu2                                                                                                                           |spu2_2999                                                                   |      20|
|2239  |                sfma_so_r                                                                                                                    |nbit_register_3000                                                          |      20|
|2240  |            stage4_inst                                                                                                                      |stage4__xdcDup__9                                                           |    1948|
|2241  |              exe3h                                                                                                                          |exe3_2926                                                                   |     340|
|2242  |              exe3l                                                                                                                          |exe3_2927                                                                   |     339|
|2243  |              lmm                                                                                                                            |lmm__xdcDup__10                                                             |     634|
|2244  |                fpga_bram64                                                                                                                  |fpga_bram64__25                                                             |      32|
|2245  |                  U0                                                                                                                         |blk_mem_gen_v8_4_2__25                                                      |      32|
|2246  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_4_2_synth_2928                                               |      32|
|2247  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top_2929                                     |      32|
|2248  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_2930                            |      32|
|2249  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_2931                              |       1|
|2250  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_2994                            |       1|
|2251  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9_2932              |       1|
|2252  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9_2993            |       1|
|2253  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10_2933             |       1|
|2254  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10_2992           |       1|
|2255  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11_2934             |       1|
|2256  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11_2991           |       1|
|2257  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12_2935             |       1|
|2258  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12_2990           |       1|
|2259  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13_2936             |       1|
|2260  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13_2989           |       1|
|2261  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14_2937             |       1|
|2262  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14_2988           |       1|
|2263  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_2938             |       1|
|2264  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_2987           |       1|
|2265  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_2939             |       1|
|2266  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_2986           |       1|
|2267  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_2940             |       1|
|2268  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_2985           |       1|
|2269  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_2941             |       1|
|2270  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_2984           |       1|
|2271  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_2942              |       1|
|2272  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_2983            |       1|
|2273  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_2943             |       1|
|2274  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_2982           |       1|
|2275  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_2944             |       1|
|2276  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_2981           |       1|
|2277  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_2945             |       1|
|2278  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_2980           |       1|
|2279  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_2946             |       1|
|2280  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_2979           |       1|
|2281  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23_2947             |       1|
|2282  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23_2978           |       1|
|2283  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24_2948             |       1|
|2284  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24_2977           |       1|
|2285  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25_2949             |       1|
|2286  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25_2976           |       1|
|2287  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26_2950             |       1|
|2288  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26_2975           |       1|
|2289  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27_2951             |       1|
|2290  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27_2974           |       1|
|2291  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28_2952             |       1|
|2292  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28_2973           |       1|
|2293  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1_2953              |       1|
|2294  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1_2972            |       1|
|2295  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29_2954             |       1|
|2296  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29_2971           |       1|
|2297  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30_2955             |       1|
|2298  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30_2970           |       1|
|2299  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2_2956              |       1|
|2300  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2_2969            |       1|
|2301  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3_2957              |       1|
|2302  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3_2968            |       1|
|2303  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4_2958              |       1|
|2304  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4_2967            |       1|
|2305  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5_2959              |       1|
|2306  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5_2966            |       1|
|2307  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6_2960              |       1|
|2308  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6_2965            |       1|
|2309  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7_2961              |       1|
|2310  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7_2964            |       1|
|2311  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8_2962              |       1|
|2312  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8_2963            |       1|
|2313  |            stage5_inst                                                                                                                      |stage5_2925                                                                 |    8643|
|2314  |          \EMAX6_UNIT[9].unit                                                                                                                |unit__parameterized8                                                        |   33702|
|2315  |            lmring                                                                                                                           |lmring                                                                      |    3125|
|2316  |              lmring_br                                                                                                                      |nbit_ndepth_queue__parameterized0_2920                                      |    1826|
|2317  |            stage1_inst                                                                                                                      |stage1                                                                      |    7526|
|2318  |            stage2_inst                                                                                                                      |stage2                                                                      |    8496|
|2319  |              eam0                                                                                                                           |eam                                                                         |      36|
|2320  |              eam1                                                                                                                           |eam_2877                                                                    |      36|
|2321  |              exe1h                                                                                                                          |exe1                                                                        |     997|
|2322  |                s                                                                                                                            |s_funnel__43                                                                |       8|
|2323  |                s__0                                                                                                                         |s_funnel__42                                                                |       8|
|2324  |                ex2d_r                                                                                                                       |nbit_register_2919                                                          |     981|
|2325  |              exe1l                                                                                                                          |exe1_2878                                                                   |    1678|
|2326  |                s                                                                                                                            |s_funnel__41                                                                |       8|
|2327  |                s__0                                                                                                                         |s_funnel__40                                                                |       8|
|2328  |                ex2d_r                                                                                                                       |nbit_register_2918                                                          |    1662|
|2329  |              fpu1h                                                                                                                          |fpu1                                                                        |    1260|
|2330  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2_2906                                          |     185|
|2331  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_2907                                          |     544|
|2332  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_2908                                          |     239|
|2333  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_2909                                          |       2|
|2334  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_2910                                          |       3|
|2335  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_2911                                          |       5|
|2336  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_2912                                          |      26|
|2337  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_2913                                          |      28|
|2338  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_2914                                          |     134|
|2339  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_2915                                          |       7|
|2340  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_2916                                          |       2|
|2341  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_2917                                          |      85|
|2342  |              fpu1l                                                                                                                          |fpu1_2879                                                                   |    1348|
|2343  |                ex1_d_csa_c_r                                                                                                                |nbit_register__parameterized2                                               |     599|
|2344  |                ex1_d_csa_s_r                                                                                                                |nbit_register__parameterized2_2895                                          |     159|
|2345  |                ex1_d_exp_r                                                                                                                  |nbit_register__parameterized1_2896                                          |     254|
|2346  |                ex1_d_inf_r                                                                                                                  |nbit_register__parameterized0_2897                                          |       2|
|2347  |                ex1_d_nan_r                                                                                                                  |nbit_register__parameterized0_2898                                          |      28|
|2348  |                ex1_d_s_r                                                                                                                    |nbit_register__parameterized0_2899                                          |       5|
|2349  |                ex1_d_zero_r                                                                                                                 |nbit_register__parameterized0_2900                                          |      15|
|2350  |                fadd_s1_exp_r                                                                                                                |nbit_register__parameterized1_2901                                          |      37|
|2351  |                fadd_s1_frac_r                                                                                                               |nbit_register__parameterized2_2902                                          |     152|
|2352  |                fadd_s1_inf_r                                                                                                                |nbit_register__parameterized0_2903                                          |       9|
|2353  |                fadd_s1_nan_r                                                                                                                |nbit_register__parameterized0_2904                                          |       3|
|2354  |                fadd_s1_s_r                                                                                                                  |nbit_register__parameterized0_2905                                          |      85|
|2355  |              spu1                                                                                                                           |spu1                                                                        |    1517|
|2356  |                sfma_sfmanc0_r                                                                                                               |nbit_register__parameterized3                                               |      23|
|2357  |                sfma_sfmanc1_r                                                                                                               |nbit_register__parameterized3_2880                                          |       8|
|2358  |                sfma_sfmanc2_r                                                                                                               |nbit_register__parameterized3_2881                                          |      27|
|2359  |                sfma_sfmanc3_r                                                                                                               |nbit_register__parameterized3_2882                                          |      14|
|2360  |                sfma_sfmanc4_r                                                                                                               |nbit_register__parameterized3_2883                                          |       8|
|2361  |                sfma_sfmanc5_r                                                                                                               |nbit_register__parameterized3_2884                                          |      13|
|2362  |                sfma_sfmanc6_r                                                                                                               |nbit_register__parameterized3_2885                                          |      13|
|2363  |                sfma_sfmanc7_r                                                                                                               |nbit_register__parameterized3_2886                                          |       8|
|2364  |                sfma_sfmapc0_r                                                                                                               |nbit_register__parameterized3_2887                                          |      56|
|2365  |                sfma_sfmapc1_r                                                                                                               |nbit_register__parameterized3_2888                                          |      41|
|2366  |                sfma_sfmapc2_r                                                                                                               |nbit_register__parameterized3_2889                                          |      60|
|2367  |                sfma_sfmapc3_r                                                                                                               |nbit_register__parameterized3_2890                                          |      47|
|2368  |                sfma_sfmapc4_r                                                                                                               |nbit_register__parameterized3_2891                                          |      41|
|2369  |                sfma_sfmapc5_r                                                                                                               |nbit_register__parameterized3_2892                                          |      46|
|2370  |                sfma_sfmapc6_r                                                                                                               |nbit_register__parameterized3_2893                                          |      46|
|2371  |                sfma_sfmapc7_r                                                                                                               |nbit_register__parameterized3_2894                                          |      42|
|2372  |            stage3_inst                                                                                                                      |stage3                                                                      |    2344|
|2373  |              exe2h                                                                                                                          |exe2                                                                        |      50|
|2374  |                ex3d_r                                                                                                                       |nbit_register_2876                                                          |      50|
|2375  |              exe2l                                                                                                                          |exe2_2866                                                                   |      51|
|2376  |                ex3d_r                                                                                                                       |nbit_register_2875                                                          |      51|
|2377  |              fpu2h                                                                                                                          |fpu2                                                                        |     570|
|2378  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1_2870                                          |      87|
|2379  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4_2871                                          |     478|
|2380  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0_2872                                          |       1|
|2381  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_2873                                          |       3|
|2382  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_2874                                          |       1|
|2383  |              fpu2l                                                                                                                          |fpu2_2867                                                                   |     599|
|2384  |                ex2_d_exp_r                                                                                                                  |nbit_register__parameterized1                                               |      85|
|2385  |                ex2_d_frac_r                                                                                                                 |nbit_register__parameterized4                                               |     510|
|2386  |                ex2_d_inf_r                                                                                                                  |nbit_register__parameterized0                                               |       1|
|2387  |                ex2_d_nan_r                                                                                                                  |nbit_register__parameterized0_2868                                          |       2|
|2388  |                ex2_d_s_r                                                                                                                    |nbit_register__parameterized0_2869                                          |       1|
|2389  |              spu2                                                                                                                           |spu2                                                                        |      20|
|2390  |                sfma_so_r                                                                                                                    |nbit_register                                                               |      20|
|2391  |            stage4_inst                                                                                                                      |stage4__xdcDup__10                                                          |    1948|
|2392  |              exe3h                                                                                                                          |exe3                                                                        |     340|
|2393  |              exe3l                                                                                                                          |exe3_2798                                                                   |     339|
|2394  |              lmm                                                                                                                            |lmm__xdcDup__11                                                             |     634|
|2395  |                fpga_bram64                                                                                                                  |fpga_bram64__26                                                             |      32|
|2396  |                  U0                                                                                                                         |blk_mem_gen_v8_4_2__26                                                      |      32|
|2397  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_4_2_synth_2799                                               |      32|
|2398  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top_2800                                     |      32|
|2399  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_2801                            |      32|
|2400  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_2802                              |       1|
|2401  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_2865                            |       1|
|2402  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9_2803              |       1|
|2403  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9_2864            |       1|
|2404  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10_2804             |       1|
|2405  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10_2863           |       1|
|2406  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11_2805             |       1|
|2407  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11_2862           |       1|
|2408  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12_2806             |       1|
|2409  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12_2861           |       1|
|2410  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13_2807             |       1|
|2411  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13_2860           |       1|
|2412  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14_2808             |       1|
|2413  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14_2859           |       1|
|2414  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_2809             |       1|
|2415  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_2858           |       1|
|2416  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_2810             |       1|
|2417  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_2857           |       1|
|2418  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_2811             |       1|
|2419  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_2856           |       1|
|2420  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_2812             |       1|
|2421  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_2855           |       1|
|2422  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_2813              |       1|
|2423  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_2854            |       1|
|2424  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_2814             |       1|
|2425  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_2853           |       1|
|2426  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_2815             |       1|
|2427  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_2852           |       1|
|2428  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_2816             |       1|
|2429  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_2851           |       1|
|2430  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_2817             |       1|
|2431  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_2850           |       1|
|2432  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23_2818             |       1|
|2433  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23_2849           |       1|
|2434  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24_2819             |       1|
|2435  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24_2848           |       1|
|2436  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25_2820             |       1|
|2437  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25_2847           |       1|
|2438  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26_2821             |       1|
|2439  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26_2846           |       1|
|2440  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27_2822             |       1|
|2441  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27_2845           |       1|
|2442  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28_2823             |       1|
|2443  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28_2844           |       1|
|2444  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1_2824              |       1|
|2445  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1_2843            |       1|
|2446  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29_2825             |       1|
|2447  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29_2842           |       1|
|2448  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30_2826             |       1|
|2449  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30_2841           |       1|
|2450  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2_2827              |       1|
|2451  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2_2840            |       1|
|2452  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3_2828              |       1|
|2453  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3_2839            |       1|
|2454  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4_2829              |       1|
|2455  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4_2838            |       1|
|2456  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5_2830              |       1|
|2457  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5_2837            |       1|
|2458  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6_2831              |       1|
|2459  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6_2836            |       1|
|2460  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7_2832              |       1|
|2461  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7_2835            |       1|
|2462  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8_2833              |       1|
|2463  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8_2834            |       1|
|2464  |            stage5_inst                                                                                                                      |stage5                                                                      |    8643|
|2465  |          fsm                                                                                                                                |fsm                                                                         |    8663|
|2466  |            axring_bot_buf                                                                                                                   |nbit_ndepth_queue__parameterized0                                           |    1688|
|2467  |            axring_top_buf                                                                                                                   |nbit_ndepth_queue_2797                                                      |    1422|
|2468  |            dmabuf                                                                                                                           |lmm__xdcDup__1                                                              |      66|
|2469  |              fpga_bram64                                                                                                                    |fpga_bram64                                                                 |      32|
|2470  |                U0                                                                                                                           |blk_mem_gen_v8_4_2                                                          |      32|
|2471  |                  inst_blk_mem_gen                                                                                                           |blk_mem_gen_v8_4_2_synth                                                    |      32|
|2472  |                    \gnbram.gnativebmg.native_blk_mem_gen                                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_top                                          |      32|
|2473  |                      \valid.cstr                                                                                                            |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr                                 |      32|
|2474  |                        \ramloop[0].ram.r                                                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width                                   |       1|
|2475  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper                                 |       1|
|2476  |                        \ramloop[10].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9                   |       1|
|2477  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9                 |       1|
|2478  |                        \ramloop[11].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10                  |       1|
|2479  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10                |       1|
|2480  |                        \ramloop[12].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11                  |       1|
|2481  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11                |       1|
|2482  |                        \ramloop[13].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12                  |       1|
|2483  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12                |       1|
|2484  |                        \ramloop[14].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13                  |       1|
|2485  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13                |       1|
|2486  |                        \ramloop[15].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14                  |       1|
|2487  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14                |       1|
|2488  |                        \ramloop[16].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15                  |       1|
|2489  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15                |       1|
|2490  |                        \ramloop[17].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16                  |       1|
|2491  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16                |       1|
|2492  |                        \ramloop[18].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17                  |       1|
|2493  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17                |       1|
|2494  |                        \ramloop[19].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18                  |       1|
|2495  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18                |       1|
|2496  |                        \ramloop[1].ram.r                                                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0                   |       1|
|2497  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0                 |       1|
|2498  |                        \ramloop[20].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19                  |       1|
|2499  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19                |       1|
|2500  |                        \ramloop[21].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20                  |       1|
|2501  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20                |       1|
|2502  |                        \ramloop[22].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21                  |       1|
|2503  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21                |       1|
|2504  |                        \ramloop[23].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22                  |       1|
|2505  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22                |       1|
|2506  |                        \ramloop[24].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized23                  |       1|
|2507  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized23                |       1|
|2508  |                        \ramloop[25].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized24                  |       1|
|2509  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized24                |       1|
|2510  |                        \ramloop[26].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized25                  |       1|
|2511  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized25                |       1|
|2512  |                        \ramloop[27].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized26                  |       1|
|2513  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized26                |       1|
|2514  |                        \ramloop[28].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized27                  |       1|
|2515  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized27                |       1|
|2516  |                        \ramloop[29].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized28                  |       1|
|2517  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized28                |       1|
|2518  |                        \ramloop[2].ram.r                                                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1                   |       1|
|2519  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1                 |       1|
|2520  |                        \ramloop[30].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized29                  |       1|
|2521  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized29                |       1|
|2522  |                        \ramloop[31].ram.r                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized30                  |       1|
|2523  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized30                |       1|
|2524  |                        \ramloop[3].ram.r                                                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2                   |       1|
|2525  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2                 |       1|
|2526  |                        \ramloop[4].ram.r                                                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3                   |       1|
|2527  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3                 |       1|
|2528  |                        \ramloop[5].ram.r                                                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4                   |       1|
|2529  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4                 |       1|
|2530  |                        \ramloop[6].ram.r                                                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5                   |       1|
|2531  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5                 |       1|
|2532  |                        \ramloop[7].ram.r                                                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6                   |       1|
|2533  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6                 |       1|
|2534  |                        \ramloop[8].ram.r                                                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7                   |       1|
|2535  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7                 |       1|
|2536  |                        \ramloop[9].ram.r                                                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8                   |       1|
|2537  |                          \prim_noinit.ram                                                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8                 |       1|
|2538  |            dmrb_top_buf                                                                                                                     |nbit_ndepth_queue__parameterized1                                           |    1313|
|2539  |      system_ila_0                                                                                                                           |design_1_system_ila_0_0                                                     |   41586|
|2540  |        inst                                                                                                                                 |bd_f60c                                                                     |   41586|
|2541  |          ila_lib                                                                                                                            |bd_f60c_ila_lib_0                                                           |   41246|
|2542  |            inst                                                                                                                             |ila_v6_2_8_ila                                                              |   41246|
|2543  |              ila_core_inst                                                                                                                  |ila_v6_2_8_ila_core                                                         |   41239|
|2544  |                ila_trace_memory_inst                                                                                                        |ila_v6_2_8_ila_trace_memory                                                 |    4830|
|2545  |                  \SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                                                                             |blk_mem_gen_v8_3_6                                                          |     631|
|2546  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_3_6_synth_2558                                               |     631|
|2547  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_top_2559                                     |     631|
|2548  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_2560                            |     631|
|2549  |                          \has_mux_b.B                                                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0_2561                     |     517|
|2550  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_2562                              |       1|
|2551  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_2789                            |       1|
|2552  |                          \ramloop[100].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized99_2563             |       1|
|2553  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized99_2788           |       1|
|2554  |                          \ramloop[101].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized100_2564            |       1|
|2555  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized100_2787          |       1|
|2556  |                          \ramloop[102].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized101_2565            |       1|
|2557  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized101_2786          |       1|
|2558  |                          \ramloop[103].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized102_2566            |       1|
|2559  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized102_2785          |       1|
|2560  |                          \ramloop[104].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized103_2567            |       1|
|2561  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized103_2784          |       1|
|2562  |                          \ramloop[105].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized104_2568            |       1|
|2563  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized104_2783          |       1|
|2564  |                          \ramloop[106].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized105_2569            |       1|
|2565  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized105_2782          |       1|
|2566  |                          \ramloop[107].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized106_2570            |       1|
|2567  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized106_2781          |       1|
|2568  |                          \ramloop[108].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized107_2571            |       1|
|2569  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized107_2780          |       1|
|2570  |                          \ramloop[109].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized108_2572            |       1|
|2571  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized108_2779          |       1|
|2572  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9_2573              |       1|
|2573  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9_2778            |       1|
|2574  |                          \ramloop[110].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized109_2574            |       1|
|2575  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized109_2777          |       1|
|2576  |                          \ramloop[111].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized110_2575            |       1|
|2577  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized110_2776          |       1|
|2578  |                          \ramloop[112].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized111_2576            |       1|
|2579  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized111_2775          |       1|
|2580  |                          \ramloop[113].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized112_2577            |       1|
|2581  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized112_2774          |       1|
|2582  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10_2578             |       1|
|2583  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10_2773           |       1|
|2584  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11_2579             |       1|
|2585  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11_2772           |       1|
|2586  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12_2580             |       1|
|2587  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12_2771           |       1|
|2588  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13_2581             |       1|
|2589  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13_2770           |       1|
|2590  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized14_2582             |       1|
|2591  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized14_2769           |       1|
|2592  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized15_2583             |       1|
|2593  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized15_2768           |       1|
|2594  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized16_2584             |       1|
|2595  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized16_2767           |       1|
|2596  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized17_2585             |       1|
|2597  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized17_2766           |       1|
|2598  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized18_2586             |       1|
|2599  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized18_2765           |       1|
|2600  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_2587              |       1|
|2601  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_2764            |       1|
|2602  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized19_2588             |       1|
|2603  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19_2763           |       1|
|2604  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized20_2589             |       1|
|2605  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized20_2762           |       1|
|2606  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized21_2590             |       1|
|2607  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized21_2761           |       1|
|2608  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized22_2591             |       1|
|2609  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized22_2760           |       1|
|2610  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized23_2592             |       1|
|2611  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized23_2759           |       1|
|2612  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized24_2593             |       1|
|2613  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized24_2758           |       1|
|2614  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized25_2594             |       1|
|2615  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized25_2757           |       1|
|2616  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized26_2595             |       1|
|2617  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized26_2756           |       1|
|2618  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized27_2596             |       1|
|2619  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized27_2755           |       1|
|2620  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized28_2597             |       1|
|2621  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized28_2754           |       1|
|2622  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1_2598              |       1|
|2623  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1_2753            |       1|
|2624  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized29_2599             |       1|
|2625  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized29_2752           |       1|
|2626  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized30_2600             |       1|
|2627  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized30_2751           |       1|
|2628  |                          \ramloop[32].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized31_2601             |       1|
|2629  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized31_2750           |       1|
|2630  |                          \ramloop[33].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized32_2602             |       1|
|2631  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized32_2749           |       1|
|2632  |                          \ramloop[34].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized33_2603             |       1|
|2633  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized33_2748           |       1|
|2634  |                          \ramloop[35].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized34_2604             |       1|
|2635  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized34_2747           |       1|
|2636  |                          \ramloop[36].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized35_2605             |       1|
|2637  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized35_2746           |       1|
|2638  |                          \ramloop[37].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized36_2606             |       1|
|2639  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized36_2745           |       1|
|2640  |                          \ramloop[38].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized37_2607             |       1|
|2641  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized37_2744           |       1|
|2642  |                          \ramloop[39].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized38_2608             |       1|
|2643  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized38_2743           |       1|
|2644  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2_2609              |       1|
|2645  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2_2742            |       1|
|2646  |                          \ramloop[40].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized39_2610             |       1|
|2647  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized39_2741           |       1|
|2648  |                          \ramloop[41].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized40_2611             |       1|
|2649  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized40_2740           |       1|
|2650  |                          \ramloop[42].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized41_2612             |       1|
|2651  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized41_2739           |       1|
|2652  |                          \ramloop[43].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized42_2613             |       1|
|2653  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized42_2738           |       1|
|2654  |                          \ramloop[44].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized43_2614             |       1|
|2655  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized43_2737           |       1|
|2656  |                          \ramloop[45].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized44_2615             |       1|
|2657  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized44_2736           |       1|
|2658  |                          \ramloop[46].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized45_2616             |       1|
|2659  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized45_2735           |       1|
|2660  |                          \ramloop[47].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized46_2617             |       1|
|2661  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized46_2734           |       1|
|2662  |                          \ramloop[48].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized47_2618             |       1|
|2663  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized47_2733           |       1|
|2664  |                          \ramloop[49].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized48_2619             |       1|
|2665  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized48_2732           |       1|
|2666  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3_2620              |       1|
|2667  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3_2731            |       1|
|2668  |                          \ramloop[50].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized49_2621             |       1|
|2669  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized49_2730           |       1|
|2670  |                          \ramloop[51].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized50_2622             |       1|
|2671  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized50_2729           |       1|
|2672  |                          \ramloop[52].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized51_2623             |       1|
|2673  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized51_2728           |       1|
|2674  |                          \ramloop[53].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized52_2624             |       1|
|2675  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized52_2727           |       1|
|2676  |                          \ramloop[54].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized53_2625             |       1|
|2677  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized53_2726           |       1|
|2678  |                          \ramloop[55].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized54_2626             |       1|
|2679  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized54_2725           |       1|
|2680  |                          \ramloop[56].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized55_2627             |       1|
|2681  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized55_2724           |       1|
|2682  |                          \ramloop[57].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized56_2628             |       1|
|2683  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized56_2723           |       1|
|2684  |                          \ramloop[58].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized57_2629             |       1|
|2685  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized57_2722           |       1|
|2686  |                          \ramloop[59].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized58_2630             |       1|
|2687  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized58_2721           |       1|
|2688  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4_2631              |       1|
|2689  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4_2720            |       1|
|2690  |                          \ramloop[60].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized59_2632             |       1|
|2691  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized59_2719           |       1|
|2692  |                          \ramloop[61].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized60_2633             |       1|
|2693  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized60_2718           |       1|
|2694  |                          \ramloop[62].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized61_2634             |       1|
|2695  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized61_2717           |       1|
|2696  |                          \ramloop[63].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized62_2635             |       1|
|2697  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized62_2716           |       1|
|2698  |                          \ramloop[64].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized63_2636             |       1|
|2699  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized63_2715           |       1|
|2700  |                          \ramloop[65].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized64_2637             |       1|
|2701  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized64_2714           |       1|
|2702  |                          \ramloop[66].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized65_2638             |       1|
|2703  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized65_2713           |       1|
|2704  |                          \ramloop[67].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized66_2639             |       1|
|2705  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized66_2712           |       1|
|2706  |                          \ramloop[68].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized67_2640             |       1|
|2707  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized67_2711           |       1|
|2708  |                          \ramloop[69].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized68_2641             |       1|
|2709  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized68_2710           |       1|
|2710  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5_2642              |       1|
|2711  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5_2709            |       1|
|2712  |                          \ramloop[70].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized69_2643             |       1|
|2713  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized69_2708           |       1|
|2714  |                          \ramloop[71].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized70_2644             |       1|
|2715  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized70_2707           |       1|
|2716  |                          \ramloop[72].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized71_2645             |       1|
|2717  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized71_2706           |       1|
|2718  |                          \ramloop[73].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized72_2646             |       1|
|2719  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized72_2705           |       1|
|2720  |                          \ramloop[74].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized73_2647             |       1|
|2721  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized73_2704           |       1|
|2722  |                          \ramloop[75].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized74_2648             |       1|
|2723  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized74_2703           |       1|
|2724  |                          \ramloop[76].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized75_2649             |       1|
|2725  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized75_2702           |       1|
|2726  |                          \ramloop[77].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized76_2650             |       1|
|2727  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized76_2701           |       1|
|2728  |                          \ramloop[78].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized77_2651             |       1|
|2729  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized77_2700           |       1|
|2730  |                          \ramloop[79].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized78_2652             |       1|
|2731  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized78_2699           |       1|
|2732  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6_2653              |       1|
|2733  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6_2698            |       1|
|2734  |                          \ramloop[80].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized79_2654             |       1|
|2735  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized79_2697           |       1|
|2736  |                          \ramloop[81].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized80_2655             |       1|
|2737  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized80_2696           |       1|
|2738  |                          \ramloop[82].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized81_2656             |       1|
|2739  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized81_2695           |       1|
|2740  |                          \ramloop[83].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized82_2657             |       1|
|2741  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized82_2694           |       1|
|2742  |                          \ramloop[84].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized83_2658             |       1|
|2743  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized83_2693           |       1|
|2744  |                          \ramloop[85].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized84_2659             |       1|
|2745  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized84_2692           |       1|
|2746  |                          \ramloop[86].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized85_2660             |       1|
|2747  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized85_2691           |       1|
|2748  |                          \ramloop[87].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized86_2661             |       1|
|2749  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized86_2690           |       1|
|2750  |                          \ramloop[88].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized87_2662             |       1|
|2751  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized87_2689           |       1|
|2752  |                          \ramloop[89].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized88_2663             |       1|
|2753  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized88_2688           |       1|
|2754  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7_2664              |       1|
|2755  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7_2687            |       1|
|2756  |                          \ramloop[90].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized89_2665             |       1|
|2757  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized89_2686           |       1|
|2758  |                          \ramloop[91].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized90_2666             |       1|
|2759  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized90_2685           |       1|
|2760  |                          \ramloop[92].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized91_2667             |       1|
|2761  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized91_2684           |       1|
|2762  |                          \ramloop[93].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized92_2668             |       1|
|2763  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized92_2683           |       1|
|2764  |                          \ramloop[94].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized93_2669             |       1|
|2765  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized93_2682           |       1|
|2766  |                          \ramloop[95].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized94_2670             |       1|
|2767  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized94_2681           |       1|
|2768  |                          \ramloop[96].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized95_2671             |       1|
|2769  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized95_2680           |       1|
|2770  |                          \ramloop[97].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized96_2672             |       1|
|2771  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized96_2679           |       1|
|2772  |                          \ramloop[98].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized97_2673             |       1|
|2773  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized97_2678           |       1|
|2774  |                          \ramloop[99].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized98_2674             |       1|
|2775  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized98_2677           |       1|
|2776  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8_2675              |       1|
|2777  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8_2676            |       1|
|2778  |                  \SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory                                                                             |blk_mem_gen_v8_3_6_1392                                                     |     631|
|2779  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_3_6_synth_2326                                               |     631|
|2780  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_top_2327                                     |     631|
|2781  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_2328                            |     631|
|2782  |                          \has_mux_b.B                                                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0_2329                     |     517|
|2783  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_2330                              |       1|
|2784  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_2557                            |       1|
|2785  |                          \ramloop[100].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized99_2331             |       1|
|2786  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized99_2556           |       1|
|2787  |                          \ramloop[101].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized100_2332            |       1|
|2788  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized100_2555          |       1|
|2789  |                          \ramloop[102].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized101_2333            |       1|
|2790  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized101_2554          |       1|
|2791  |                          \ramloop[103].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized102_2334            |       1|
|2792  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized102_2553          |       1|
|2793  |                          \ramloop[104].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized103_2335            |       1|
|2794  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized103_2552          |       1|
|2795  |                          \ramloop[105].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized104_2336            |       1|
|2796  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized104_2551          |       1|
|2797  |                          \ramloop[106].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized105_2337            |       1|
|2798  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized105_2550          |       1|
|2799  |                          \ramloop[107].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized106_2338            |       1|
|2800  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized106_2549          |       1|
|2801  |                          \ramloop[108].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized107_2339            |       1|
|2802  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized107_2548          |       1|
|2803  |                          \ramloop[109].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized108_2340            |       1|
|2804  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized108_2547          |       1|
|2805  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9_2341              |       1|
|2806  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9_2546            |       1|
|2807  |                          \ramloop[110].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized109_2342            |       1|
|2808  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized109_2545          |       1|
|2809  |                          \ramloop[111].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized110_2343            |       1|
|2810  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized110_2544          |       1|
|2811  |                          \ramloop[112].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized111_2344            |       1|
|2812  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized111_2543          |       1|
|2813  |                          \ramloop[113].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized112_2345            |       1|
|2814  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized112_2542          |       1|
|2815  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10_2346             |       1|
|2816  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10_2541           |       1|
|2817  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11_2347             |       1|
|2818  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11_2540           |       1|
|2819  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12_2348             |       1|
|2820  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12_2539           |       1|
|2821  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13_2349             |       1|
|2822  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13_2538           |       1|
|2823  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized14_2350             |       1|
|2824  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized14_2537           |       1|
|2825  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized15_2351             |       1|
|2826  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized15_2536           |       1|
|2827  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized16_2352             |       1|
|2828  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized16_2535           |       1|
|2829  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized17_2353             |       1|
|2830  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized17_2534           |       1|
|2831  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized18_2354             |       1|
|2832  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized18_2533           |       1|
|2833  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_2355              |       1|
|2834  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_2532            |       1|
|2835  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized19_2356             |       1|
|2836  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19_2531           |       1|
|2837  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized20_2357             |       1|
|2838  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized20_2530           |       1|
|2839  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized21_2358             |       1|
|2840  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized21_2529           |       1|
|2841  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized22_2359             |       1|
|2842  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized22_2528           |       1|
|2843  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized23_2360             |       1|
|2844  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized23_2527           |       1|
|2845  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized24_2361             |       1|
|2846  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized24_2526           |       1|
|2847  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized25_2362             |       1|
|2848  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized25_2525           |       1|
|2849  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized26_2363             |       1|
|2850  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized26_2524           |       1|
|2851  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized27_2364             |       1|
|2852  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized27_2523           |       1|
|2853  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized28_2365             |       1|
|2854  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized28_2522           |       1|
|2855  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1_2366              |       1|
|2856  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1_2521            |       1|
|2857  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized29_2367             |       1|
|2858  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized29_2520           |       1|
|2859  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized30_2368             |       1|
|2860  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized30_2519           |       1|
|2861  |                          \ramloop[32].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized31_2369             |       1|
|2862  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized31_2518           |       1|
|2863  |                          \ramloop[33].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized32_2370             |       1|
|2864  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized32_2517           |       1|
|2865  |                          \ramloop[34].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized33_2371             |       1|
|2866  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized33_2516           |       1|
|2867  |                          \ramloop[35].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized34_2372             |       1|
|2868  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized34_2515           |       1|
|2869  |                          \ramloop[36].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized35_2373             |       1|
|2870  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized35_2514           |       1|
|2871  |                          \ramloop[37].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized36_2374             |       1|
|2872  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized36_2513           |       1|
|2873  |                          \ramloop[38].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized37_2375             |       1|
|2874  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized37_2512           |       1|
|2875  |                          \ramloop[39].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized38_2376             |       1|
|2876  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized38_2511           |       1|
|2877  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2_2377              |       1|
|2878  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2_2510            |       1|
|2879  |                          \ramloop[40].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized39_2378             |       1|
|2880  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized39_2509           |       1|
|2881  |                          \ramloop[41].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized40_2379             |       1|
|2882  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized40_2508           |       1|
|2883  |                          \ramloop[42].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized41_2380             |       1|
|2884  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized41_2507           |       1|
|2885  |                          \ramloop[43].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized42_2381             |       1|
|2886  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized42_2506           |       1|
|2887  |                          \ramloop[44].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized43_2382             |       1|
|2888  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized43_2505           |       1|
|2889  |                          \ramloop[45].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized44_2383             |       1|
|2890  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized44_2504           |       1|
|2891  |                          \ramloop[46].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized45_2384             |       1|
|2892  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized45_2503           |       1|
|2893  |                          \ramloop[47].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized46_2385             |       1|
|2894  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized46_2502           |       1|
|2895  |                          \ramloop[48].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized47_2386             |       1|
|2896  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized47_2501           |       1|
|2897  |                          \ramloop[49].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized48_2387             |       1|
|2898  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized48_2500           |       1|
|2899  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3_2388              |       1|
|2900  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3_2499            |       1|
|2901  |                          \ramloop[50].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized49_2389             |       1|
|2902  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized49_2498           |       1|
|2903  |                          \ramloop[51].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized50_2390             |       1|
|2904  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized50_2497           |       1|
|2905  |                          \ramloop[52].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized51_2391             |       1|
|2906  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized51_2496           |       1|
|2907  |                          \ramloop[53].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized52_2392             |       1|
|2908  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized52_2495           |       1|
|2909  |                          \ramloop[54].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized53_2393             |       1|
|2910  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized53_2494           |       1|
|2911  |                          \ramloop[55].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized54_2394             |       1|
|2912  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized54_2493           |       1|
|2913  |                          \ramloop[56].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized55_2395             |       1|
|2914  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized55_2492           |       1|
|2915  |                          \ramloop[57].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized56_2396             |       1|
|2916  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized56_2491           |       1|
|2917  |                          \ramloop[58].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized57_2397             |       1|
|2918  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized57_2490           |       1|
|2919  |                          \ramloop[59].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized58_2398             |       1|
|2920  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized58_2489           |       1|
|2921  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4_2399              |       1|
|2922  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4_2488            |       1|
|2923  |                          \ramloop[60].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized59_2400             |       1|
|2924  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized59_2487           |       1|
|2925  |                          \ramloop[61].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized60_2401             |       1|
|2926  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized60_2486           |       1|
|2927  |                          \ramloop[62].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized61_2402             |       1|
|2928  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized61_2485           |       1|
|2929  |                          \ramloop[63].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized62_2403             |       1|
|2930  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized62_2484           |       1|
|2931  |                          \ramloop[64].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized63_2404             |       1|
|2932  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized63_2483           |       1|
|2933  |                          \ramloop[65].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized64_2405             |       1|
|2934  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized64_2482           |       1|
|2935  |                          \ramloop[66].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized65_2406             |       1|
|2936  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized65_2481           |       1|
|2937  |                          \ramloop[67].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized66_2407             |       1|
|2938  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized66_2480           |       1|
|2939  |                          \ramloop[68].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized67_2408             |       1|
|2940  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized67_2479           |       1|
|2941  |                          \ramloop[69].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized68_2409             |       1|
|2942  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized68_2478           |       1|
|2943  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5_2410              |       1|
|2944  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5_2477            |       1|
|2945  |                          \ramloop[70].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized69_2411             |       1|
|2946  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized69_2476           |       1|
|2947  |                          \ramloop[71].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized70_2412             |       1|
|2948  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized70_2475           |       1|
|2949  |                          \ramloop[72].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized71_2413             |       1|
|2950  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized71_2474           |       1|
|2951  |                          \ramloop[73].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized72_2414             |       1|
|2952  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized72_2473           |       1|
|2953  |                          \ramloop[74].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized73_2415             |       1|
|2954  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized73_2472           |       1|
|2955  |                          \ramloop[75].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized74_2416             |       1|
|2956  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized74_2471           |       1|
|2957  |                          \ramloop[76].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized75_2417             |       1|
|2958  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized75_2470           |       1|
|2959  |                          \ramloop[77].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized76_2418             |       1|
|2960  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized76_2469           |       1|
|2961  |                          \ramloop[78].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized77_2419             |       1|
|2962  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized77_2468           |       1|
|2963  |                          \ramloop[79].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized78_2420             |       1|
|2964  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized78_2467           |       1|
|2965  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6_2421              |       1|
|2966  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6_2466            |       1|
|2967  |                          \ramloop[80].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized79_2422             |       1|
|2968  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized79_2465           |       1|
|2969  |                          \ramloop[81].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized80_2423             |       1|
|2970  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized80_2464           |       1|
|2971  |                          \ramloop[82].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized81_2424             |       1|
|2972  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized81_2463           |       1|
|2973  |                          \ramloop[83].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized82_2425             |       1|
|2974  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized82_2462           |       1|
|2975  |                          \ramloop[84].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized83_2426             |       1|
|2976  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized83_2461           |       1|
|2977  |                          \ramloop[85].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized84_2427             |       1|
|2978  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized84_2460           |       1|
|2979  |                          \ramloop[86].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized85_2428             |       1|
|2980  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized85_2459           |       1|
|2981  |                          \ramloop[87].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized86_2429             |       1|
|2982  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized86_2458           |       1|
|2983  |                          \ramloop[88].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized87_2430             |       1|
|2984  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized87_2457           |       1|
|2985  |                          \ramloop[89].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized88_2431             |       1|
|2986  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized88_2456           |       1|
|2987  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7_2432              |       1|
|2988  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7_2455            |       1|
|2989  |                          \ramloop[90].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized89_2433             |       1|
|2990  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized89_2454           |       1|
|2991  |                          \ramloop[91].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized90_2434             |       1|
|2992  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized90_2453           |       1|
|2993  |                          \ramloop[92].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized91_2435             |       1|
|2994  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized91_2452           |       1|
|2995  |                          \ramloop[93].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized92_2436             |       1|
|2996  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized92_2451           |       1|
|2997  |                          \ramloop[94].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized93_2437             |       1|
|2998  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized93_2450           |       1|
|2999  |                          \ramloop[95].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized94_2438             |       1|
|3000  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized94_2449           |       1|
|3001  |                          \ramloop[96].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized95_2439             |       1|
|3002  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized95_2448           |       1|
|3003  |                          \ramloop[97].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized96_2440             |       1|
|3004  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized96_2447           |       1|
|3005  |                          \ramloop[98].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized97_2441             |       1|
|3006  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized97_2446           |       1|
|3007  |                          \ramloop[99].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized98_2442             |       1|
|3008  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized98_2445           |       1|
|3009  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8_2443              |       1|
|3010  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8_2444            |       1|
|3011  |                  \SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory                                                                             |blk_mem_gen_v8_3_6_1393                                                     |     631|
|3012  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_3_6_synth_2094                                               |     631|
|3013  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_top_2095                                     |     631|
|3014  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_2096                            |     631|
|3015  |                          \has_mux_b.B                                                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0_2097                     |     517|
|3016  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_2098                              |       1|
|3017  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_2325                            |       1|
|3018  |                          \ramloop[100].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized99_2099             |       1|
|3019  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized99_2324           |       1|
|3020  |                          \ramloop[101].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized100_2100            |       1|
|3021  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized100_2323          |       1|
|3022  |                          \ramloop[102].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized101_2101            |       1|
|3023  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized101_2322          |       1|
|3024  |                          \ramloop[103].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized102_2102            |       1|
|3025  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized102_2321          |       1|
|3026  |                          \ramloop[104].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized103_2103            |       1|
|3027  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized103_2320          |       1|
|3028  |                          \ramloop[105].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized104_2104            |       1|
|3029  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized104_2319          |       1|
|3030  |                          \ramloop[106].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized105_2105            |       1|
|3031  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized105_2318          |       1|
|3032  |                          \ramloop[107].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized106_2106            |       1|
|3033  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized106_2317          |       1|
|3034  |                          \ramloop[108].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized107_2107            |       1|
|3035  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized107_2316          |       1|
|3036  |                          \ramloop[109].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized108_2108            |       1|
|3037  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized108_2315          |       1|
|3038  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9_2109              |       1|
|3039  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9_2314            |       1|
|3040  |                          \ramloop[110].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized109_2110            |       1|
|3041  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized109_2313          |       1|
|3042  |                          \ramloop[111].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized110_2111            |       1|
|3043  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized110_2312          |       1|
|3044  |                          \ramloop[112].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized111_2112            |       1|
|3045  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized111_2311          |       1|
|3046  |                          \ramloop[113].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized112_2113            |       1|
|3047  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized112_2310          |       1|
|3048  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10_2114             |       1|
|3049  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10_2309           |       1|
|3050  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11_2115             |       1|
|3051  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11_2308           |       1|
|3052  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12_2116             |       1|
|3053  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12_2307           |       1|
|3054  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13_2117             |       1|
|3055  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13_2306           |       1|
|3056  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized14_2118             |       1|
|3057  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized14_2305           |       1|
|3058  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized15_2119             |       1|
|3059  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized15_2304           |       1|
|3060  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized16_2120             |       1|
|3061  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized16_2303           |       1|
|3062  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized17_2121             |       1|
|3063  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized17_2302           |       1|
|3064  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized18_2122             |       1|
|3065  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized18_2301           |       1|
|3066  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_2123              |       1|
|3067  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_2300            |       1|
|3068  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized19_2124             |       1|
|3069  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19_2299           |       1|
|3070  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized20_2125             |       1|
|3071  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized20_2298           |       1|
|3072  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized21_2126             |       1|
|3073  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized21_2297           |       1|
|3074  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized22_2127             |       1|
|3075  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized22_2296           |       1|
|3076  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized23_2128             |       1|
|3077  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized23_2295           |       1|
|3078  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized24_2129             |       1|
|3079  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized24_2294           |       1|
|3080  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized25_2130             |       1|
|3081  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized25_2293           |       1|
|3082  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized26_2131             |       1|
|3083  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized26_2292           |       1|
|3084  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized27_2132             |       1|
|3085  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized27_2291           |       1|
|3086  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized28_2133             |       1|
|3087  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized28_2290           |       1|
|3088  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1_2134              |       1|
|3089  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1_2289            |       1|
|3090  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized29_2135             |       1|
|3091  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized29_2288           |       1|
|3092  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized30_2136             |       1|
|3093  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized30_2287           |       1|
|3094  |                          \ramloop[32].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized31_2137             |       1|
|3095  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized31_2286           |       1|
|3096  |                          \ramloop[33].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized32_2138             |       1|
|3097  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized32_2285           |       1|
|3098  |                          \ramloop[34].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized33_2139             |       1|
|3099  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized33_2284           |       1|
|3100  |                          \ramloop[35].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized34_2140             |       1|
|3101  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized34_2283           |       1|
|3102  |                          \ramloop[36].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized35_2141             |       1|
|3103  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized35_2282           |       1|
|3104  |                          \ramloop[37].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized36_2142             |       1|
|3105  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized36_2281           |       1|
|3106  |                          \ramloop[38].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized37_2143             |       1|
|3107  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized37_2280           |       1|
|3108  |                          \ramloop[39].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized38_2144             |       1|
|3109  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized38_2279           |       1|
|3110  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2_2145              |       1|
|3111  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2_2278            |       1|
|3112  |                          \ramloop[40].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized39_2146             |       1|
|3113  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized39_2277           |       1|
|3114  |                          \ramloop[41].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized40_2147             |       1|
|3115  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized40_2276           |       1|
|3116  |                          \ramloop[42].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized41_2148             |       1|
|3117  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized41_2275           |       1|
|3118  |                          \ramloop[43].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized42_2149             |       1|
|3119  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized42_2274           |       1|
|3120  |                          \ramloop[44].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized43_2150             |       1|
|3121  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized43_2273           |       1|
|3122  |                          \ramloop[45].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized44_2151             |       1|
|3123  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized44_2272           |       1|
|3124  |                          \ramloop[46].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized45_2152             |       1|
|3125  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized45_2271           |       1|
|3126  |                          \ramloop[47].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized46_2153             |       1|
|3127  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized46_2270           |       1|
|3128  |                          \ramloop[48].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized47_2154             |       1|
|3129  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized47_2269           |       1|
|3130  |                          \ramloop[49].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized48_2155             |       1|
|3131  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized48_2268           |       1|
|3132  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3_2156              |       1|
|3133  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3_2267            |       1|
|3134  |                          \ramloop[50].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized49_2157             |       1|
|3135  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized49_2266           |       1|
|3136  |                          \ramloop[51].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized50_2158             |       1|
|3137  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized50_2265           |       1|
|3138  |                          \ramloop[52].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized51_2159             |       1|
|3139  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized51_2264           |       1|
|3140  |                          \ramloop[53].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized52_2160             |       1|
|3141  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized52_2263           |       1|
|3142  |                          \ramloop[54].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized53_2161             |       1|
|3143  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized53_2262           |       1|
|3144  |                          \ramloop[55].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized54_2162             |       1|
|3145  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized54_2261           |       1|
|3146  |                          \ramloop[56].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized55_2163             |       1|
|3147  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized55_2260           |       1|
|3148  |                          \ramloop[57].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized56_2164             |       1|
|3149  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized56_2259           |       1|
|3150  |                          \ramloop[58].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized57_2165             |       1|
|3151  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized57_2258           |       1|
|3152  |                          \ramloop[59].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized58_2166             |       1|
|3153  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized58_2257           |       1|
|3154  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4_2167              |       1|
|3155  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4_2256            |       1|
|3156  |                          \ramloop[60].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized59_2168             |       1|
|3157  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized59_2255           |       1|
|3158  |                          \ramloop[61].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized60_2169             |       1|
|3159  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized60_2254           |       1|
|3160  |                          \ramloop[62].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized61_2170             |       1|
|3161  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized61_2253           |       1|
|3162  |                          \ramloop[63].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized62_2171             |       1|
|3163  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized62_2252           |       1|
|3164  |                          \ramloop[64].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized63_2172             |       1|
|3165  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized63_2251           |       1|
|3166  |                          \ramloop[65].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized64_2173             |       1|
|3167  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized64_2250           |       1|
|3168  |                          \ramloop[66].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized65_2174             |       1|
|3169  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized65_2249           |       1|
|3170  |                          \ramloop[67].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized66_2175             |       1|
|3171  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized66_2248           |       1|
|3172  |                          \ramloop[68].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized67_2176             |       1|
|3173  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized67_2247           |       1|
|3174  |                          \ramloop[69].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized68_2177             |       1|
|3175  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized68_2246           |       1|
|3176  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5_2178              |       1|
|3177  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5_2245            |       1|
|3178  |                          \ramloop[70].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized69_2179             |       1|
|3179  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized69_2244           |       1|
|3180  |                          \ramloop[71].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized70_2180             |       1|
|3181  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized70_2243           |       1|
|3182  |                          \ramloop[72].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized71_2181             |       1|
|3183  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized71_2242           |       1|
|3184  |                          \ramloop[73].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized72_2182             |       1|
|3185  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized72_2241           |       1|
|3186  |                          \ramloop[74].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized73_2183             |       1|
|3187  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized73_2240           |       1|
|3188  |                          \ramloop[75].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized74_2184             |       1|
|3189  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized74_2239           |       1|
|3190  |                          \ramloop[76].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized75_2185             |       1|
|3191  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized75_2238           |       1|
|3192  |                          \ramloop[77].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized76_2186             |       1|
|3193  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized76_2237           |       1|
|3194  |                          \ramloop[78].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized77_2187             |       1|
|3195  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized77_2236           |       1|
|3196  |                          \ramloop[79].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized78_2188             |       1|
|3197  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized78_2235           |       1|
|3198  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6_2189              |       1|
|3199  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6_2234            |       1|
|3200  |                          \ramloop[80].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized79_2190             |       1|
|3201  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized79_2233           |       1|
|3202  |                          \ramloop[81].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized80_2191             |       1|
|3203  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized80_2232           |       1|
|3204  |                          \ramloop[82].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized81_2192             |       1|
|3205  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized81_2231           |       1|
|3206  |                          \ramloop[83].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized82_2193             |       1|
|3207  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized82_2230           |       1|
|3208  |                          \ramloop[84].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized83_2194             |       1|
|3209  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized83_2229           |       1|
|3210  |                          \ramloop[85].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized84_2195             |       1|
|3211  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized84_2228           |       1|
|3212  |                          \ramloop[86].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized85_2196             |       1|
|3213  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized85_2227           |       1|
|3214  |                          \ramloop[87].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized86_2197             |       1|
|3215  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized86_2226           |       1|
|3216  |                          \ramloop[88].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized87_2198             |       1|
|3217  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized87_2225           |       1|
|3218  |                          \ramloop[89].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized88_2199             |       1|
|3219  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized88_2224           |       1|
|3220  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7_2200              |       1|
|3221  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7_2223            |       1|
|3222  |                          \ramloop[90].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized89_2201             |       1|
|3223  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized89_2222           |       1|
|3224  |                          \ramloop[91].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized90_2202             |       1|
|3225  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized90_2221           |       1|
|3226  |                          \ramloop[92].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized91_2203             |       1|
|3227  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized91_2220           |       1|
|3228  |                          \ramloop[93].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized92_2204             |       1|
|3229  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized92_2219           |       1|
|3230  |                          \ramloop[94].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized93_2205             |       1|
|3231  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized93_2218           |       1|
|3232  |                          \ramloop[95].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized94_2206             |       1|
|3233  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized94_2217           |       1|
|3234  |                          \ramloop[96].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized95_2207             |       1|
|3235  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized95_2216           |       1|
|3236  |                          \ramloop[97].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized96_2208             |       1|
|3237  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized96_2215           |       1|
|3238  |                          \ramloop[98].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized97_2209             |       1|
|3239  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized97_2214           |       1|
|3240  |                          \ramloop[99].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized98_2210             |       1|
|3241  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized98_2213           |       1|
|3242  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8_2211              |       1|
|3243  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8_2212            |       1|
|3244  |                  \SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory                                                                             |blk_mem_gen_v8_3_6_1394                                                     |     631|
|3245  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_3_6_synth_1862                                               |     631|
|3246  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_top_1863                                     |     631|
|3247  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_1864                            |     631|
|3248  |                          \has_mux_b.B                                                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0_1865                     |     517|
|3249  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_1866                              |       1|
|3250  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_2093                            |       1|
|3251  |                          \ramloop[100].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized99_1867             |       1|
|3252  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized99_2092           |       1|
|3253  |                          \ramloop[101].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized100_1868            |       1|
|3254  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized100_2091          |       1|
|3255  |                          \ramloop[102].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized101_1869            |       1|
|3256  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized101_2090          |       1|
|3257  |                          \ramloop[103].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized102_1870            |       1|
|3258  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized102_2089          |       1|
|3259  |                          \ramloop[104].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized103_1871            |       1|
|3260  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized103_2088          |       1|
|3261  |                          \ramloop[105].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized104_1872            |       1|
|3262  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized104_2087          |       1|
|3263  |                          \ramloop[106].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized105_1873            |       1|
|3264  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized105_2086          |       1|
|3265  |                          \ramloop[107].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized106_1874            |       1|
|3266  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized106_2085          |       1|
|3267  |                          \ramloop[108].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized107_1875            |       1|
|3268  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized107_2084          |       1|
|3269  |                          \ramloop[109].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized108_1876            |       1|
|3270  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized108_2083          |       1|
|3271  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9_1877              |       1|
|3272  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9_2082            |       1|
|3273  |                          \ramloop[110].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized109_1878            |       1|
|3274  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized109_2081          |       1|
|3275  |                          \ramloop[111].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized110_1879            |       1|
|3276  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized110_2080          |       1|
|3277  |                          \ramloop[112].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized111_1880            |       1|
|3278  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized111_2079          |       1|
|3279  |                          \ramloop[113].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized112_1881            |       1|
|3280  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized112_2078          |       1|
|3281  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10_1882             |       1|
|3282  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10_2077           |       1|
|3283  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11_1883             |       1|
|3284  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11_2076           |       1|
|3285  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12_1884             |       1|
|3286  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12_2075           |       1|
|3287  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13_1885             |       1|
|3288  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13_2074           |       1|
|3289  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized14_1886             |       1|
|3290  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized14_2073           |       1|
|3291  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized15_1887             |       1|
|3292  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized15_2072           |       1|
|3293  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized16_1888             |       1|
|3294  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized16_2071           |       1|
|3295  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized17_1889             |       1|
|3296  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized17_2070           |       1|
|3297  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized18_1890             |       1|
|3298  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized18_2069           |       1|
|3299  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_1891              |       1|
|3300  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_2068            |       1|
|3301  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized19_1892             |       1|
|3302  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19_2067           |       1|
|3303  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized20_1893             |       1|
|3304  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized20_2066           |       1|
|3305  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized21_1894             |       1|
|3306  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized21_2065           |       1|
|3307  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized22_1895             |       1|
|3308  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized22_2064           |       1|
|3309  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized23_1896             |       1|
|3310  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized23_2063           |       1|
|3311  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized24_1897             |       1|
|3312  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized24_2062           |       1|
|3313  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized25_1898             |       1|
|3314  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized25_2061           |       1|
|3315  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized26_1899             |       1|
|3316  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized26_2060           |       1|
|3317  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized27_1900             |       1|
|3318  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized27_2059           |       1|
|3319  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized28_1901             |       1|
|3320  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized28_2058           |       1|
|3321  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1_1902              |       1|
|3322  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1_2057            |       1|
|3323  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized29_1903             |       1|
|3324  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized29_2056           |       1|
|3325  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized30_1904             |       1|
|3326  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized30_2055           |       1|
|3327  |                          \ramloop[32].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized31_1905             |       1|
|3328  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized31_2054           |       1|
|3329  |                          \ramloop[33].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized32_1906             |       1|
|3330  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized32_2053           |       1|
|3331  |                          \ramloop[34].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized33_1907             |       1|
|3332  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized33_2052           |       1|
|3333  |                          \ramloop[35].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized34_1908             |       1|
|3334  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized34_2051           |       1|
|3335  |                          \ramloop[36].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized35_1909             |       1|
|3336  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized35_2050           |       1|
|3337  |                          \ramloop[37].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized36_1910             |       1|
|3338  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized36_2049           |       1|
|3339  |                          \ramloop[38].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized37_1911             |       1|
|3340  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized37_2048           |       1|
|3341  |                          \ramloop[39].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized38_1912             |       1|
|3342  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized38_2047           |       1|
|3343  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2_1913              |       1|
|3344  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2_2046            |       1|
|3345  |                          \ramloop[40].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized39_1914             |       1|
|3346  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized39_2045           |       1|
|3347  |                          \ramloop[41].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized40_1915             |       1|
|3348  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized40_2044           |       1|
|3349  |                          \ramloop[42].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized41_1916             |       1|
|3350  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized41_2043           |       1|
|3351  |                          \ramloop[43].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized42_1917             |       1|
|3352  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized42_2042           |       1|
|3353  |                          \ramloop[44].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized43_1918             |       1|
|3354  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized43_2041           |       1|
|3355  |                          \ramloop[45].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized44_1919             |       1|
|3356  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized44_2040           |       1|
|3357  |                          \ramloop[46].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized45_1920             |       1|
|3358  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized45_2039           |       1|
|3359  |                          \ramloop[47].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized46_1921             |       1|
|3360  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized46_2038           |       1|
|3361  |                          \ramloop[48].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized47_1922             |       1|
|3362  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized47_2037           |       1|
|3363  |                          \ramloop[49].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized48_1923             |       1|
|3364  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized48_2036           |       1|
|3365  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3_1924              |       1|
|3366  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3_2035            |       1|
|3367  |                          \ramloop[50].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized49_1925             |       1|
|3368  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized49_2034           |       1|
|3369  |                          \ramloop[51].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized50_1926             |       1|
|3370  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized50_2033           |       1|
|3371  |                          \ramloop[52].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized51_1927             |       1|
|3372  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized51_2032           |       1|
|3373  |                          \ramloop[53].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized52_1928             |       1|
|3374  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized52_2031           |       1|
|3375  |                          \ramloop[54].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized53_1929             |       1|
|3376  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized53_2030           |       1|
|3377  |                          \ramloop[55].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized54_1930             |       1|
|3378  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized54_2029           |       1|
|3379  |                          \ramloop[56].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized55_1931             |       1|
|3380  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized55_2028           |       1|
|3381  |                          \ramloop[57].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized56_1932             |       1|
|3382  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized56_2027           |       1|
|3383  |                          \ramloop[58].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized57_1933             |       1|
|3384  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized57_2026           |       1|
|3385  |                          \ramloop[59].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized58_1934             |       1|
|3386  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized58_2025           |       1|
|3387  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4_1935              |       1|
|3388  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4_2024            |       1|
|3389  |                          \ramloop[60].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized59_1936             |       1|
|3390  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized59_2023           |       1|
|3391  |                          \ramloop[61].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized60_1937             |       1|
|3392  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized60_2022           |       1|
|3393  |                          \ramloop[62].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized61_1938             |       1|
|3394  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized61_2021           |       1|
|3395  |                          \ramloop[63].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized62_1939             |       1|
|3396  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized62_2020           |       1|
|3397  |                          \ramloop[64].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized63_1940             |       1|
|3398  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized63_2019           |       1|
|3399  |                          \ramloop[65].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized64_1941             |       1|
|3400  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized64_2018           |       1|
|3401  |                          \ramloop[66].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized65_1942             |       1|
|3402  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized65_2017           |       1|
|3403  |                          \ramloop[67].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized66_1943             |       1|
|3404  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized66_2016           |       1|
|3405  |                          \ramloop[68].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized67_1944             |       1|
|3406  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized67_2015           |       1|
|3407  |                          \ramloop[69].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized68_1945             |       1|
|3408  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized68_2014           |       1|
|3409  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5_1946              |       1|
|3410  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5_2013            |       1|
|3411  |                          \ramloop[70].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized69_1947             |       1|
|3412  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized69_2012           |       1|
|3413  |                          \ramloop[71].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized70_1948             |       1|
|3414  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized70_2011           |       1|
|3415  |                          \ramloop[72].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized71_1949             |       1|
|3416  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized71_2010           |       1|
|3417  |                          \ramloop[73].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized72_1950             |       1|
|3418  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized72_2009           |       1|
|3419  |                          \ramloop[74].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized73_1951             |       1|
|3420  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized73_2008           |       1|
|3421  |                          \ramloop[75].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized74_1952             |       1|
|3422  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized74_2007           |       1|
|3423  |                          \ramloop[76].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized75_1953             |       1|
|3424  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized75_2006           |       1|
|3425  |                          \ramloop[77].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized76_1954             |       1|
|3426  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized76_2005           |       1|
|3427  |                          \ramloop[78].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized77_1955             |       1|
|3428  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized77_2004           |       1|
|3429  |                          \ramloop[79].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized78_1956             |       1|
|3430  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized78_2003           |       1|
|3431  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6_1957              |       1|
|3432  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6_2002            |       1|
|3433  |                          \ramloop[80].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized79_1958             |       1|
|3434  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized79_2001           |       1|
|3435  |                          \ramloop[81].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized80_1959             |       1|
|3436  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized80_2000           |       1|
|3437  |                          \ramloop[82].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized81_1960             |       1|
|3438  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized81_1999           |       1|
|3439  |                          \ramloop[83].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized82_1961             |       1|
|3440  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized82_1998           |       1|
|3441  |                          \ramloop[84].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized83_1962             |       1|
|3442  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized83_1997           |       1|
|3443  |                          \ramloop[85].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized84_1963             |       1|
|3444  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized84_1996           |       1|
|3445  |                          \ramloop[86].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized85_1964             |       1|
|3446  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized85_1995           |       1|
|3447  |                          \ramloop[87].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized86_1965             |       1|
|3448  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized86_1994           |       1|
|3449  |                          \ramloop[88].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized87_1966             |       1|
|3450  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized87_1993           |       1|
|3451  |                          \ramloop[89].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized88_1967             |       1|
|3452  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized88_1992           |       1|
|3453  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7_1968              |       1|
|3454  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7_1991            |       1|
|3455  |                          \ramloop[90].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized89_1969             |       1|
|3456  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized89_1990           |       1|
|3457  |                          \ramloop[91].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized90_1970             |       1|
|3458  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized90_1989           |       1|
|3459  |                          \ramloop[92].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized91_1971             |       1|
|3460  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized91_1988           |       1|
|3461  |                          \ramloop[93].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized92_1972             |       1|
|3462  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized92_1987           |       1|
|3463  |                          \ramloop[94].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized93_1973             |       1|
|3464  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized93_1986           |       1|
|3465  |                          \ramloop[95].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized94_1974             |       1|
|3466  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized94_1985           |       1|
|3467  |                          \ramloop[96].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized95_1975             |       1|
|3468  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized95_1984           |       1|
|3469  |                          \ramloop[97].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized96_1976             |       1|
|3470  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized96_1983           |       1|
|3471  |                          \ramloop[98].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized97_1977             |       1|
|3472  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized97_1982           |       1|
|3473  |                          \ramloop[99].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized98_1978             |       1|
|3474  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized98_1981           |       1|
|3475  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8_1979              |       1|
|3476  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8_1980            |       1|
|3477  |                  \SUBCORE_RAM.BLK_MEM_GEN[4].trace_block_memory                                                                             |blk_mem_gen_v8_3_6_1395                                                     |     631|
|3478  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_3_6_synth_1630                                               |     631|
|3479  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_top_1631                                     |     631|
|3480  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_1632                            |     631|
|3481  |                          \has_mux_b.B                                                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0_1633                     |     517|
|3482  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_1634                              |       1|
|3483  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_1861                            |       1|
|3484  |                          \ramloop[100].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized99_1635             |       1|
|3485  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized99_1860           |       1|
|3486  |                          \ramloop[101].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized100_1636            |       1|
|3487  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized100_1859          |       1|
|3488  |                          \ramloop[102].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized101_1637            |       1|
|3489  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized101_1858          |       1|
|3490  |                          \ramloop[103].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized102_1638            |       1|
|3491  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized102_1857          |       1|
|3492  |                          \ramloop[104].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized103_1639            |       1|
|3493  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized103_1856          |       1|
|3494  |                          \ramloop[105].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized104_1640            |       1|
|3495  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized104_1855          |       1|
|3496  |                          \ramloop[106].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized105_1641            |       1|
|3497  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized105_1854          |       1|
|3498  |                          \ramloop[107].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized106_1642            |       1|
|3499  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized106_1853          |       1|
|3500  |                          \ramloop[108].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized107_1643            |       1|
|3501  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized107_1852          |       1|
|3502  |                          \ramloop[109].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized108_1644            |       1|
|3503  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized108_1851          |       1|
|3504  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9_1645              |       1|
|3505  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9_1850            |       1|
|3506  |                          \ramloop[110].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized109_1646            |       1|
|3507  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized109_1849          |       1|
|3508  |                          \ramloop[111].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized110_1647            |       1|
|3509  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized110_1848          |       1|
|3510  |                          \ramloop[112].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized111_1648            |       1|
|3511  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized111_1847          |       1|
|3512  |                          \ramloop[113].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized112_1649            |       1|
|3513  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized112_1846          |       1|
|3514  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10_1650             |       1|
|3515  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10_1845           |       1|
|3516  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11_1651             |       1|
|3517  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11_1844           |       1|
|3518  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12_1652             |       1|
|3519  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12_1843           |       1|
|3520  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13_1653             |       1|
|3521  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13_1842           |       1|
|3522  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized14_1654             |       1|
|3523  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized14_1841           |       1|
|3524  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized15_1655             |       1|
|3525  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized15_1840           |       1|
|3526  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized16_1656             |       1|
|3527  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized16_1839           |       1|
|3528  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized17_1657             |       1|
|3529  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized17_1838           |       1|
|3530  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized18_1658             |       1|
|3531  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized18_1837           |       1|
|3532  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_1659              |       1|
|3533  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_1836            |       1|
|3534  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized19_1660             |       1|
|3535  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19_1835           |       1|
|3536  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized20_1661             |       1|
|3537  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized20_1834           |       1|
|3538  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized21_1662             |       1|
|3539  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized21_1833           |       1|
|3540  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized22_1663             |       1|
|3541  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized22_1832           |       1|
|3542  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized23_1664             |       1|
|3543  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized23_1831           |       1|
|3544  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized24_1665             |       1|
|3545  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized24_1830           |       1|
|3546  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized25_1666             |       1|
|3547  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized25_1829           |       1|
|3548  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized26_1667             |       1|
|3549  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized26_1828           |       1|
|3550  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized27_1668             |       1|
|3551  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized27_1827           |       1|
|3552  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized28_1669             |       1|
|3553  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized28_1826           |       1|
|3554  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1_1670              |       1|
|3555  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1_1825            |       1|
|3556  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized29_1671             |       1|
|3557  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized29_1824           |       1|
|3558  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized30_1672             |       1|
|3559  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized30_1823           |       1|
|3560  |                          \ramloop[32].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized31_1673             |       1|
|3561  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized31_1822           |       1|
|3562  |                          \ramloop[33].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized32_1674             |       1|
|3563  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized32_1821           |       1|
|3564  |                          \ramloop[34].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized33_1675             |       1|
|3565  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized33_1820           |       1|
|3566  |                          \ramloop[35].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized34_1676             |       1|
|3567  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized34_1819           |       1|
|3568  |                          \ramloop[36].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized35_1677             |       1|
|3569  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized35_1818           |       1|
|3570  |                          \ramloop[37].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized36_1678             |       1|
|3571  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized36_1817           |       1|
|3572  |                          \ramloop[38].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized37_1679             |       1|
|3573  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized37_1816           |       1|
|3574  |                          \ramloop[39].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized38_1680             |       1|
|3575  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized38_1815           |       1|
|3576  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2_1681              |       1|
|3577  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2_1814            |       1|
|3578  |                          \ramloop[40].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized39_1682             |       1|
|3579  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized39_1813           |       1|
|3580  |                          \ramloop[41].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized40_1683             |       1|
|3581  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized40_1812           |       1|
|3582  |                          \ramloop[42].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized41_1684             |       1|
|3583  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized41_1811           |       1|
|3584  |                          \ramloop[43].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized42_1685             |       1|
|3585  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized42_1810           |       1|
|3586  |                          \ramloop[44].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized43_1686             |       1|
|3587  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized43_1809           |       1|
|3588  |                          \ramloop[45].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized44_1687             |       1|
|3589  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized44_1808           |       1|
|3590  |                          \ramloop[46].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized45_1688             |       1|
|3591  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized45_1807           |       1|
|3592  |                          \ramloop[47].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized46_1689             |       1|
|3593  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized46_1806           |       1|
|3594  |                          \ramloop[48].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized47_1690             |       1|
|3595  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized47_1805           |       1|
|3596  |                          \ramloop[49].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized48_1691             |       1|
|3597  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized48_1804           |       1|
|3598  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3_1692              |       1|
|3599  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3_1803            |       1|
|3600  |                          \ramloop[50].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized49_1693             |       1|
|3601  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized49_1802           |       1|
|3602  |                          \ramloop[51].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized50_1694             |       1|
|3603  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized50_1801           |       1|
|3604  |                          \ramloop[52].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized51_1695             |       1|
|3605  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized51_1800           |       1|
|3606  |                          \ramloop[53].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized52_1696             |       1|
|3607  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized52_1799           |       1|
|3608  |                          \ramloop[54].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized53_1697             |       1|
|3609  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized53_1798           |       1|
|3610  |                          \ramloop[55].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized54_1698             |       1|
|3611  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized54_1797           |       1|
|3612  |                          \ramloop[56].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized55_1699             |       1|
|3613  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized55_1796           |       1|
|3614  |                          \ramloop[57].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized56_1700             |       1|
|3615  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized56_1795           |       1|
|3616  |                          \ramloop[58].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized57_1701             |       1|
|3617  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized57_1794           |       1|
|3618  |                          \ramloop[59].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized58_1702             |       1|
|3619  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized58_1793           |       1|
|3620  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4_1703              |       1|
|3621  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4_1792            |       1|
|3622  |                          \ramloop[60].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized59_1704             |       1|
|3623  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized59_1791           |       1|
|3624  |                          \ramloop[61].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized60_1705             |       1|
|3625  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized60_1790           |       1|
|3626  |                          \ramloop[62].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized61_1706             |       1|
|3627  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized61_1789           |       1|
|3628  |                          \ramloop[63].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized62_1707             |       1|
|3629  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized62_1788           |       1|
|3630  |                          \ramloop[64].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized63_1708             |       1|
|3631  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized63_1787           |       1|
|3632  |                          \ramloop[65].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized64_1709             |       1|
|3633  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized64_1786           |       1|
|3634  |                          \ramloop[66].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized65_1710             |       1|
|3635  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized65_1785           |       1|
|3636  |                          \ramloop[67].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized66_1711             |       1|
|3637  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized66_1784           |       1|
|3638  |                          \ramloop[68].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized67_1712             |       1|
|3639  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized67_1783           |       1|
|3640  |                          \ramloop[69].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized68_1713             |       1|
|3641  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized68_1782           |       1|
|3642  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5_1714              |       1|
|3643  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5_1781            |       1|
|3644  |                          \ramloop[70].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized69_1715             |       1|
|3645  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized69_1780           |       1|
|3646  |                          \ramloop[71].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized70_1716             |       1|
|3647  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized70_1779           |       1|
|3648  |                          \ramloop[72].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized71_1717             |       1|
|3649  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized71_1778           |       1|
|3650  |                          \ramloop[73].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized72_1718             |       1|
|3651  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized72_1777           |       1|
|3652  |                          \ramloop[74].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized73_1719             |       1|
|3653  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized73_1776           |       1|
|3654  |                          \ramloop[75].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized74_1720             |       1|
|3655  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized74_1775           |       1|
|3656  |                          \ramloop[76].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized75_1721             |       1|
|3657  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized75_1774           |       1|
|3658  |                          \ramloop[77].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized76_1722             |       1|
|3659  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized76_1773           |       1|
|3660  |                          \ramloop[78].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized77_1723             |       1|
|3661  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized77_1772           |       1|
|3662  |                          \ramloop[79].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized78_1724             |       1|
|3663  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized78_1771           |       1|
|3664  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6_1725              |       1|
|3665  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6_1770            |       1|
|3666  |                          \ramloop[80].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized79_1726             |       1|
|3667  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized79_1769           |       1|
|3668  |                          \ramloop[81].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized80_1727             |       1|
|3669  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized80_1768           |       1|
|3670  |                          \ramloop[82].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized81_1728             |       1|
|3671  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized81_1767           |       1|
|3672  |                          \ramloop[83].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized82_1729             |       1|
|3673  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized82_1766           |       1|
|3674  |                          \ramloop[84].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized83_1730             |       1|
|3675  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized83_1765           |       1|
|3676  |                          \ramloop[85].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized84_1731             |       1|
|3677  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized84_1764           |       1|
|3678  |                          \ramloop[86].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized85_1732             |       1|
|3679  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized85_1763           |       1|
|3680  |                          \ramloop[87].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized86_1733             |       1|
|3681  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized86_1762           |       1|
|3682  |                          \ramloop[88].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized87_1734             |       1|
|3683  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized87_1761           |       1|
|3684  |                          \ramloop[89].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized88_1735             |       1|
|3685  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized88_1760           |       1|
|3686  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7_1736              |       1|
|3687  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7_1759            |       1|
|3688  |                          \ramloop[90].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized89_1737             |       1|
|3689  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized89_1758           |       1|
|3690  |                          \ramloop[91].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized90_1738             |       1|
|3691  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized90_1757           |       1|
|3692  |                          \ramloop[92].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized91_1739             |       1|
|3693  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized91_1756           |       1|
|3694  |                          \ramloop[93].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized92_1740             |       1|
|3695  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized92_1755           |       1|
|3696  |                          \ramloop[94].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized93_1741             |       1|
|3697  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized93_1754           |       1|
|3698  |                          \ramloop[95].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized94_1742             |       1|
|3699  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized94_1753           |       1|
|3700  |                          \ramloop[96].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized95_1743             |       1|
|3701  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized95_1752           |       1|
|3702  |                          \ramloop[97].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized96_1744             |       1|
|3703  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized96_1751           |       1|
|3704  |                          \ramloop[98].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized97_1745             |       1|
|3705  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized97_1750           |       1|
|3706  |                          \ramloop[99].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized98_1746             |       1|
|3707  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized98_1749           |       1|
|3708  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8_1747              |       1|
|3709  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8_1748            |       1|
|3710  |                  \SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory                                                                             |blk_mem_gen_v8_3_6_1396                                                     |     631|
|3711  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_3_6_synth_1398                                               |     631|
|3712  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_top_1399                                     |     631|
|3713  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_1400                            |     631|
|3714  |                          \has_mux_b.B                                                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0_1401                     |     517|
|3715  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_1402                              |       1|
|3716  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_1629                            |       1|
|3717  |                          \ramloop[100].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized99_1403             |       1|
|3718  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized99_1628           |       1|
|3719  |                          \ramloop[101].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized100_1404            |       1|
|3720  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized100_1627          |       1|
|3721  |                          \ramloop[102].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized101_1405            |       1|
|3722  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized101_1626          |       1|
|3723  |                          \ramloop[103].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized102_1406            |       1|
|3724  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized102_1625          |       1|
|3725  |                          \ramloop[104].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized103_1407            |       1|
|3726  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized103_1624          |       1|
|3727  |                          \ramloop[105].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized104_1408            |       1|
|3728  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized104_1623          |       1|
|3729  |                          \ramloop[106].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized105_1409            |       1|
|3730  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized105_1622          |       1|
|3731  |                          \ramloop[107].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized106_1410            |       1|
|3732  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized106_1621          |       1|
|3733  |                          \ramloop[108].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized107_1411            |       1|
|3734  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized107_1620          |       1|
|3735  |                          \ramloop[109].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized108_1412            |       1|
|3736  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized108_1619          |       1|
|3737  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9_1413              |       1|
|3738  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9_1618            |       1|
|3739  |                          \ramloop[110].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized109_1414            |       1|
|3740  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized109_1617          |       1|
|3741  |                          \ramloop[111].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized110_1415            |       1|
|3742  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized110_1616          |       1|
|3743  |                          \ramloop[112].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized111_1416            |       1|
|3744  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized111_1615          |       1|
|3745  |                          \ramloop[113].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized112_1417            |       1|
|3746  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized112_1614          |       1|
|3747  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10_1418             |       1|
|3748  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10_1613           |       1|
|3749  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11_1419             |       1|
|3750  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11_1612           |       1|
|3751  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12_1420             |       1|
|3752  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12_1611           |       1|
|3753  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13_1421             |       1|
|3754  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13_1610           |       1|
|3755  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized14_1422             |       1|
|3756  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized14_1609           |       1|
|3757  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized15_1423             |       1|
|3758  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized15_1608           |       1|
|3759  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized16_1424             |       1|
|3760  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized16_1607           |       1|
|3761  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized17_1425             |       1|
|3762  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized17_1606           |       1|
|3763  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized18_1426             |       1|
|3764  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized18_1605           |       1|
|3765  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_1427              |       1|
|3766  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_1604            |       1|
|3767  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized19_1428             |       1|
|3768  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19_1603           |       1|
|3769  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized20_1429             |       1|
|3770  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized20_1602           |       1|
|3771  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized21_1430             |       1|
|3772  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized21_1601           |       1|
|3773  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized22_1431             |       1|
|3774  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized22_1600           |       1|
|3775  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized23_1432             |       1|
|3776  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized23_1599           |       1|
|3777  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized24_1433             |       1|
|3778  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized24_1598           |       1|
|3779  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized25_1434             |       1|
|3780  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized25_1597           |       1|
|3781  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized26_1435             |       1|
|3782  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized26_1596           |       1|
|3783  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized27_1436             |       1|
|3784  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized27_1595           |       1|
|3785  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized28_1437             |       1|
|3786  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized28_1594           |       1|
|3787  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1_1438              |       1|
|3788  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1_1593            |       1|
|3789  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized29_1439             |       1|
|3790  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized29_1592           |       1|
|3791  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized30_1440             |       1|
|3792  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized30_1591           |       1|
|3793  |                          \ramloop[32].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized31_1441             |       1|
|3794  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized31_1590           |       1|
|3795  |                          \ramloop[33].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized32_1442             |       1|
|3796  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized32_1589           |       1|
|3797  |                          \ramloop[34].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized33_1443             |       1|
|3798  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized33_1588           |       1|
|3799  |                          \ramloop[35].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized34_1444             |       1|
|3800  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized34_1587           |       1|
|3801  |                          \ramloop[36].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized35_1445             |       1|
|3802  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized35_1586           |       1|
|3803  |                          \ramloop[37].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized36_1446             |       1|
|3804  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized36_1585           |       1|
|3805  |                          \ramloop[38].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized37_1447             |       1|
|3806  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized37_1584           |       1|
|3807  |                          \ramloop[39].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized38_1448             |       1|
|3808  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized38_1583           |       1|
|3809  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2_1449              |       1|
|3810  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2_1582            |       1|
|3811  |                          \ramloop[40].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized39_1450             |       1|
|3812  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized39_1581           |       1|
|3813  |                          \ramloop[41].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized40_1451             |       1|
|3814  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized40_1580           |       1|
|3815  |                          \ramloop[42].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized41_1452             |       1|
|3816  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized41_1579           |       1|
|3817  |                          \ramloop[43].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized42_1453             |       1|
|3818  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized42_1578           |       1|
|3819  |                          \ramloop[44].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized43_1454             |       1|
|3820  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized43_1577           |       1|
|3821  |                          \ramloop[45].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized44_1455             |       1|
|3822  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized44_1576           |       1|
|3823  |                          \ramloop[46].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized45_1456             |       1|
|3824  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized45_1575           |       1|
|3825  |                          \ramloop[47].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized46_1457             |       1|
|3826  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized46_1574           |       1|
|3827  |                          \ramloop[48].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized47_1458             |       1|
|3828  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized47_1573           |       1|
|3829  |                          \ramloop[49].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized48_1459             |       1|
|3830  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized48_1572           |       1|
|3831  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3_1460              |       1|
|3832  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3_1571            |       1|
|3833  |                          \ramloop[50].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized49_1461             |       1|
|3834  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized49_1570           |       1|
|3835  |                          \ramloop[51].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized50_1462             |       1|
|3836  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized50_1569           |       1|
|3837  |                          \ramloop[52].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized51_1463             |       1|
|3838  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized51_1568           |       1|
|3839  |                          \ramloop[53].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized52_1464             |       1|
|3840  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized52_1567           |       1|
|3841  |                          \ramloop[54].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized53_1465             |       1|
|3842  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized53_1566           |       1|
|3843  |                          \ramloop[55].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized54_1466             |       1|
|3844  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized54_1565           |       1|
|3845  |                          \ramloop[56].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized55_1467             |       1|
|3846  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized55_1564           |       1|
|3847  |                          \ramloop[57].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized56_1468             |       1|
|3848  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized56_1563           |       1|
|3849  |                          \ramloop[58].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized57_1469             |       1|
|3850  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized57_1562           |       1|
|3851  |                          \ramloop[59].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized58_1470             |       1|
|3852  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized58_1561           |       1|
|3853  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4_1471              |       1|
|3854  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4_1560            |       1|
|3855  |                          \ramloop[60].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized59_1472             |       1|
|3856  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized59_1559           |       1|
|3857  |                          \ramloop[61].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized60_1473             |       1|
|3858  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized60_1558           |       1|
|3859  |                          \ramloop[62].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized61_1474             |       1|
|3860  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized61_1557           |       1|
|3861  |                          \ramloop[63].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized62_1475             |       1|
|3862  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized62_1556           |       1|
|3863  |                          \ramloop[64].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized63_1476             |       1|
|3864  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized63_1555           |       1|
|3865  |                          \ramloop[65].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized64_1477             |       1|
|3866  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized64_1554           |       1|
|3867  |                          \ramloop[66].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized65_1478             |       1|
|3868  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized65_1553           |       1|
|3869  |                          \ramloop[67].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized66_1479             |       1|
|3870  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized66_1552           |       1|
|3871  |                          \ramloop[68].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized67_1480             |       1|
|3872  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized67_1551           |       1|
|3873  |                          \ramloop[69].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized68_1481             |       1|
|3874  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized68_1550           |       1|
|3875  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5_1482              |       1|
|3876  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5_1549            |       1|
|3877  |                          \ramloop[70].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized69_1483             |       1|
|3878  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized69_1548           |       1|
|3879  |                          \ramloop[71].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized70_1484             |       1|
|3880  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized70_1547           |       1|
|3881  |                          \ramloop[72].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized71_1485             |       1|
|3882  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized71_1546           |       1|
|3883  |                          \ramloop[73].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized72_1486             |       1|
|3884  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized72_1545           |       1|
|3885  |                          \ramloop[74].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized73_1487             |       1|
|3886  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized73_1544           |       1|
|3887  |                          \ramloop[75].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized74_1488             |       1|
|3888  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized74_1543           |       1|
|3889  |                          \ramloop[76].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized75_1489             |       1|
|3890  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized75_1542           |       1|
|3891  |                          \ramloop[77].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized76_1490             |       1|
|3892  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized76_1541           |       1|
|3893  |                          \ramloop[78].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized77_1491             |       1|
|3894  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized77_1540           |       1|
|3895  |                          \ramloop[79].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized78_1492             |       1|
|3896  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized78_1539           |       1|
|3897  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6_1493              |       1|
|3898  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6_1538            |       1|
|3899  |                          \ramloop[80].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized79_1494             |       1|
|3900  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized79_1537           |       1|
|3901  |                          \ramloop[81].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized80_1495             |       1|
|3902  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized80_1536           |       1|
|3903  |                          \ramloop[82].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized81_1496             |       1|
|3904  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized81_1535           |       1|
|3905  |                          \ramloop[83].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized82_1497             |       1|
|3906  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized82_1534           |       1|
|3907  |                          \ramloop[84].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized83_1498             |       1|
|3908  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized83_1533           |       1|
|3909  |                          \ramloop[85].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized84_1499             |       1|
|3910  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized84_1532           |       1|
|3911  |                          \ramloop[86].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized85_1500             |       1|
|3912  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized85_1531           |       1|
|3913  |                          \ramloop[87].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized86_1501             |       1|
|3914  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized86_1530           |       1|
|3915  |                          \ramloop[88].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized87_1502             |       1|
|3916  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized87_1529           |       1|
|3917  |                          \ramloop[89].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized88_1503             |       1|
|3918  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized88_1528           |       1|
|3919  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7_1504              |       1|
|3920  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7_1527            |       1|
|3921  |                          \ramloop[90].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized89_1505             |       1|
|3922  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized89_1526           |       1|
|3923  |                          \ramloop[91].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized90_1506             |       1|
|3924  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized90_1525           |       1|
|3925  |                          \ramloop[92].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized91_1507             |       1|
|3926  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized91_1524           |       1|
|3927  |                          \ramloop[93].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized92_1508             |       1|
|3928  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized92_1523           |       1|
|3929  |                          \ramloop[94].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized93_1509             |       1|
|3930  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized93_1522           |       1|
|3931  |                          \ramloop[95].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized94_1510             |       1|
|3932  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized94_1521           |       1|
|3933  |                          \ramloop[96].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized95_1511             |       1|
|3934  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized95_1520           |       1|
|3935  |                          \ramloop[97].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized96_1512             |       1|
|3936  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized96_1519           |       1|
|3937  |                          \ramloop[98].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized97_1513             |       1|
|3938  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized97_1518           |       1|
|3939  |                          \ramloop[99].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized98_1514             |       1|
|3940  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized98_1517           |       1|
|3941  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8_1515              |       1|
|3942  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8_1516            |       1|
|3943  |                  \SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory                                                                             |blk_mem_gen_v8_3_6_1397                                                     |     631|
|3944  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_3_6_synth                                                    |     631|
|3945  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_top                                          |     631|
|3946  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr                                 |     631|
|3947  |                          \has_mux_b.B                                                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized0                          |     517|
|3948  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width                                   |       1|
|3949  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper                                 |       1|
|3950  |                          \ramloop[100].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized99                  |       1|
|3951  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized99                |       1|
|3952  |                          \ramloop[101].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized100                 |       1|
|3953  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized100               |       1|
|3954  |                          \ramloop[102].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized101                 |       1|
|3955  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized101               |       1|
|3956  |                          \ramloop[103].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized102                 |       1|
|3957  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized102               |       1|
|3958  |                          \ramloop[104].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized103                 |       1|
|3959  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized103               |       1|
|3960  |                          \ramloop[105].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized104                 |       1|
|3961  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized104               |       1|
|3962  |                          \ramloop[106].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized105                 |       1|
|3963  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized105               |       1|
|3964  |                          \ramloop[107].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized106                 |       1|
|3965  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized106               |       1|
|3966  |                          \ramloop[108].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized107                 |       1|
|3967  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized107               |       1|
|3968  |                          \ramloop[109].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized108                 |       1|
|3969  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized108               |       1|
|3970  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9                   |       1|
|3971  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9                 |       1|
|3972  |                          \ramloop[110].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized109                 |       1|
|3973  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized109               |       1|
|3974  |                          \ramloop[111].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized110                 |       1|
|3975  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized110               |       1|
|3976  |                          \ramloop[112].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized111                 |       1|
|3977  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized111               |       1|
|3978  |                          \ramloop[113].ram.r                                                                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized112                 |       1|
|3979  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized112               |       1|
|3980  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10                  |       1|
|3981  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10                |       1|
|3982  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11                  |       1|
|3983  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11                |       1|
|3984  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12                  |       1|
|3985  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12                |       1|
|3986  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13                  |       1|
|3987  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13                |       1|
|3988  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized14                  |       1|
|3989  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized14                |       1|
|3990  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized15                  |       1|
|3991  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized15                |       1|
|3992  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized16                  |       1|
|3993  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized16                |       1|
|3994  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized17                  |       1|
|3995  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized17                |       1|
|3996  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized18                  |       1|
|3997  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized18                |       1|
|3998  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0                   |       1|
|3999  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0                 |       1|
|4000  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized19                  |       1|
|4001  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19                |       1|
|4002  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized20                  |       1|
|4003  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized20                |       1|
|4004  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized21                  |       1|
|4005  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized21                |       1|
|4006  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized22                  |       1|
|4007  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized22                |       1|
|4008  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized23                  |       1|
|4009  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized23                |       1|
|4010  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized24                  |       1|
|4011  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized24                |       1|
|4012  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized25                  |       1|
|4013  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized25                |       1|
|4014  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized26                  |       1|
|4015  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized26                |       1|
|4016  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized27                  |       1|
|4017  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized27                |       1|
|4018  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized28                  |       1|
|4019  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized28                |       1|
|4020  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1                   |       1|
|4021  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1                 |       1|
|4022  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized29                  |       1|
|4023  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized29                |       1|
|4024  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized30                  |       1|
|4025  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized30                |       1|
|4026  |                          \ramloop[32].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized31                  |       1|
|4027  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized31                |       1|
|4028  |                          \ramloop[33].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized32                  |       1|
|4029  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized32                |       1|
|4030  |                          \ramloop[34].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized33                  |       1|
|4031  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized33                |       1|
|4032  |                          \ramloop[35].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized34                  |       1|
|4033  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized34                |       1|
|4034  |                          \ramloop[36].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized35                  |       1|
|4035  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized35                |       1|
|4036  |                          \ramloop[37].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized36                  |       1|
|4037  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized36                |       1|
|4038  |                          \ramloop[38].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized37                  |       1|
|4039  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized37                |       1|
|4040  |                          \ramloop[39].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized38                  |       1|
|4041  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized38                |       1|
|4042  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2                   |       1|
|4043  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2                 |       1|
|4044  |                          \ramloop[40].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized39                  |       1|
|4045  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized39                |       1|
|4046  |                          \ramloop[41].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized40                  |       1|
|4047  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized40                |       1|
|4048  |                          \ramloop[42].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized41                  |       1|
|4049  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized41                |       1|
|4050  |                          \ramloop[43].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized42                  |       1|
|4051  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized42                |       1|
|4052  |                          \ramloop[44].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized43                  |       1|
|4053  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized43                |       1|
|4054  |                          \ramloop[45].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized44                  |       1|
|4055  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized44                |       1|
|4056  |                          \ramloop[46].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized45                  |       1|
|4057  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized45                |       1|
|4058  |                          \ramloop[47].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized46                  |       1|
|4059  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized46                |       1|
|4060  |                          \ramloop[48].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized47                  |       1|
|4061  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized47                |       1|
|4062  |                          \ramloop[49].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized48                  |       1|
|4063  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized48                |       1|
|4064  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3                   |       1|
|4065  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3                 |       1|
|4066  |                          \ramloop[50].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized49                  |       1|
|4067  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized49                |       1|
|4068  |                          \ramloop[51].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized50                  |       1|
|4069  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized50                |       1|
|4070  |                          \ramloop[52].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized51                  |       1|
|4071  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized51                |       1|
|4072  |                          \ramloop[53].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized52                  |       1|
|4073  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized52                |       1|
|4074  |                          \ramloop[54].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized53                  |       1|
|4075  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized53                |       1|
|4076  |                          \ramloop[55].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized54                  |       1|
|4077  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized54                |       1|
|4078  |                          \ramloop[56].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized55                  |       1|
|4079  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized55                |       1|
|4080  |                          \ramloop[57].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized56                  |       1|
|4081  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized56                |       1|
|4082  |                          \ramloop[58].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized57                  |       1|
|4083  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized57                |       1|
|4084  |                          \ramloop[59].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized58                  |       1|
|4085  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized58                |       1|
|4086  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4                   |       1|
|4087  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4                 |       1|
|4088  |                          \ramloop[60].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized59                  |       1|
|4089  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized59                |       1|
|4090  |                          \ramloop[61].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized60                  |       1|
|4091  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized60                |       1|
|4092  |                          \ramloop[62].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized61                  |       1|
|4093  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized61                |       1|
|4094  |                          \ramloop[63].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized62                  |       1|
|4095  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized62                |       1|
|4096  |                          \ramloop[64].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized63                  |       1|
|4097  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized63                |       1|
|4098  |                          \ramloop[65].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized64                  |       1|
|4099  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized64                |       1|
|4100  |                          \ramloop[66].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized65                  |       1|
|4101  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized65                |       1|
|4102  |                          \ramloop[67].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized66                  |       1|
|4103  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized66                |       1|
|4104  |                          \ramloop[68].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized67                  |       1|
|4105  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized67                |       1|
|4106  |                          \ramloop[69].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized68                  |       1|
|4107  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized68                |       1|
|4108  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5                   |       1|
|4109  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5                 |       1|
|4110  |                          \ramloop[70].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized69                  |       1|
|4111  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized69                |       1|
|4112  |                          \ramloop[71].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized70                  |       1|
|4113  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized70                |       1|
|4114  |                          \ramloop[72].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized71                  |       1|
|4115  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized71                |       1|
|4116  |                          \ramloop[73].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized72                  |       1|
|4117  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized72                |       1|
|4118  |                          \ramloop[74].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized73                  |       1|
|4119  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized73                |       1|
|4120  |                          \ramloop[75].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized74                  |       1|
|4121  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized74                |       1|
|4122  |                          \ramloop[76].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized75                  |       1|
|4123  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized75                |       1|
|4124  |                          \ramloop[77].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized76                  |       1|
|4125  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized76                |       1|
|4126  |                          \ramloop[78].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized77                  |       1|
|4127  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized77                |       1|
|4128  |                          \ramloop[79].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized78                  |       1|
|4129  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized78                |       1|
|4130  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6                   |       1|
|4131  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6                 |       1|
|4132  |                          \ramloop[80].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized79                  |       1|
|4133  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized79                |       1|
|4134  |                          \ramloop[81].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized80                  |       1|
|4135  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized80                |       1|
|4136  |                          \ramloop[82].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized81                  |       1|
|4137  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized81                |       1|
|4138  |                          \ramloop[83].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized82                  |       1|
|4139  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized82                |       1|
|4140  |                          \ramloop[84].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized83                  |       1|
|4141  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized83                |       1|
|4142  |                          \ramloop[85].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized84                  |       1|
|4143  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized84                |       1|
|4144  |                          \ramloop[86].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized85                  |       1|
|4145  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized85                |       1|
|4146  |                          \ramloop[87].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized86                  |       1|
|4147  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized86                |       1|
|4148  |                          \ramloop[88].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized87                  |       1|
|4149  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized87                |       1|
|4150  |                          \ramloop[89].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized88                  |       1|
|4151  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized88                |       1|
|4152  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7                   |       1|
|4153  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7                 |       1|
|4154  |                          \ramloop[90].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized89                  |       1|
|4155  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized89                |       1|
|4156  |                          \ramloop[91].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized90                  |       1|
|4157  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized90                |       1|
|4158  |                          \ramloop[92].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized91                  |       1|
|4159  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized91                |       1|
|4160  |                          \ramloop[93].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized92                  |       1|
|4161  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized92                |       1|
|4162  |                          \ramloop[94].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized93                  |       1|
|4163  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized93                |       1|
|4164  |                          \ramloop[95].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized94                  |       1|
|4165  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized94                |       1|
|4166  |                          \ramloop[96].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized95                  |       1|
|4167  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized95                |       1|
|4168  |                          \ramloop[97].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized96                  |       1|
|4169  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized96                |       1|
|4170  |                          \ramloop[98].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized97                  |       1|
|4171  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized97                |       1|
|4172  |                          \ramloop[99].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized98                  |       1|
|4173  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized98                |       1|
|4174  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8                   |       1|
|4175  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8                 |       1|
|4176  |                  \SUBCORE_RAM.trace_block_memory                                                                                            |blk_mem_gen_v8_3_6__parameterized0                                          |     413|
|4177  |                    inst_blk_mem_gen                                                                                                         |blk_mem_gen_v8_3_6_synth__parameterized0                                    |     413|
|4178  |                      \gnbram.gnativebmg.native_blk_mem_gen                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_top__parameterized0                          |     413|
|4179  |                        \valid.cstr                                                                                                          |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized0                 |     413|
|4180  |                          \has_mux_b.B                                                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_mux__parameterized2                          |     337|
|4181  |                          \ramloop[0].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized113                 |       1|
|4182  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized113               |       1|
|4183  |                          \ramloop[10].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized123                 |       1|
|4184  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized123               |       1|
|4185  |                          \ramloop[11].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized124                 |       1|
|4186  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized124               |       1|
|4187  |                          \ramloop[12].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized125                 |       1|
|4188  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized125               |       1|
|4189  |                          \ramloop[13].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized126                 |       1|
|4190  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized126               |       1|
|4191  |                          \ramloop[14].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized127                 |       1|
|4192  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized127               |       1|
|4193  |                          \ramloop[15].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized128                 |       1|
|4194  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized128               |       1|
|4195  |                          \ramloop[16].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized129                 |       1|
|4196  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized129               |       1|
|4197  |                          \ramloop[17].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized130                 |       1|
|4198  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized130               |       1|
|4199  |                          \ramloop[18].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized131                 |       1|
|4200  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized131               |       1|
|4201  |                          \ramloop[19].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized132                 |       1|
|4202  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized132               |       1|
|4203  |                          \ramloop[1].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized114                 |       1|
|4204  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized114               |       1|
|4205  |                          \ramloop[20].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized133                 |       1|
|4206  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized133               |       1|
|4207  |                          \ramloop[21].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized134                 |       1|
|4208  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized134               |       1|
|4209  |                          \ramloop[22].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized135                 |       1|
|4210  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized135               |       1|
|4211  |                          \ramloop[23].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized136                 |       1|
|4212  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized136               |       1|
|4213  |                          \ramloop[24].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized137                 |       1|
|4214  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized137               |       1|
|4215  |                          \ramloop[25].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized138                 |       1|
|4216  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized138               |       1|
|4217  |                          \ramloop[26].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized139                 |       1|
|4218  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized139               |       1|
|4219  |                          \ramloop[27].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized140                 |       1|
|4220  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized140               |       1|
|4221  |                          \ramloop[28].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized141                 |       1|
|4222  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized141               |       1|
|4223  |                          \ramloop[29].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized142                 |       1|
|4224  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized142               |       1|
|4225  |                          \ramloop[2].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized115                 |       1|
|4226  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized115               |       1|
|4227  |                          \ramloop[30].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized143                 |       1|
|4228  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized143               |       1|
|4229  |                          \ramloop[31].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized144                 |       1|
|4230  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized144               |       1|
|4231  |                          \ramloop[32].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized145                 |       1|
|4232  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized145               |       1|
|4233  |                          \ramloop[33].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized146                 |       1|
|4234  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized146               |       1|
|4235  |                          \ramloop[34].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized147                 |       1|
|4236  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized147               |       1|
|4237  |                          \ramloop[35].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized148                 |       1|
|4238  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized148               |       1|
|4239  |                          \ramloop[36].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized149                 |       1|
|4240  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized149               |       1|
|4241  |                          \ramloop[37].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized150                 |       1|
|4242  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized150               |       1|
|4243  |                          \ramloop[38].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized151                 |       1|
|4244  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized151               |       1|
|4245  |                          \ramloop[39].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized152                 |       1|
|4246  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized152               |       1|
|4247  |                          \ramloop[3].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized116                 |       1|
|4248  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized116               |       1|
|4249  |                          \ramloop[40].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized153                 |       1|
|4250  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized153               |       1|
|4251  |                          \ramloop[41].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized154                 |       1|
|4252  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized154               |       1|
|4253  |                          \ramloop[42].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized155                 |       1|
|4254  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized155               |       1|
|4255  |                          \ramloop[43].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized156                 |       1|
|4256  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized156               |       1|
|4257  |                          \ramloop[44].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized157                 |       1|
|4258  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized157               |       1|
|4259  |                          \ramloop[45].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized158                 |       1|
|4260  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized158               |       1|
|4261  |                          \ramloop[46].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized159                 |       1|
|4262  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized159               |       1|
|4263  |                          \ramloop[47].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized160                 |       1|
|4264  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized160               |       1|
|4265  |                          \ramloop[48].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized161                 |       1|
|4266  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized161               |       1|
|4267  |                          \ramloop[49].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized162                 |       1|
|4268  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized162               |       1|
|4269  |                          \ramloop[4].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized117                 |       1|
|4270  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized117               |       1|
|4271  |                          \ramloop[50].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized163                 |       1|
|4272  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized163               |       1|
|4273  |                          \ramloop[51].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized164                 |       1|
|4274  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized164               |       1|
|4275  |                          \ramloop[52].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized165                 |       1|
|4276  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized165               |       1|
|4277  |                          \ramloop[53].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized166                 |       1|
|4278  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized166               |       1|
|4279  |                          \ramloop[54].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized167                 |       1|
|4280  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized167               |       1|
|4281  |                          \ramloop[55].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized168                 |       1|
|4282  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized168               |       1|
|4283  |                          \ramloop[56].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized169                 |       1|
|4284  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized169               |       1|
|4285  |                          \ramloop[57].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized170                 |       1|
|4286  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized170               |       1|
|4287  |                          \ramloop[58].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized171                 |       1|
|4288  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized171               |       1|
|4289  |                          \ramloop[59].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized172                 |       1|
|4290  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized172               |       1|
|4291  |                          \ramloop[5].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized118                 |       1|
|4292  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized118               |       1|
|4293  |                          \ramloop[60].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized173                 |       1|
|4294  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized173               |       1|
|4295  |                          \ramloop[61].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized174                 |       1|
|4296  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized174               |       1|
|4297  |                          \ramloop[62].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized175                 |       1|
|4298  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized175               |       1|
|4299  |                          \ramloop[63].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized176                 |       1|
|4300  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized176               |       1|
|4301  |                          \ramloop[64].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized177                 |       1|
|4302  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized177               |       1|
|4303  |                          \ramloop[65].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized178                 |       1|
|4304  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized178               |       1|
|4305  |                          \ramloop[66].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized179                 |       1|
|4306  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized179               |       1|
|4307  |                          \ramloop[67].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized180                 |       1|
|4308  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized180               |       1|
|4309  |                          \ramloop[68].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized181                 |       1|
|4310  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized181               |       1|
|4311  |                          \ramloop[69].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized182                 |       1|
|4312  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized182               |       1|
|4313  |                          \ramloop[6].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized119                 |       1|
|4314  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized119               |       1|
|4315  |                          \ramloop[70].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized183                 |       1|
|4316  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized183               |       1|
|4317  |                          \ramloop[71].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized184                 |       1|
|4318  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized184               |       1|
|4319  |                          \ramloop[72].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized185                 |       1|
|4320  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized185               |       1|
|4321  |                          \ramloop[73].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized186                 |       1|
|4322  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized186               |       1|
|4323  |                          \ramloop[74].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized187                 |       1|
|4324  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized187               |       1|
|4325  |                          \ramloop[75].ram.r                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized188                 |       1|
|4326  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized188               |       1|
|4327  |                          \ramloop[7].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized120                 |       1|
|4328  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized120               |       1|
|4329  |                          \ramloop[8].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized121                 |       1|
|4330  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized121               |       1|
|4331  |                          \ramloop[9].ram.r                                                                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized122                 |       1|
|4332  |                            \prim_noinit.ram                                                                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized122               |       1|
|4333  |                u_ila_cap_ctrl                                                                                                               |ila_v6_2_8_ila_cap_ctrl_legacy                                              |     368|
|4334  |                  U_CDONE                                                                                                                    |ltlib_v1_0_0_cfglut6__parameterized0                                        |       5|
|4335  |                  U_NS0                                                                                                                      |ltlib_v1_0_0_cfglut7                                                        |       6|
|4336  |                  U_NS1                                                                                                                      |ltlib_v1_0_0_cfglut7_1377                                                   |       6|
|4337  |                  u_cap_addrgen                                                                                                              |ila_v6_2_8_ila_cap_addrgen                                                  |     346|
|4338  |                    U_CMPRESET                                                                                                               |ltlib_v1_0_0_cfglut6                                                        |       3|
|4339  |                    u_cap_sample_counter                                                                                                     |ila_v6_2_8_ila_cap_sample_counter                                           |      74|
|4340  |                      U_SCE                                                                                                                  |ltlib_v1_0_0_cfglut4_1384                                                   |       1|
|4341  |                      U_SCMPCE                                                                                                               |ltlib_v1_0_0_cfglut5_1385                                                   |       1|
|4342  |                      U_SCRST                                                                                                                |ltlib_v1_0_0_cfglut6_1386                                                   |       5|
|4343  |                      u_scnt_cmp                                                                                                             |ltlib_v1_0_0_match_nodelay_1387                                             |      25|
|4344  |                        \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |ltlib_v1_0_0_allx_typeA_nodelay_1388                                        |      25|
|4345  |                          DUT                                                                                                                |ltlib_v1_0_0_all_typeA__parameterized6_1389                                 |      12|
|4346  |                            \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |ltlib_v1_0_0_all_typeA_slice__parameterized1_1390                           |       5|
|4347  |                            \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |ltlib_v1_0_0_all_typeA_slice__parameterized2_1391                           |       5|
|4348  |                    u_cap_window_counter                                                                                                     |ila_v6_2_8_ila_cap_window_counter                                           |      83|
|4349  |                      U_WCE                                                                                                                  |ltlib_v1_0_0_cfglut4                                                        |       1|
|4350  |                      U_WHCMPCE                                                                                                              |ltlib_v1_0_0_cfglut5                                                        |       1|
|4351  |                      U_WLCMPCE                                                                                                              |ltlib_v1_0_0_cfglut5_1378                                                   |       1|
|4352  |                      u_wcnt_hcmp                                                                                                            |ltlib_v1_0_0_match_nodelay                                                  |      25|
|4353  |                        \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |ltlib_v1_0_0_allx_typeA_nodelay_1380                                        |      25|
|4354  |                          DUT                                                                                                                |ltlib_v1_0_0_all_typeA__parameterized6_1381                                 |      12|
|4355  |                            \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |ltlib_v1_0_0_all_typeA_slice__parameterized1_1382                           |       5|
|4356  |                            \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |ltlib_v1_0_0_all_typeA_slice__parameterized2_1383                           |       5|
|4357  |                      u_wcnt_lcmp                                                                                                            |ltlib_v1_0_0_match_nodelay_1379                                             |      25|
|4358  |                        \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |ltlib_v1_0_0_allx_typeA_nodelay                                             |      25|
|4359  |                          DUT                                                                                                                |ltlib_v1_0_0_all_typeA__parameterized6                                      |      12|
|4360  |                            \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |ltlib_v1_0_0_all_typeA_slice__parameterized1                                |       5|
|4361  |                            \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |ltlib_v1_0_0_all_typeA_slice__parameterized2                                |       5|
|4362  |                u_ila_regs                                                                                                                   |ila_v6_2_8_ila_register                                                     |   11385|
|4363  |                  reg_890                                                                                                                    |xsdbs_v1_0_2_reg__parameterized288                                          |      16|
|4364  |                    \I_EN_STAT_EQ1.U_STAT                                                                                                    |xsdbs_v1_0_2_reg_stat_1376                                                  |      16|
|4365  |                  U_XSDB_SLAVE                                                                                                               |xsdbs_v1_0_2_xsdbs                                                          |     301|
|4366  |                  \MU_SRL[0].mu_srl_reg                                                                                                      |xsdbs_v1_0_2_reg_p2s                                                        |      77|
|4367  |                  \MU_SRL[100].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized99                                       |      74|
|4368  |                  \MU_SRL[101].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized100                                      |      74|
|4369  |                  \MU_SRL[102].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized101                                      |      74|
|4370  |                  \MU_SRL[103].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized102                                      |      90|
|4371  |                  \MU_SRL[104].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized103                                      |      74|
|4372  |                  \MU_SRL[105].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized104                                      |      74|
|4373  |                  \MU_SRL[106].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized105                                      |      74|
|4374  |                  \MU_SRL[107].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized106                                      |      90|
|4375  |                  \MU_SRL[108].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized107                                      |      74|
|4376  |                  \MU_SRL[109].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized108                                      |      74|
|4377  |                  \MU_SRL[10].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized9                                        |      74|
|4378  |                  \MU_SRL[110].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized109                                      |      74|
|4379  |                  \MU_SRL[111].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized110                                      |     106|
|4380  |                  \MU_SRL[112].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized111                                      |      74|
|4381  |                  \MU_SRL[113].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized112                                      |      74|
|4382  |                  \MU_SRL[114].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized113                                      |      74|
|4383  |                  \MU_SRL[115].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized114                                      |      90|
|4384  |                  \MU_SRL[116].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized115                                      |      74|
|4385  |                  \MU_SRL[117].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized116                                      |      74|
|4386  |                  \MU_SRL[118].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized117                                      |      74|
|4387  |                  \MU_SRL[119].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized118                                      |      90|
|4388  |                  \MU_SRL[11].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized10                                       |      90|
|4389  |                  \MU_SRL[120].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized119                                      |      74|
|4390  |                  \MU_SRL[121].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized120                                      |      90|
|4391  |                  \MU_SRL[122].mu_srl_reg                                                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized121                                      |     122|
|4392  |                  \MU_SRL[12].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized11                                       |      74|
|4393  |                  \MU_SRL[13].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized12                                       |      74|
|4394  |                  \MU_SRL[14].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized13                                       |      74|
|4395  |                  \MU_SRL[15].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized14                                       |     106|
|4396  |                  \MU_SRL[16].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized15                                       |      74|
|4397  |                  \MU_SRL[17].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized16                                       |      74|
|4398  |                  \MU_SRL[18].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized17                                       |      74|
|4399  |                  \MU_SRL[19].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized18                                       |      90|
|4400  |                  \MU_SRL[1].mu_srl_reg                                                                                                      |xsdbs_v1_0_2_reg_p2s__parameterized0                                        |      75|
|4401  |                  \MU_SRL[20].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized19                                       |      74|
|4402  |                  \MU_SRL[21].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized20                                       |      74|
|4403  |                  \MU_SRL[22].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized21                                       |      74|
|4404  |                  \MU_SRL[23].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized22                                       |      90|
|4405  |                  \MU_SRL[24].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized23                                       |      74|
|4406  |                  \MU_SRL[25].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized24                                       |      74|
|4407  |                  \MU_SRL[26].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized25                                       |      74|
|4408  |                  \MU_SRL[27].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized26                                       |      90|
|4409  |                  \MU_SRL[28].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized27                                       |      74|
|4410  |                  \MU_SRL[29].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized28                                       |      74|
|4411  |                  \MU_SRL[2].mu_srl_reg                                                                                                      |xsdbs_v1_0_2_reg_p2s__parameterized1                                        |      75|
|4412  |                  \MU_SRL[30].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized29                                       |      74|
|4413  |                  \MU_SRL[31].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized30                                       |     106|
|4414  |                  \MU_SRL[32].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized31                                       |      74|
|4415  |                  \MU_SRL[33].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized32                                       |      74|
|4416  |                  \MU_SRL[34].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized33                                       |      74|
|4417  |                  \MU_SRL[35].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized34                                       |      90|
|4418  |                  \MU_SRL[36].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized35                                       |      74|
|4419  |                  \MU_SRL[37].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized36                                       |      74|
|4420  |                  \MU_SRL[38].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized37                                       |      74|
|4421  |                  \MU_SRL[39].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized38                                       |      90|
|4422  |                  \MU_SRL[3].mu_srl_reg                                                                                                      |xsdbs_v1_0_2_reg_p2s__parameterized2                                        |      91|
|4423  |                  \MU_SRL[40].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized39                                       |      74|
|4424  |                  \MU_SRL[41].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized40                                       |      74|
|4425  |                  \MU_SRL[42].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized41                                       |      74|
|4426  |                  \MU_SRL[43].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized42                                       |      90|
|4427  |                  \MU_SRL[44].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized43                                       |      74|
|4428  |                  \MU_SRL[45].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized44                                       |      74|
|4429  |                  \MU_SRL[46].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized45                                       |      74|
|4430  |                  \MU_SRL[47].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized46                                       |     106|
|4431  |                  \MU_SRL[48].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized47                                       |      74|
|4432  |                  \MU_SRL[49].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized48                                       |      74|
|4433  |                  \MU_SRL[4].mu_srl_reg                                                                                                      |xsdbs_v1_0_2_reg_p2s__parameterized3                                        |      74|
|4434  |                  \MU_SRL[50].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized49                                       |      74|
|4435  |                  \MU_SRL[51].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized50                                       |      90|
|4436  |                  \MU_SRL[52].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized51                                       |      74|
|4437  |                  \MU_SRL[53].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized52                                       |      74|
|4438  |                  \MU_SRL[54].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized53                                       |      74|
|4439  |                  \MU_SRL[55].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized54                                       |      90|
|4440  |                  \MU_SRL[56].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized55                                       |      74|
|4441  |                  \MU_SRL[57].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized56                                       |      74|
|4442  |                  \MU_SRL[58].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized57                                       |      74|
|4443  |                  \MU_SRL[59].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized58                                       |      90|
|4444  |                  \MU_SRL[5].mu_srl_reg                                                                                                      |xsdbs_v1_0_2_reg_p2s__parameterized4                                        |      74|
|4445  |                  \MU_SRL[60].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized59                                       |      74|
|4446  |                  \MU_SRL[61].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized60                                       |      74|
|4447  |                  \MU_SRL[62].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized61                                       |      74|
|4448  |                  \MU_SRL[63].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized62                                       |     122|
|4449  |                  \MU_SRL[64].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized63                                       |      75|
|4450  |                  \MU_SRL[65].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized64                                       |      74|
|4451  |                  \MU_SRL[66].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized65                                       |      74|
|4452  |                  \MU_SRL[67].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized66                                       |      90|
|4453  |                  \MU_SRL[68].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized67                                       |      74|
|4454  |                  \MU_SRL[69].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized68                                       |      74|
|4455  |                  \MU_SRL[6].mu_srl_reg                                                                                                      |xsdbs_v1_0_2_reg_p2s__parameterized5                                        |      74|
|4456  |                  \MU_SRL[70].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized69                                       |      74|
|4457  |                  \MU_SRL[71].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized70                                       |      90|
|4458  |                  \MU_SRL[72].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized71                                       |      74|
|4459  |                  \MU_SRL[73].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized72                                       |      74|
|4460  |                  \MU_SRL[74].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized73                                       |      74|
|4461  |                  \MU_SRL[75].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized74                                       |      90|
|4462  |                  \MU_SRL[76].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized75                                       |      74|
|4463  |                  \MU_SRL[77].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized76                                       |      74|
|4464  |                  \MU_SRL[78].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized77                                       |      74|
|4465  |                  \MU_SRL[79].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized78                                       |     106|
|4466  |                  \MU_SRL[7].mu_srl_reg                                                                                                      |xsdbs_v1_0_2_reg_p2s__parameterized6                                        |      90|
|4467  |                  \MU_SRL[80].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized79                                       |      74|
|4468  |                  \MU_SRL[81].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized80                                       |      74|
|4469  |                  \MU_SRL[82].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized81                                       |      74|
|4470  |                  \MU_SRL[83].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized82                                       |      90|
|4471  |                  \MU_SRL[84].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized83                                       |      74|
|4472  |                  \MU_SRL[85].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized84                                       |      74|
|4473  |                  \MU_SRL[86].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized85                                       |      74|
|4474  |                  \MU_SRL[87].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized86                                       |      90|
|4475  |                  \MU_SRL[88].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized87                                       |      74|
|4476  |                  \MU_SRL[89].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized88                                       |      74|
|4477  |                  \MU_SRL[8].mu_srl_reg                                                                                                      |xsdbs_v1_0_2_reg_p2s__parameterized7                                        |      74|
|4478  |                  \MU_SRL[90].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized89                                       |      74|
|4479  |                  \MU_SRL[91].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized90                                       |      90|
|4480  |                  \MU_SRL[92].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized91                                       |      74|
|4481  |                  \MU_SRL[93].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized92                                       |      74|
|4482  |                  \MU_SRL[94].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized93                                       |      74|
|4483  |                  \MU_SRL[95].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized94                                       |     106|
|4484  |                  \MU_SRL[96].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized95                                       |      74|
|4485  |                  \MU_SRL[97].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized96                                       |      74|
|4486  |                  \MU_SRL[98].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized97                                       |      74|
|4487  |                  \MU_SRL[99].mu_srl_reg                                                                                                     |xsdbs_v1_0_2_reg_p2s__parameterized98                                       |      90|
|4488  |                  \MU_SRL[9].mu_srl_reg                                                                                                      |xsdbs_v1_0_2_reg_p2s__parameterized8                                        |      74|
|4489  |                  \TC_SRL[0].tc_srl_reg                                                                                                      |xsdbs_v1_0_2_reg_p2s__parameterized122                                      |      77|
|4490  |                  reg_15                                                                                                                     |xsdbs_v1_0_2_reg__parameterized270                                          |      19|
|4491  |                    \I_EN_CTL_EQ1.U_CTL                                                                                                      |xsdbs_v1_0_2_reg_ctl_1375                                                   |      19|
|4492  |                  reg_16                                                                                                                     |xsdbs_v1_0_2_reg__parameterized271                                          |      17|
|4493  |                    \I_EN_CTL_EQ1.U_CTL                                                                                                      |xsdbs_v1_0_2_reg_ctl_1374                                                   |      17|
|4494  |                  reg_17                                                                                                                     |xsdbs_v1_0_2_reg__parameterized272                                          |      42|
|4495  |                    \I_EN_CTL_EQ1.U_CTL                                                                                                      |xsdbs_v1_0_2_reg_ctl_1373                                                   |      42|
|4496  |                  reg_18                                                                                                                     |xsdbs_v1_0_2_reg__parameterized273                                          |      19|
|4497  |                    \I_EN_CTL_EQ1.U_CTL                                                                                                      |xsdbs_v1_0_2_reg_ctl_1372                                                   |      19|
|4498  |                  reg_19                                                                                                                     |xsdbs_v1_0_2_reg__parameterized274                                          |      17|
|4499  |                    \I_EN_CTL_EQ1.U_CTL                                                                                                      |xsdbs_v1_0_2_reg_ctl_1371                                                   |      17|
|4500  |                  reg_1a                                                                                                                     |xsdbs_v1_0_2_reg__parameterized275                                          |      48|
|4501  |                    \I_EN_CTL_EQ1.U_CTL                                                                                                      |xsdbs_v1_0_2_reg_ctl__parameterized1_1370                                   |      48|
|4502  |                  reg_6                                                                                                                      |xsdbs_v1_0_2_reg__parameterized255                                          |      28|
|4503  |                    \I_EN_CTL_EQ1.U_CTL                                                                                                      |xsdbs_v1_0_2_reg_ctl_1369                                                   |      28|
|4504  |                  reg_7                                                                                                                      |xsdbs_v1_0_2_reg__parameterized256                                          |      31|
|4505  |                    \I_EN_CTL_EQ1.U_CTL                                                                                                      |xsdbs_v1_0_2_reg_ctl__parameterized0                                        |      31|
|4506  |                  reg_8                                                                                                                      |xsdbs_v1_0_2_reg__parameterized257                                          |       9|
|4507  |                    \I_EN_STAT_EQ1.U_STAT                                                                                                    |xsdbs_v1_0_2_reg_stat_1368                                                  |       9|
|4508  |                  reg_80                                                                                                                     |xsdbs_v1_0_2_reg__parameterized276                                          |      18|
|4509  |                    \I_EN_CTL_EQ1.U_CTL                                                                                                      |xsdbs_v1_0_2_reg_ctl__parameterized1_1367                                   |      18|
|4510  |                  reg_81                                                                                                                     |xsdbs_v1_0_2_reg__parameterized277                                          |      17|
|4511  |                    \I_EN_CTL_EQ1.U_CTL                                                                                                      |xsdbs_v1_0_2_reg_ctl_1366                                                   |      17|
|4512  |                  reg_82                                                                                                                     |xsdbs_v1_0_2_reg__parameterized278                                          |      17|
|4513  |                    \I_EN_CTL_EQ1.U_CTL                                                                                                      |xsdbs_v1_0_2_reg_ctl__parameterized1                                        |      17|
|4514  |                  reg_83                                                                                                                     |xsdbs_v1_0_2_reg__parameterized279                                          |      58|
|4515  |                    \I_EN_CTL_EQ1.U_CTL                                                                                                      |xsdbs_v1_0_2_reg_ctl_1365                                                   |      58|
|4516  |                  reg_84                                                                                                                     |xsdbs_v1_0_2_reg__parameterized280                                          |      25|
|4517  |                    \I_EN_CTL_EQ1.U_CTL                                                                                                      |xsdbs_v1_0_2_reg_ctl_1364                                                   |      25|
|4518  |                  reg_85                                                                                                                     |xsdbs_v1_0_2_reg__parameterized281                                          |      17|
|4519  |                    \I_EN_CTL_EQ1.U_CTL                                                                                                      |xsdbs_v1_0_2_reg_ctl_1363                                                   |      17|
|4520  |                  reg_887                                                                                                                    |xsdbs_v1_0_2_reg__parameterized283                                          |       3|
|4521  |                    \I_EN_STAT_EQ1.U_STAT                                                                                                    |xsdbs_v1_0_2_reg_stat_1362                                                  |       3|
|4522  |                  reg_88d                                                                                                                    |xsdbs_v1_0_2_reg__parameterized285                                          |       6|
|4523  |                    \I_EN_STAT_EQ1.U_STAT                                                                                                    |xsdbs_v1_0_2_reg_stat_1361                                                  |       6|
|4524  |                  reg_9                                                                                                                      |xsdbs_v1_0_2_reg__parameterized258                                          |      19|
|4525  |                    \I_EN_STAT_EQ1.U_STAT                                                                                                    |xsdbs_v1_0_2_reg_stat_1360                                                  |      19|
|4526  |                  reg_srl_fff                                                                                                                |xsdbs_v1_0_2_reg_p2s__parameterized123                                      |      86|
|4527  |                  reg_stream_ffd                                                                                                             |xsdbs_v1_0_2_reg_stream                                                     |      52|
|4528  |                    \I_EN_CTL_EQ1.U_CTL                                                                                                      |xsdbs_v1_0_2_reg_ctl                                                        |      52|
|4529  |                  reg_stream_ffe                                                                                                             |xsdbs_v1_0_2_reg_stream__parameterized0                                     |      16|
|4530  |                    \I_EN_STAT_EQ1.U_STAT                                                                                                    |xsdbs_v1_0_2_reg_stat                                                       |      16|
|4531  |                u_ila_reset_ctrl                                                                                                             |ila_v6_2_8_ila_reset_ctrl                                                   |      46|
|4532  |                  arm_detection_inst                                                                                                         |ltlib_v1_0_0_rising_edge_detection                                          |       5|
|4533  |                  \asyncrounous_transfer.arm_in_transfer_inst                                                                                |ltlib_v1_0_0_async_edge_xfer                                                |       7|
|4534  |                  \asyncrounous_transfer.arm_out_transfer_inst                                                                               |ltlib_v1_0_0_async_edge_xfer_1356                                           |       6|
|4535  |                  \asyncrounous_transfer.halt_in_transfer_inst                                                                               |ltlib_v1_0_0_async_edge_xfer_1357                                           |       7|
|4536  |                  \asyncrounous_transfer.halt_out_transfer_inst                                                                              |ltlib_v1_0_0_async_edge_xfer_1358                                           |       6|
|4537  |                  halt_detection_inst                                                                                                        |ltlib_v1_0_0_rising_edge_detection_1359                                     |       6|
|4538  |                u_trig                                                                                                                       |ila_v6_2_8_ila_trigger                                                      |   11231|
|4539  |                  \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                            |ltlib_v1_0_0_match                                                          |     208|
|4540  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                 |ltlib_v1_0_0_allx_typeA                                                     |     206|
|4541  |                      DUT                                                                                                                    |ltlib_v1_0_0_all_typeA                                                      |      83|
|4542  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                        |ltlib_v1_0_0_all_typeA_slice_1340                                           |       5|
|4543  |                        \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                       |ltlib_v1_0_0_all_typeA_slice_1341                                           |       5|
|4544  |                        \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                       |ltlib_v1_0_0_all_typeA_slice_1342                                           |       5|
|4545  |                        \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                       |ltlib_v1_0_0_all_typeA_slice_1343                                           |       5|
|4546  |                        \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                       |ltlib_v1_0_0_all_typeA_slice_1344                                           |       5|
|4547  |                        \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                       |ltlib_v1_0_0_all_typeA_slice_1345                                           |       5|
|4548  |                        \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                       |ltlib_v1_0_0_all_typeA_slice__parameterized0_1346                           |       6|
|4549  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                        |ltlib_v1_0_0_all_typeA_slice_1347                                           |       5|
|4550  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                        |ltlib_v1_0_0_all_typeA_slice_1348                                           |       5|
|4551  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                        |ltlib_v1_0_0_all_typeA_slice_1349                                           |       5|
|4552  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                        |ltlib_v1_0_0_all_typeA_slice_1350                                           |       5|
|4553  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                        |ltlib_v1_0_0_all_typeA_slice_1351                                           |       5|
|4554  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                        |ltlib_v1_0_0_all_typeA_slice_1352                                           |       5|
|4555  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                        |ltlib_v1_0_0_all_typeA_slice_1353                                           |       5|
|4556  |                        \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                        |ltlib_v1_0_0_all_typeA_slice_1354                                           |       5|
|4557  |                        \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                        |ltlib_v1_0_0_all_typeA_slice_1355                                           |       5|
|4558  |                  U_TM                                                                                                                       |ila_v6_2_8_ila_trig_match                                                   |   11022|
|4559  |                    \N_DDR_MODE.G_NMU[0].U_M                                                                                                 |ltlib_v1_0_0_match__parameterized0                                          |      62|
|4560  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_1336                                |      61|
|4561  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_1337                                 |      13|
|4562  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1338                                           |       5|
|4563  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1339                           |       6|
|4564  |                    \N_DDR_MODE.G_NMU[100].U_M                                                                                               |ltlib_v1_0_0_match__parameterized8                                          |      13|
|4565  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_1333                                |      12|
|4566  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1334                                 |       8|
|4567  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1335                           |       6|
|4568  |                    \N_DDR_MODE.G_NMU[101].U_M                                                                                               |ltlib_v1_0_0_match__parameterized11                                         |      17|
|4569  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized11_1330                               |      16|
|4570  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1331                                 |       8|
|4571  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1332                           |       6|
|4572  |                    \N_DDR_MODE.G_NMU[102].U_M                                                                                               |ltlib_v1_0_0_match__parameterized0_469                                      |      46|
|4573  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_1326                                |      45|
|4574  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_1327                                 |      13|
|4575  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1328                                           |       5|
|4576  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1329                           |       6|
|4577  |                    \N_DDR_MODE.G_NMU[103].U_M                                                                                               |ltlib_v1_0_0_match__parameterized4                                          |      25|
|4578  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized4_1323                                |      24|
|4579  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1324                                 |       8|
|4580  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1325                           |       6|
|4581  |                    \N_DDR_MODE.G_NMU[104].U_M                                                                                               |ltlib_v1_0_0_match__parameterized2                                          |      11|
|4582  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized2_1320                                |      10|
|4583  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1321                                 |       8|
|4584  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1322                           |       6|
|4585  |                    \N_DDR_MODE.G_NMU[105].U_M                                                                                               |ltlib_v1_0_0_match__parameterized6                                          |      15|
|4586  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized6_1317                                |      14|
|4587  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1318                                 |       8|
|4588  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1319                           |       6|
|4589  |                    \N_DDR_MODE.G_NMU[106].U_M                                                                                               |ltlib_v1_0_0_match__parameterized11_470                                     |      17|
|4590  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized11_1314                               |      16|
|4591  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1315                                 |       8|
|4592  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1316                           |       6|
|4593  |                    \N_DDR_MODE.G_NMU[107].U_M                                                                                               |ltlib_v1_0_0_match__parameterized6_471                                      |      15|
|4594  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized6_1311                                |      14|
|4595  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1312                                 |       8|
|4596  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1313                           |       6|
|4597  |                    \N_DDR_MODE.G_NMU[108].U_M                                                                                               |ltlib_v1_0_0_match__parameterized2_472                                      |      11|
|4598  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized2_1308                                |      10|
|4599  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1309                                 |       8|
|4600  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1310                           |       6|
|4601  |                    \N_DDR_MODE.G_NMU[109].U_M                                                                                               |ltlib_v1_0_0_match__parameterized8_473                                      |      13|
|4602  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_1305                                |      12|
|4603  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1306                                 |       8|
|4604  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1307                           |       6|
|4605  |                    \N_DDR_MODE.G_NMU[10].U_M                                                                                                |ltlib_v1_0_0_match__parameterized1                                          |      88|
|4606  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized1_1299                                |      87|
|4607  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized1_1300                                 |      23|
|4608  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1301                                           |       5|
|4609  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1302                                           |       5|
|4610  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1303                                           |       5|
|4611  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1304                           |       6|
|4612  |                    \N_DDR_MODE.G_NMU[110].U_M                                                                                               |ltlib_v1_0_0_match__parameterized0_474                                      |      46|
|4613  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_1295                                |      45|
|4614  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_1296                                 |      13|
|4615  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1297                                           |       5|
|4616  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1298                           |       6|
|4617  |                    \N_DDR_MODE.G_NMU[111].U_M                                                                                               |ltlib_v1_0_0_match__parameterized8_475                                      |      13|
|4618  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_1292                                |      12|
|4619  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1293                                 |       8|
|4620  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1294                           |       6|
|4621  |                    \N_DDR_MODE.G_NMU[112].U_M                                                                                               |ltlib_v1_0_0_match__parameterized8_476                                      |      13|
|4622  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_1289                                |      12|
|4623  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1290                                 |       8|
|4624  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1291                           |       6|
|4625  |                    \N_DDR_MODE.G_NMU[113].U_M                                                                                               |ltlib_v1_0_0_match__parameterized9                                          |     676|
|4626  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized9_1255                                |     675|
|4627  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized4_1256                                 |     163|
|4628  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1257                                           |       5|
|4629  |                          \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1258                                           |       5|
|4630  |                          \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1259                                           |       5|
|4631  |                          \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1260                                           |       5|
|4632  |                          \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1261                                           |       5|
|4633  |                          \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1262                                           |       5|
|4634  |                          \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1263                                           |       5|
|4635  |                          \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1264                                           |       5|
|4636  |                          \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1265                                           |       5|
|4637  |                          \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1266                                           |       5|
|4638  |                          \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1267                                           |       5|
|4639  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1268                                           |       5|
|4640  |                          \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1269                                           |       5|
|4641  |                          \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1270                                           |       5|
|4642  |                          \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1271                                           |       5|
|4643  |                          \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1272                                           |       5|
|4644  |                          \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1273                                           |       5|
|4645  |                          \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1274                                           |       5|
|4646  |                          \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1275                                           |       5|
|4647  |                          \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1276                                           |       5|
|4648  |                          \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1277                                           |       5|
|4649  |                          \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1278                                           |       5|
|4650  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1279                                           |       5|
|4651  |                          \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1280                                           |       5|
|4652  |                          \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_1281                           |       6|
|4653  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1282                                           |       5|
|4654  |                          \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1283                                           |       5|
|4655  |                          \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1284                                           |       5|
|4656  |                          \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1285                                           |       5|
|4657  |                          \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1286                                           |       5|
|4658  |                          \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1287                                           |       5|
|4659  |                          \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1288                                           |       5|
|4660  |                    \N_DDR_MODE.G_NMU[114].U_M                                                                                               |ltlib_v1_0_0_match__parameterized0_477                                      |      46|
|4661  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_1251                                |      45|
|4662  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_1252                                 |      13|
|4663  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1253                                           |       5|
|4664  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1254                           |       6|
|4665  |                    \N_DDR_MODE.G_NMU[115].U_M                                                                                               |ltlib_v1_0_0_match__parameterized8_478                                      |      13|
|4666  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_1248                                |      12|
|4667  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1249                                 |       8|
|4668  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1250                           |       6|
|4669  |                    \N_DDR_MODE.G_NMU[116].U_M                                                                                               |ltlib_v1_0_0_match__parameterized9_479                                      |     676|
|4670  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized9_1214                                |     675|
|4671  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized4_1215                                 |     163|
|4672  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1216                                           |       5|
|4673  |                          \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1217                                           |       5|
|4674  |                          \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1218                                           |       5|
|4675  |                          \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1219                                           |       5|
|4676  |                          \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1220                                           |       5|
|4677  |                          \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1221                                           |       5|
|4678  |                          \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1222                                           |       5|
|4679  |                          \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1223                                           |       5|
|4680  |                          \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1224                                           |       5|
|4681  |                          \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1225                                           |       5|
|4682  |                          \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1226                                           |       5|
|4683  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1227                                           |       5|
|4684  |                          \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1228                                           |       5|
|4685  |                          \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1229                                           |       5|
|4686  |                          \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1230                                           |       5|
|4687  |                          \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1231                                           |       5|
|4688  |                          \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1232                                           |       5|
|4689  |                          \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1233                                           |       5|
|4690  |                          \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1234                                           |       5|
|4691  |                          \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1235                                           |       5|
|4692  |                          \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1236                                           |       5|
|4693  |                          \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1237                                           |       5|
|4694  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1238                                           |       5|
|4695  |                          \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1239                                           |       5|
|4696  |                          \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_1240                           |       6|
|4697  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1241                                           |       5|
|4698  |                          \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1242                                           |       5|
|4699  |                          \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1243                                           |       5|
|4700  |                          \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1244                                           |       5|
|4701  |                          \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1245                                           |       5|
|4702  |                          \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1246                                           |       5|
|4703  |                          \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1247                                           |       5|
|4704  |                    \N_DDR_MODE.G_NMU[117].U_M                                                                                               |ltlib_v1_0_0_match__parameterized1_480                                      |      88|
|4705  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized1_1208                                |      87|
|4706  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized1_1209                                 |      23|
|4707  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1210                                           |       5|
|4708  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1211                                           |       5|
|4709  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1212                                           |       5|
|4710  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1213                           |       6|
|4711  |                    \N_DDR_MODE.G_NMU[118].U_M                                                                                               |ltlib_v1_0_0_match__parameterized8_481                                      |      13|
|4712  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_1205                                |      12|
|4713  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1206                                 |       8|
|4714  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1207                           |       6|
|4715  |                    \N_DDR_MODE.G_NMU[119].U_M                                                                                               |ltlib_v1_0_0_match__parameterized6_482                                      |      15|
|4716  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized6_1202                                |      14|
|4717  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1203                                 |       8|
|4718  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1204                           |       6|
|4719  |                    \N_DDR_MODE.G_NMU[11].U_M                                                                                                |ltlib_v1_0_0_match__parameterized0_483                                      |      46|
|4720  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_1198                                |      45|
|4721  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_1199                                 |      13|
|4722  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1200                                           |       5|
|4723  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1201                           |       6|
|4724  |                    \N_DDR_MODE.G_NMU[120].U_M                                                                                               |ltlib_v1_0_0_match__parameterized8_484                                      |      13|
|4725  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_1195                                |      12|
|4726  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1196                                 |       8|
|4727  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1197                           |       6|
|4728  |                    \N_DDR_MODE.G_NMU[121].U_M                                                                                               |ltlib_v1_0_0_match__parameterized8_485                                      |      13|
|4729  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_1192                                |      12|
|4730  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1193                                 |       8|
|4731  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1194                           |       6|
|4732  |                    \N_DDR_MODE.G_NMU[122].U_M                                                                                               |ltlib_v1_0_0_match__parameterized6_486                                      |      15|
|4733  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized6_1189                                |      14|
|4734  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1190                                 |       8|
|4735  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1191                           |       6|
|4736  |                    \N_DDR_MODE.G_NMU[12].U_M                                                                                                |ltlib_v1_0_0_match__parameterized3                                          |     903|
|4737  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized3_1144                                |     902|
|4738  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized3_1145                                 |     218|
|4739  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1146                                           |       5|
|4740  |                          \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1147                                           |       5|
|4741  |                          \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1148                                           |       5|
|4742  |                          \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1149                                           |       5|
|4743  |                          \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1150                                           |       5|
|4744  |                          \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1151                                           |       5|
|4745  |                          \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1152                                           |       5|
|4746  |                          \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1153                                           |       5|
|4747  |                          \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1154                                           |       5|
|4748  |                          \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1155                                           |       5|
|4749  |                          \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1156                                           |       5|
|4750  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1157                                           |       5|
|4751  |                          \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1158                                           |       5|
|4752  |                          \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1159                                           |       5|
|4753  |                          \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1160                                           |       5|
|4754  |                          \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1161                                           |       5|
|4755  |                          \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1162                                           |       5|
|4756  |                          \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1163                                           |       5|
|4757  |                          \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1164                                           |       5|
|4758  |                          \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1165                                           |       5|
|4759  |                          \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1166                                           |       5|
|4760  |                          \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1167                                           |       5|
|4761  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1168                                           |       5|
|4762  |                          \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1169                                           |       5|
|4763  |                          \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1170                                           |       5|
|4764  |                          \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1171                                           |       5|
|4765  |                          \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1172                                           |       5|
|4766  |                          \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1173                                           |       5|
|4767  |                          \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1174                                           |       5|
|4768  |                          \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1175                                           |       5|
|4769  |                          \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1176                                           |       5|
|4770  |                          \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1177                                           |       5|
|4771  |                          \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1178                                           |       5|
|4772  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1179                                           |       5|
|4773  |                          \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1180                                           |       5|
|4774  |                          \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1181                                           |       5|
|4775  |                          \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_1182                           |       6|
|4776  |                          \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1183                                           |       5|
|4777  |                          \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1184                                           |       5|
|4778  |                          \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1185                                           |       5|
|4779  |                          \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1186                                           |       5|
|4780  |                          \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1187                                           |       5|
|4781  |                          \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1188                                           |       5|
|4782  |                    \N_DDR_MODE.G_NMU[13].U_M                                                                                                |ltlib_v1_0_0_match__parameterized1_487                                      |      88|
|4783  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized1_1138                                |      87|
|4784  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized1_1139                                 |      23|
|4785  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1140                                           |       5|
|4786  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1141                                           |       5|
|4787  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1142                                           |       5|
|4788  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1143                           |       6|
|4789  |                    \N_DDR_MODE.G_NMU[14].U_M                                                                                                |ltlib_v1_0_0_match__parameterized5                                          |      86|
|4790  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized5_1132                                |      85|
|4791  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized1_1133                                 |      23|
|4792  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1134                                           |       5|
|4793  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1135                                           |       5|
|4794  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1136                                           |       5|
|4795  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1137                           |       6|
|4796  |                    \N_DDR_MODE.G_NMU[15].U_M                                                                                                |ltlib_v1_0_0_match__parameterized0_488                                      |      46|
|4797  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_1128                                |      45|
|4798  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_1129                                 |      13|
|4799  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1130                                           |       5|
|4800  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1131                           |       6|
|4801  |                    \N_DDR_MODE.G_NMU[16].U_M                                                                                                |ltlib_v1_0_0_match__parameterized6_489                                      |      15|
|4802  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized6_1125                                |      14|
|4803  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1126                                 |       8|
|4804  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1127                           |       6|
|4805  |                    \N_DDR_MODE.G_NMU[17].U_M                                                                                                |ltlib_v1_0_0_match__parameterized3_490                                      |     903|
|4806  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized3_1080                                |     902|
|4807  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized3_1081                                 |     218|
|4808  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1082                                           |       5|
|4809  |                          \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1083                                           |       5|
|4810  |                          \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1084                                           |       5|
|4811  |                          \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1085                                           |       5|
|4812  |                          \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1086                                           |       5|
|4813  |                          \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1087                                           |       5|
|4814  |                          \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1088                                           |       5|
|4815  |                          \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1089                                           |       5|
|4816  |                          \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1090                                           |       5|
|4817  |                          \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1091                                           |       5|
|4818  |                          \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1092                                           |       5|
|4819  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1093                                           |       5|
|4820  |                          \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1094                                           |       5|
|4821  |                          \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1095                                           |       5|
|4822  |                          \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1096                                           |       5|
|4823  |                          \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1097                                           |       5|
|4824  |                          \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1098                                           |       5|
|4825  |                          \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1099                                           |       5|
|4826  |                          \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1100                                           |       5|
|4827  |                          \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1101                                           |       5|
|4828  |                          \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1102                                           |       5|
|4829  |                          \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1103                                           |       5|
|4830  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1104                                           |       5|
|4831  |                          \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1105                                           |       5|
|4832  |                          \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1106                                           |       5|
|4833  |                          \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1107                                           |       5|
|4834  |                          \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1108                                           |       5|
|4835  |                          \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1109                                           |       5|
|4836  |                          \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1110                                           |       5|
|4837  |                          \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1111                                           |       5|
|4838  |                          \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1112                                           |       5|
|4839  |                          \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1113                                           |       5|
|4840  |                          \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1114                                           |       5|
|4841  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1115                                           |       5|
|4842  |                          \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1116                                           |       5|
|4843  |                          \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_1117                                           |       5|
|4844  |                          \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_1118                           |       6|
|4845  |                          \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1119                                           |       5|
|4846  |                          \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1120                                           |       5|
|4847  |                          \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1121                                           |       5|
|4848  |                          \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1122                                           |       5|
|4849  |                          \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1123                                           |       5|
|4850  |                          \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1124                                           |       5|
|4851  |                    \N_DDR_MODE.G_NMU[18].U_M                                                                                                |ltlib_v1_0_0_match__parameterized7                                          |      36|
|4852  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized7_1076                                |      35|
|4853  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_1077                                 |      13|
|4854  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1078                                           |       5|
|4855  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1079                           |       6|
|4856  |                    \N_DDR_MODE.G_NMU[19].U_M                                                                                                |ltlib_v1_0_0_match__parameterized6_491                                      |      15|
|4857  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized6_1073                                |      14|
|4858  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1074                                 |       8|
|4859  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1075                           |       6|
|4860  |                    \N_DDR_MODE.G_NMU[1].U_M                                                                                                 |ltlib_v1_0_0_match__parameterized1_492                                      |      88|
|4861  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized1_1067                                |      87|
|4862  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized1_1068                                 |      23|
|4863  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1069                                           |       5|
|4864  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1070                                           |       5|
|4865  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1071                                           |       5|
|4866  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1072                           |       6|
|4867  |                    \N_DDR_MODE.G_NMU[20].U_M                                                                                                |ltlib_v1_0_0_match__parameterized4_493                                      |      25|
|4868  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized4_1064                                |      24|
|4869  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1065                                 |       8|
|4870  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1066                           |       6|
|4871  |                    \N_DDR_MODE.G_NMU[21].U_M                                                                                                |ltlib_v1_0_0_match__parameterized5_494                                      |      86|
|4872  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized5_1058                                |      85|
|4873  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized1_1059                                 |      23|
|4874  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1060                                           |       5|
|4875  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1061                                           |       5|
|4876  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1062                                           |       5|
|4877  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1063                           |       6|
|4878  |                    \N_DDR_MODE.G_NMU[22].U_M                                                                                                |ltlib_v1_0_0_match__parameterized6_495                                      |      15|
|4879  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized6_1055                                |      14|
|4880  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1056                                 |       8|
|4881  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1057                           |       6|
|4882  |                    \N_DDR_MODE.G_NMU[23].U_M                                                                                                |ltlib_v1_0_0_match__parameterized4_496                                      |      25|
|4883  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized4_1052                                |      24|
|4884  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1053                                 |       8|
|4885  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1054                           |       6|
|4886  |                    \N_DDR_MODE.G_NMU[24].U_M                                                                                                |ltlib_v1_0_0_match__parameterized5_497                                      |      86|
|4887  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized5_1046                                |      85|
|4888  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized1_1047                                 |      23|
|4889  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1048                                           |       5|
|4890  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1049                                           |       5|
|4891  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1050                                           |       5|
|4892  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1051                           |       6|
|4893  |                    \N_DDR_MODE.G_NMU[25].U_M                                                                                                |ltlib_v1_0_0_match__parameterized0_498                                      |      46|
|4894  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_1042                                |      45|
|4895  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_1043                                 |      13|
|4896  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1044                                           |       5|
|4897  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1045                           |       6|
|4898  |                    \N_DDR_MODE.G_NMU[26].U_M                                                                                                |ltlib_v1_0_0_match__parameterized5_499                                      |      86|
|4899  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized5_1036                                |      85|
|4900  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized1_1037                                 |      23|
|4901  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1038                                           |       5|
|4902  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1039                                           |       5|
|4903  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1040                                           |       5|
|4904  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1041                           |       6|
|4905  |                    \N_DDR_MODE.G_NMU[27].U_M                                                                                                |ltlib_v1_0_0_match__parameterized4_500                                      |      25|
|4906  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized4_1033                                |      24|
|4907  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1034                                 |       8|
|4908  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1035                           |       6|
|4909  |                    \N_DDR_MODE.G_NMU[28].U_M                                                                                                |ltlib_v1_0_0_match__parameterized2_501                                      |      11|
|4910  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized2_1030                                |      10|
|4911  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1031                                 |       8|
|4912  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1032                           |       6|
|4913  |                    \N_DDR_MODE.G_NMU[29].U_M                                                                                                |ltlib_v1_0_0_match__parameterized7_502                                      |      36|
|4914  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized7_1026                                |      35|
|4915  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_1027                                 |      13|
|4916  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1028                                           |       5|
|4917  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1029                           |       6|
|4918  |                    \N_DDR_MODE.G_NMU[2].U_M                                                                                                 |ltlib_v1_0_0_match__parameterized0_503                                      |      46|
|4919  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_1022                                |      45|
|4920  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_1023                                 |      13|
|4921  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1024                                           |       5|
|4922  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1025                           |       6|
|4923  |                    \N_DDR_MODE.G_NMU[30].U_M                                                                                                |ltlib_v1_0_0_match__parameterized0_504                                      |      46|
|4924  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_1018                                |      45|
|4925  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_1019                                 |      13|
|4926  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1020                                           |       5|
|4927  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1021                           |       6|
|4928  |                    \N_DDR_MODE.G_NMU[31].U_M                                                                                                |ltlib_v1_0_0_match__parameterized5_505                                      |      86|
|4929  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized5_1012                                |      85|
|4930  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized1_1013                                 |      23|
|4931  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1014                                           |       5|
|4932  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1015                                           |       5|
|4933  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1016                                           |       5|
|4934  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1017                           |       6|
|4935  |                    \N_DDR_MODE.G_NMU[32].U_M                                                                                                |ltlib_v1_0_0_match__parameterized4_506                                      |      25|
|4936  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized4_1009                                |      24|
|4937  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1010                                 |       8|
|4938  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1011                           |       6|
|4939  |                    \N_DDR_MODE.G_NMU[33].U_M                                                                                                |ltlib_v1_0_0_match__parameterized0_507                                      |      46|
|4940  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_1005                                |      45|
|4941  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_1006                                 |      13|
|4942  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1007                                           |       5|
|4943  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1008                           |       6|
|4944  |                    \N_DDR_MODE.G_NMU[34].U_M                                                                                                |ltlib_v1_0_0_match__parameterized4_508                                      |      25|
|4945  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized4_1002                                |      24|
|4946  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_1003                                 |       8|
|4947  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1004                           |       6|
|4948  |                    \N_DDR_MODE.G_NMU[35].U_M                                                                                                |ltlib_v1_0_0_match__parameterized5_509                                      |      86|
|4949  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized5_996                                 |      85|
|4950  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized1_997                                  |      23|
|4951  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_998                                            |       5|
|4952  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_999                                            |       5|
|4953  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_1000                                           |       5|
|4954  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_1001                           |       6|
|4955  |                    \N_DDR_MODE.G_NMU[36].U_M                                                                                                |ltlib_v1_0_0_match__parameterized0_510                                      |      46|
|4956  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_992                                 |      45|
|4957  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_993                                  |      13|
|4958  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_994                                            |       5|
|4959  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_995                            |       6|
|4960  |                    \N_DDR_MODE.G_NMU[37].U_M                                                                                                |ltlib_v1_0_0_match__parameterized2_511                                      |      11|
|4961  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized2_989                                 |      10|
|4962  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_990                                  |       8|
|4963  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_991                            |       6|
|4964  |                    \N_DDR_MODE.G_NMU[38].U_M                                                                                                |ltlib_v1_0_0_match__parameterized6_512                                      |      15|
|4965  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized6_986                                 |      14|
|4966  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_987                                  |       8|
|4967  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_988                            |       6|
|4968  |                    \N_DDR_MODE.G_NMU[39].U_M                                                                                                |ltlib_v1_0_0_match__parameterized0_513                                      |      46|
|4969  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_982                                 |      45|
|4970  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_983                                  |      13|
|4971  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_984                                            |       5|
|4972  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_985                            |       6|
|4973  |                    \N_DDR_MODE.G_NMU[3].U_M                                                                                                 |ltlib_v1_0_0_match__parameterized0_514                                      |      46|
|4974  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_978                                 |      45|
|4975  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_979                                  |      13|
|4976  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_980                                            |       5|
|4977  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_981                            |       6|
|4978  |                    \N_DDR_MODE.G_NMU[40].U_M                                                                                                |ltlib_v1_0_0_match__parameterized4_515                                      |      25|
|4979  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized4_975                                 |      24|
|4980  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_976                                  |       8|
|4981  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_977                            |       6|
|4982  |                    \N_DDR_MODE.G_NMU[41].U_M                                                                                                |ltlib_v1_0_0_match__parameterized5_516                                      |      86|
|4983  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized5_969                                 |      85|
|4984  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized1_970                                  |      23|
|4985  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_971                                            |       5|
|4986  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_972                                            |       5|
|4987  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_973                                            |       5|
|4988  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_974                            |       6|
|4989  |                    \N_DDR_MODE.G_NMU[42].U_M                                                                                                |ltlib_v1_0_0_match__parameterized0_517                                      |      46|
|4990  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_965                                 |      45|
|4991  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_966                                  |      13|
|4992  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_967                                            |       5|
|4993  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_968                            |       6|
|4994  |                    \N_DDR_MODE.G_NMU[43].U_M                                                                                                |ltlib_v1_0_0_match__parameterized2_518                                      |      11|
|4995  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized2_962                                 |      10|
|4996  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_963                                  |       8|
|4997  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_964                            |       6|
|4998  |                    \N_DDR_MODE.G_NMU[44].U_M                                                                                                |ltlib_v1_0_0_match__parameterized0_519                                      |      46|
|4999  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_958                                 |      45|
|5000  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_959                                  |      13|
|5001  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_960                                            |       5|
|5002  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_961                            |       6|
|5003  |                    \N_DDR_MODE.G_NMU[45].U_M                                                                                                |ltlib_v1_0_0_match__parameterized7_520                                      |      36|
|5004  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized7                                     |      35|
|5005  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_955                                  |      13|
|5006  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_956                                            |       5|
|5007  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_957                            |       6|
|5008  |                    \N_DDR_MODE.G_NMU[46].U_M                                                                                                |ltlib_v1_0_0_match__parameterized4_521                                      |      25|
|5009  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized4_952                                 |      24|
|5010  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_953                                  |       8|
|5011  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_954                            |       6|
|5012  |                    \N_DDR_MODE.G_NMU[47].U_M                                                                                                |ltlib_v1_0_0_match__parameterized0_522                                      |      46|
|5013  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_948                                 |      45|
|5014  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_949                                  |      13|
|5015  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_950                                            |       5|
|5016  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_951                            |       6|
|5017  |                    \N_DDR_MODE.G_NMU[48].U_M                                                                                                |ltlib_v1_0_0_match__parameterized1_523                                      |      88|
|5018  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized1_942                                 |      87|
|5019  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized1_943                                  |      23|
|5020  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_944                                            |       5|
|5021  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_945                                            |       5|
|5022  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_946                                            |       5|
|5023  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_947                            |       6|
|5024  |                    \N_DDR_MODE.G_NMU[49].U_M                                                                                                |ltlib_v1_0_0_match__parameterized2_524                                      |      11|
|5025  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized2_939                                 |      10|
|5026  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_940                                  |       8|
|5027  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_941                            |       6|
|5028  |                    \N_DDR_MODE.G_NMU[4].U_M                                                                                                 |ltlib_v1_0_0_match__parameterized2_525                                      |      11|
|5029  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized2_936                                 |      10|
|5030  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_937                                  |       8|
|5031  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_938                            |       6|
|5032  |                    \N_DDR_MODE.G_NMU[50].U_M                                                                                                |ltlib_v1_0_0_match__parameterized8_526                                      |      13|
|5033  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_933                                 |      12|
|5034  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_934                                  |       8|
|5035  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_935                            |       6|
|5036  |                    \N_DDR_MODE.G_NMU[51].U_M                                                                                                |ltlib_v1_0_0_match__parameterized3_527                                      |     903|
|5037  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized3_888                                 |     902|
|5038  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized3_889                                  |     218|
|5039  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_890                                            |       5|
|5040  |                          \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_891                                            |       5|
|5041  |                          \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_892                                            |       5|
|5042  |                          \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_893                                            |       5|
|5043  |                          \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_894                                            |       5|
|5044  |                          \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_895                                            |       5|
|5045  |                          \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_896                                            |       5|
|5046  |                          \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_897                                            |       5|
|5047  |                          \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_898                                            |       5|
|5048  |                          \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_899                                            |       5|
|5049  |                          \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_900                                            |       5|
|5050  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_901                                            |       5|
|5051  |                          \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_902                                            |       5|
|5052  |                          \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_903                                            |       5|
|5053  |                          \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_904                                            |       5|
|5054  |                          \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_905                                            |       5|
|5055  |                          \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_906                                            |       5|
|5056  |                          \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_907                                            |       5|
|5057  |                          \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_908                                            |       5|
|5058  |                          \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_909                                            |       5|
|5059  |                          \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_910                                            |       5|
|5060  |                          \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_911                                            |       5|
|5061  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_912                                            |       5|
|5062  |                          \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_913                                            |       5|
|5063  |                          \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_914                                            |       5|
|5064  |                          \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_915                                            |       5|
|5065  |                          \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_916                                            |       5|
|5066  |                          \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_917                                            |       5|
|5067  |                          \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_918                                            |       5|
|5068  |                          \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_919                                            |       5|
|5069  |                          \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_920                                            |       5|
|5070  |                          \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_921                                            |       5|
|5071  |                          \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_922                                            |       5|
|5072  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_923                                            |       5|
|5073  |                          \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_924                                            |       5|
|5074  |                          \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_925                                            |       5|
|5075  |                          \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_926                            |       6|
|5076  |                          \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_927                                            |       5|
|5077  |                          \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_928                                            |       5|
|5078  |                          \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_929                                            |       5|
|5079  |                          \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_930                                            |       5|
|5080  |                          \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_931                                            |       5|
|5081  |                          \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_932                                            |       5|
|5082  |                    \N_DDR_MODE.G_NMU[52].U_M                                                                                                |ltlib_v1_0_0_match__parameterized5_528                                      |      86|
|5083  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized5                                     |      85|
|5084  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized1_883                                  |      23|
|5085  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_884                                            |       5|
|5086  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_885                                            |       5|
|5087  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_886                                            |       5|
|5088  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_887                            |       6|
|5089  |                    \N_DDR_MODE.G_NMU[53].U_M                                                                                                |ltlib_v1_0_0_match__parameterized9_529                                      |     676|
|5090  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized9_849                                 |     675|
|5091  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized4_850                                  |     163|
|5092  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_851                                            |       5|
|5093  |                          \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_852                                            |       5|
|5094  |                          \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_853                                            |       5|
|5095  |                          \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_854                                            |       5|
|5096  |                          \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_855                                            |       5|
|5097  |                          \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_856                                            |       5|
|5098  |                          \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_857                                            |       5|
|5099  |                          \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_858                                            |       5|
|5100  |                          \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_859                                            |       5|
|5101  |                          \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_860                                            |       5|
|5102  |                          \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_861                                            |       5|
|5103  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_862                                            |       5|
|5104  |                          \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_863                                            |       5|
|5105  |                          \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_864                                            |       5|
|5106  |                          \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_865                                            |       5|
|5107  |                          \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_866                                            |       5|
|5108  |                          \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_867                                            |       5|
|5109  |                          \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_868                                            |       5|
|5110  |                          \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_869                                            |       5|
|5111  |                          \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_870                                            |       5|
|5112  |                          \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_871                                            |       5|
|5113  |                          \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_872                                            |       5|
|5114  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_873                                            |       5|
|5115  |                          \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_874                                            |       5|
|5116  |                          \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_875                            |       6|
|5117  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_876                                            |       5|
|5118  |                          \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_877                                            |       5|
|5119  |                          \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_878                                            |       5|
|5120  |                          \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_879                                            |       5|
|5121  |                          \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_880                                            |       5|
|5122  |                          \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_881                                            |       5|
|5123  |                          \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_882                                            |       5|
|5124  |                    \N_DDR_MODE.G_NMU[54].U_M                                                                                                |ltlib_v1_0_0_match__parameterized0_530                                      |      46|
|5125  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_845                                 |      45|
|5126  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_846                                  |      13|
|5127  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_847                                            |       5|
|5128  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_848                            |       6|
|5129  |                    \N_DDR_MODE.G_NMU[55].U_M                                                                                                |ltlib_v1_0_0_match__parameterized2_531                                      |      11|
|5130  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized2_842                                 |      10|
|5131  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_843                                  |       8|
|5132  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_844                            |       6|
|5133  |                    \N_DDR_MODE.G_NMU[56].U_M                                                                                                |ltlib_v1_0_0_match__parameterized2_532                                      |      11|
|5134  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized2_839                                 |      10|
|5135  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_840                                  |       8|
|5136  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_841                            |       6|
|5137  |                    \N_DDR_MODE.G_NMU[57].U_M                                                                                                |ltlib_v1_0_0_match__parameterized8_533                                      |      13|
|5138  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_836                                 |      12|
|5139  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_837                                  |       8|
|5140  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_838                            |       6|
|5141  |                    \N_DDR_MODE.G_NMU[58].U_M                                                                                                |ltlib_v1_0_0_match__parameterized10                                         |     109|
|5142  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized10_829                                |     108|
|5143  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized5_830                                  |      28|
|5144  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_831                                            |       5|
|5145  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_832                                            |       5|
|5146  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_833                                            |       5|
|5147  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_834                                            |       5|
|5148  |                          \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_835                            |       6|
|5149  |                    \N_DDR_MODE.G_NMU[59].U_M                                                                                                |ltlib_v1_0_0_match__parameterized8_534                                      |      13|
|5150  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_826                                 |      12|
|5151  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_827                                  |       8|
|5152  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_828                            |       6|
|5153  |                    \N_DDR_MODE.G_NMU[5].U_M                                                                                                 |ltlib_v1_0_0_match__parameterized0_535                                      |      46|
|5154  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_822                                 |      45|
|5155  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_823                                  |      13|
|5156  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_824                                            |       5|
|5157  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_825                            |       6|
|5158  |                    \N_DDR_MODE.G_NMU[60].U_M                                                                                                |ltlib_v1_0_0_match__parameterized11_536                                     |      17|
|5159  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized11_819                                |      16|
|5160  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_820                                  |       8|
|5161  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_821                            |       6|
|5162  |                    \N_DDR_MODE.G_NMU[61].U_M                                                                                                |ltlib_v1_0_0_match__parameterized0_537                                      |      46|
|5163  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_815                                 |      45|
|5164  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_816                                  |      13|
|5165  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_817                                            |       5|
|5166  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_818                            |       6|
|5167  |                    \N_DDR_MODE.G_NMU[62].U_M                                                                                                |ltlib_v1_0_0_match__parameterized4_538                                      |      25|
|5168  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized4_812                                 |      24|
|5169  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_813                                  |       8|
|5170  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_814                            |       6|
|5171  |                    \N_DDR_MODE.G_NMU[63].U_M                                                                                                |ltlib_v1_0_0_match__parameterized6_539                                      |      15|
|5172  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized6_809                                 |      14|
|5173  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_810                                  |       8|
|5174  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_811                            |       6|
|5175  |                    \N_DDR_MODE.G_NMU[64].U_M                                                                                                |ltlib_v1_0_0_match__parameterized6_540                                      |      15|
|5176  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized6_806                                 |      14|
|5177  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_807                                  |       8|
|5178  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_808                            |       6|
|5179  |                    \N_DDR_MODE.G_NMU[65].U_M                                                                                                |ltlib_v1_0_0_match__parameterized8_541                                      |      13|
|5180  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_803                                 |      12|
|5181  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_804                                  |       8|
|5182  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_805                            |       6|
|5183  |                    \N_DDR_MODE.G_NMU[66].U_M                                                                                                |ltlib_v1_0_0_match__parameterized10_542                                     |     109|
|5184  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized10_796                                |     108|
|5185  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized5_797                                  |      28|
|5186  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_798                                            |       5|
|5187  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_799                                            |       5|
|5188  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_800                                            |       5|
|5189  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_801                                            |       5|
|5190  |                          \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_802                            |       6|
|5191  |                    \N_DDR_MODE.G_NMU[67].U_M                                                                                                |ltlib_v1_0_0_match__parameterized8_543                                      |      13|
|5192  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_793                                 |      12|
|5193  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_794                                  |       8|
|5194  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_795                            |       6|
|5195  |                    \N_DDR_MODE.G_NMU[68].U_M                                                                                                |ltlib_v1_0_0_match__parameterized11_544                                     |      17|
|5196  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized11_790                                |      16|
|5197  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_791                                  |       8|
|5198  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_792                            |       6|
|5199  |                    \N_DDR_MODE.G_NMU[69].U_M                                                                                                |ltlib_v1_0_0_match__parameterized0_545                                      |      46|
|5200  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_786                                 |      45|
|5201  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_787                                  |      13|
|5202  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_788                                            |       5|
|5203  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_789                            |       6|
|5204  |                    \N_DDR_MODE.G_NMU[6].U_M                                                                                                 |ltlib_v1_0_0_match__parameterized3_546                                      |     903|
|5205  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized3                                     |     902|
|5206  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized3                                      |     218|
|5207  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_743                                            |       5|
|5208  |                          \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_744                                            |       5|
|5209  |                          \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_745                                            |       5|
|5210  |                          \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_746                                            |       5|
|5211  |                          \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_747                                            |       5|
|5212  |                          \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_748                                            |       5|
|5213  |                          \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_749                                            |       5|
|5214  |                          \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_750                                            |       5|
|5215  |                          \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_751                                            |       5|
|5216  |                          \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_752                                            |       5|
|5217  |                          \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_753                                            |       5|
|5218  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_754                                            |       5|
|5219  |                          \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_755                                            |       5|
|5220  |                          \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_756                                            |       5|
|5221  |                          \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_757                                            |       5|
|5222  |                          \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_758                                            |       5|
|5223  |                          \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_759                                            |       5|
|5224  |                          \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_760                                            |       5|
|5225  |                          \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_761                                            |       5|
|5226  |                          \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_762                                            |       5|
|5227  |                          \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_763                                            |       5|
|5228  |                          \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_764                                            |       5|
|5229  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_765                                            |       5|
|5230  |                          \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_766                                            |       5|
|5231  |                          \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_767                                            |       5|
|5232  |                          \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_768                                            |       5|
|5233  |                          \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_769                                            |       5|
|5234  |                          \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_770                                            |       5|
|5235  |                          \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_771                                            |       5|
|5236  |                          \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_772                                            |       5|
|5237  |                          \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_773                                            |       5|
|5238  |                          \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_774                                            |       5|
|5239  |                          \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_775                                            |       5|
|5240  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_776                                            |       5|
|5241  |                          \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_777                                            |       5|
|5242  |                          \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_778                                            |       5|
|5243  |                          \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_779                            |       6|
|5244  |                          \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_780                                            |       5|
|5245  |                          \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_781                                            |       5|
|5246  |                          \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_782                                            |       5|
|5247  |                          \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_783                                            |       5|
|5248  |                          \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_784                                            |       5|
|5249  |                          \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_785                                            |       5|
|5250  |                    \N_DDR_MODE.G_NMU[70].U_M                                                                                                |ltlib_v1_0_0_match__parameterized4_547                                      |      25|
|5251  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized4_740                                 |      24|
|5252  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_741                                  |       8|
|5253  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_742                            |       6|
|5254  |                    \N_DDR_MODE.G_NMU[71].U_M                                                                                                |ltlib_v1_0_0_match__parameterized6_548                                      |      15|
|5255  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized6_737                                 |      14|
|5256  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_738                                  |       8|
|5257  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_739                            |       6|
|5258  |                    \N_DDR_MODE.G_NMU[72].U_M                                                                                                |ltlib_v1_0_0_match__parameterized6_549                                      |      15|
|5259  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized6_734                                 |      14|
|5260  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_735                                  |       8|
|5261  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_736                            |       6|
|5262  |                    \N_DDR_MODE.G_NMU[73].U_M                                                                                                |ltlib_v1_0_0_match__parameterized8_550                                      |      13|
|5263  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_731                                 |      12|
|5264  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_732                                  |       8|
|5265  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_733                            |       6|
|5266  |                    \N_DDR_MODE.G_NMU[74].U_M                                                                                                |ltlib_v1_0_0_match__parameterized0_551                                      |      46|
|5267  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_727                                 |      45|
|5268  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_728                                  |      13|
|5269  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_729                                            |       5|
|5270  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_730                            |       6|
|5271  |                    \N_DDR_MODE.G_NMU[75].U_M                                                                                                |ltlib_v1_0_0_match__parameterized8_552                                      |      13|
|5272  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_724                                 |      12|
|5273  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_725                                  |       8|
|5274  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_726                            |       6|
|5275  |                    \N_DDR_MODE.G_NMU[76].U_M                                                                                                |ltlib_v1_0_0_match__parameterized8_553                                      |      13|
|5276  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_721                                 |      12|
|5277  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_722                                  |       8|
|5278  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_723                            |       6|
|5279  |                    \N_DDR_MODE.G_NMU[77].U_M                                                                                                |ltlib_v1_0_0_match__parameterized9_554                                      |     676|
|5280  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized9_687                                 |     675|
|5281  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized4_688                                  |     163|
|5282  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_689                                            |       5|
|5283  |                          \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_690                                            |       5|
|5284  |                          \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_691                                            |       5|
|5285  |                          \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_692                                            |       5|
|5286  |                          \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_693                                            |       5|
|5287  |                          \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_694                                            |       5|
|5288  |                          \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_695                                            |       5|
|5289  |                          \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_696                                            |       5|
|5290  |                          \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_697                                            |       5|
|5291  |                          \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_698                                            |       5|
|5292  |                          \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_699                                            |       5|
|5293  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_700                                            |       5|
|5294  |                          \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_701                                            |       5|
|5295  |                          \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_702                                            |       5|
|5296  |                          \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_703                                            |       5|
|5297  |                          \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_704                                            |       5|
|5298  |                          \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_705                                            |       5|
|5299  |                          \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_706                                            |       5|
|5300  |                          \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_707                                            |       5|
|5301  |                          \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_708                                            |       5|
|5302  |                          \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_709                                            |       5|
|5303  |                          \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_710                                            |       5|
|5304  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_711                                            |       5|
|5305  |                          \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_712                                            |       5|
|5306  |                          \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_713                            |       6|
|5307  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_714                                            |       5|
|5308  |                          \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_715                                            |       5|
|5309  |                          \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_716                                            |       5|
|5310  |                          \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_717                                            |       5|
|5311  |                          \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_718                                            |       5|
|5312  |                          \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_719                                            |       5|
|5313  |                          \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_720                                            |       5|
|5314  |                    \N_DDR_MODE.G_NMU[78].U_M                                                                                                |ltlib_v1_0_0_match__parameterized0_555                                      |      46|
|5315  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_683                                 |      45|
|5316  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_684                                  |      13|
|5317  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_685                                            |       5|
|5318  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_686                            |       6|
|5319  |                    \N_DDR_MODE.G_NMU[79].U_M                                                                                                |ltlib_v1_0_0_match__parameterized8_556                                      |      13|
|5320  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_680                                 |      12|
|5321  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_681                                  |       8|
|5322  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_682                            |       6|
|5323  |                    \N_DDR_MODE.G_NMU[7].U_M                                                                                                 |ltlib_v1_0_0_match__parameterized4_557                                      |      25|
|5324  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized4_677                                 |      24|
|5325  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_678                                  |       8|
|5326  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_679                            |       6|
|5327  |                    \N_DDR_MODE.G_NMU[80].U_M                                                                                                |ltlib_v1_0_0_match__parameterized9_558                                      |     676|
|5328  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized9                                     |     675|
|5329  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized4                                      |     163|
|5330  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_645                                            |       5|
|5331  |                          \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_646                                            |       5|
|5332  |                          \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_647                                            |       5|
|5333  |                          \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_648                                            |       5|
|5334  |                          \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_649                                            |       5|
|5335  |                          \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_650                                            |       5|
|5336  |                          \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_651                                            |       5|
|5337  |                          \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_652                                            |       5|
|5338  |                          \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_653                                            |       5|
|5339  |                          \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_654                                            |       5|
|5340  |                          \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_655                                            |       5|
|5341  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_656                                            |       5|
|5342  |                          \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_657                                            |       5|
|5343  |                          \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_658                                            |       5|
|5344  |                          \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_659                                            |       5|
|5345  |                          \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_660                                            |       5|
|5346  |                          \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_661                                            |       5|
|5347  |                          \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_662                                            |       5|
|5348  |                          \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_663                                            |       5|
|5349  |                          \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_664                                            |       5|
|5350  |                          \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_665                                            |       5|
|5351  |                          \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_666                                            |       5|
|5352  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_667                                            |       5|
|5353  |                          \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice_668                                            |       5|
|5354  |                          \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE                                                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_669                            |       6|
|5355  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_670                                            |       5|
|5356  |                          \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_671                                            |       5|
|5357  |                          \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_672                                            |       5|
|5358  |                          \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_673                                            |       5|
|5359  |                          \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_674                                            |       5|
|5360  |                          \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_675                                            |       5|
|5361  |                          \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_676                                            |       5|
|5362  |                    \N_DDR_MODE.G_NMU[81].U_M                                                                                                |ltlib_v1_0_0_match__parameterized1_559                                      |      88|
|5363  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized1_639                                 |      87|
|5364  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized1_640                                  |      23|
|5365  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_641                                            |       5|
|5366  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_642                                            |       5|
|5367  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_643                                            |       5|
|5368  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_644                            |       6|
|5369  |                    \N_DDR_MODE.G_NMU[82].U_M                                                                                                |ltlib_v1_0_0_match__parameterized8_560                                      |      13|
|5370  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_636                                 |      12|
|5371  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_637                                  |       8|
|5372  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_638                            |       6|
|5373  |                    \N_DDR_MODE.G_NMU[83].U_M                                                                                                |ltlib_v1_0_0_match__parameterized6_561                                      |      15|
|5374  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized6_633                                 |      14|
|5375  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_634                                  |       8|
|5376  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_635                            |       6|
|5377  |                    \N_DDR_MODE.G_NMU[84].U_M                                                                                                |ltlib_v1_0_0_match__parameterized8_562                                      |      13|
|5378  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_630                                 |      12|
|5379  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_631                                  |       8|
|5380  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_632                            |       6|
|5381  |                    \N_DDR_MODE.G_NMU[85].U_M                                                                                                |ltlib_v1_0_0_match__parameterized8_563                                      |      13|
|5382  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_627                                 |      12|
|5383  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_628                                  |       8|
|5384  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_629                            |       6|
|5385  |                    \N_DDR_MODE.G_NMU[86].U_M                                                                                                |ltlib_v1_0_0_match__parameterized6_564                                      |      15|
|5386  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized6_624                                 |      14|
|5387  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_625                                  |       8|
|5388  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_626                            |       6|
|5389  |                    \N_DDR_MODE.G_NMU[87].U_M                                                                                                |ltlib_v1_0_0_match__parameterized8_565                                      |      13|
|5390  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_621                                 |      12|
|5391  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_622                                  |       8|
|5392  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_623                            |       6|
|5393  |                    \N_DDR_MODE.G_NMU[88].U_M                                                                                                |ltlib_v1_0_0_match__parameterized10_566                                     |     109|
|5394  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized10_614                                |     108|
|5395  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized5_615                                  |      28|
|5396  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_616                                            |       5|
|5397  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_617                                            |       5|
|5398  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_618                                            |       5|
|5399  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_619                                            |       5|
|5400  |                          \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_620                            |       6|
|5401  |                    \N_DDR_MODE.G_NMU[89].U_M                                                                                                |ltlib_v1_0_0_match__parameterized8_567                                      |      13|
|5402  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8_611                                 |      12|
|5403  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_612                                  |       8|
|5404  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_613                            |       6|
|5405  |                    \N_DDR_MODE.G_NMU[8].U_M                                                                                                 |ltlib_v1_0_0_match__parameterized1_568                                      |      88|
|5406  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized1                                     |      87|
|5407  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized1                                      |      23|
|5408  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_607                                            |       5|
|5409  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_608                                            |       5|
|5410  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_609                                            |       5|
|5411  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_610                            |       6|
|5412  |                    \N_DDR_MODE.G_NMU[90].U_M                                                                                                |ltlib_v1_0_0_match__parameterized11_569                                     |      17|
|5413  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized11_604                                |      16|
|5414  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_605                                  |       8|
|5415  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_606                            |       6|
|5416  |                    \N_DDR_MODE.G_NMU[91].U_M                                                                                                |ltlib_v1_0_0_match__parameterized0_570                                      |      46|
|5417  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0_600                                 |      45|
|5418  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0_601                                  |      13|
|5419  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_602                                            |       5|
|5420  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_603                            |       6|
|5421  |                    \N_DDR_MODE.G_NMU[92].U_M                                                                                                |ltlib_v1_0_0_match__parameterized4_571                                      |      25|
|5422  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized4                                     |      24|
|5423  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_598                                  |       8|
|5424  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_599                            |       6|
|5425  |                    \N_DDR_MODE.G_NMU[93].U_M                                                                                                |ltlib_v1_0_0_match__parameterized2_572                                      |      11|
|5426  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized2_595                                 |      10|
|5427  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_596                                  |       8|
|5428  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_597                            |       6|
|5429  |                    \N_DDR_MODE.G_NMU[94].U_M                                                                                                |ltlib_v1_0_0_match__parameterized6_573                                      |      15|
|5430  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized6_592                                 |      14|
|5431  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_593                                  |       8|
|5432  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_594                            |       6|
|5433  |                    \N_DDR_MODE.G_NMU[95].U_M                                                                                                |ltlib_v1_0_0_match__parameterized11_574                                     |      17|
|5434  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized11                                    |      16|
|5435  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_590                                  |       8|
|5436  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_591                            |       6|
|5437  |                    \N_DDR_MODE.G_NMU[96].U_M                                                                                                |ltlib_v1_0_0_match__parameterized6_575                                      |      15|
|5438  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized6                                     |      14|
|5439  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_588                                  |       8|
|5440  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_589                            |       6|
|5441  |                    \N_DDR_MODE.G_NMU[97].U_M                                                                                                |ltlib_v1_0_0_match__parameterized2_576                                      |      11|
|5442  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized2                                     |      10|
|5443  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2_586                                  |       8|
|5444  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_587                            |       6|
|5445  |                    \N_DDR_MODE.G_NMU[98].U_M                                                                                                |ltlib_v1_0_0_match__parameterized8_577                                      |      13|
|5446  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized8                                     |      12|
|5447  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized2                                      |       8|
|5448  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_585                            |       6|
|5449  |                    \N_DDR_MODE.G_NMU[99].U_M                                                                                                |ltlib_v1_0_0_match__parameterized10_578                                     |     109|
|5450  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized10                                    |     108|
|5451  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized5                                      |      28|
|5452  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_580                                            |       5|
|5453  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_581                                            |       5|
|5454  |                          \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_582                                            |       5|
|5455  |                          \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice_583                                            |       5|
|5456  |                          \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0_584                            |       6|
|5457  |                    \N_DDR_MODE.G_NMU[9].U_M                                                                                                 |ltlib_v1_0_0_match__parameterized0_579                                      |      46|
|5458  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |ltlib_v1_0_0_allx_typeA__parameterized0                                     |      45|
|5459  |                        DUT                                                                                                                  |ltlib_v1_0_0_all_typeA__parameterized0                                      |      13|
|5460  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice                                                |       5|
|5461  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |ltlib_v1_0_0_all_typeA_slice__parameterized0                                |       6|
|5462  |                xsdb_memory_read_inst                                                                                                        |ltlib_v1_0_0_generic_memrd                                                  |    5492|
|5463  |                  output_data_mux                                                                                                            |ltlib_v1_0_0_generic_mux                                                    |    1315|
|5464  |          g_inst                                                                                                                             |bd_f60c_g_inst_0                                                            |     340|
|5465  |            inst                                                                                                                             |bd_f60c_g_inst_0_gigantic_mux                                               |     340|
|5466  |              \SLOT_0.inst_slot0                                                                                                             |gigantic_mux_v1_0_1_cntr__1                                                 |     170|
|5467  |              \SLOT_1.inst_slot0                                                                                                             |gigantic_mux_v1_0_1_cntr                                                    |     170|
|5468  |          slot_0_ar                                                                                                                          |bd_f60c_slot_0_ar_0                                                         |       0|
|5469  |          slot_0_aw                                                                                                                          |bd_f60c_slot_0_aw_0                                                         |       0|
|5470  |          slot_0_b                                                                                                                           |bd_f60c_slot_0_b_0                                                          |       0|
|5471  |          slot_0_r                                                                                                                           |bd_f60c_slot_0_r_0                                                          |       0|
|5472  |          slot_0_w                                                                                                                           |bd_f60c_slot_0_w_0                                                          |       0|
|5473  |          slot_1_ar                                                                                                                          |bd_f60c_slot_1_ar_0                                                         |       0|
|5474  |          slot_1_aw                                                                                                                          |bd_f60c_slot_1_aw_0                                                         |       0|
|5475  |          slot_1_b                                                                                                                           |bd_f60c_slot_1_b_0                                                          |       0|
|5476  |          slot_1_r                                                                                                                           |bd_f60c_slot_1_r_0                                                          |       0|
|5477  |          slot_1_w                                                                                                                           |bd_f60c_slot_1_w_0                                                          |       0|
|5478  |      HEARTBEAT_0                                                                                                                            |design_1_HEARTBEAT_0_0                                                      |      79|
|5479  |        inst                                                                                                                                 |HEARTBEAT                                                                   |      79|
|5480  |      RESET_CTRL_0                                                                                                                           |design_1_RESET_CTRL_0_0                                                     |      63|
|5481  |        inst                                                                                                                                 |RESET_CTRL                                                                  |      63|
|5482  |      aurora_64b66b_0                                                                                                                        |design_1_aurora_64b66b_0_0                                                  |   27240|
|5483  |        inst                                                                                                                                 |design_1_aurora_64b66b_0_0_support                                          |   27240|
|5484  |          clock_module_i                                                                                                                     |design_1_aurora_64b66b_0_0_CLOCK_MODULE                                     |       6|
|5485  |            ultrascale_tx_userclk_1                                                                                                          |design_1_aurora_64b66b_0_0_ultrascale_tx_userclk                            |       6|
|5486  |          design_1_aurora_64b66b_0_0_core_i                                                                                                  |design_1_aurora_64b66b_0_0_core                                             |   27204|
|5487  |            axi_to_ll_data_i                                                                                                                 |design_1_aurora_64b66b_0_0_AXI_TO_LL                                        |       1|
|5488  |            aurora_lane_0_i                                                                                                                  |design_1_aurora_64b66b_0_0_AURORA_LANE                                      |     530|
|5489  |              err_detect_i                                                                                                                   |design_1_aurora_64b66b_0_0_ERR_DETECT_463                                   |       3|
|5490  |              lane_init_sm_i                                                                                                                 |design_1_aurora_64b66b_0_0_LANE_INIT_SM_464                                 |     240|
|5491  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync_468                                     |     209|
|5492  |              sym_dec_i                                                                                                                      |design_1_aurora_64b66b_0_0_SYM_DEC_465                                      |     206|
|5493  |              sym_gen_i                                                                                                                      |design_1_aurora_64b66b_0_0_SYM_GEN_466                                      |      81|
|5494  |                u_pma_init_data_sync                                                                                                         |design_1_aurora_64b66b_0_0_rst_sync_467                                     |       9|
|5495  |            aurora_lane_1_i                                                                                                                  |design_1_aurora_64b66b_0_0_AURORA_LANE_228                                  |     535|
|5496  |              err_detect_i                                                                                                                   |design_1_aurora_64b66b_0_0_ERR_DETECT_457                                   |       2|
|5497  |              lane_init_sm_i                                                                                                                 |design_1_aurora_64b66b_0_0_LANE_INIT_SM_458                                 |     240|
|5498  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync_462                                     |     210|
|5499  |              sym_dec_i                                                                                                                      |design_1_aurora_64b66b_0_0_SYM_DEC_459                                      |     212|
|5500  |              sym_gen_i                                                                                                                      |design_1_aurora_64b66b_0_0_SYM_GEN_460                                      |      81|
|5501  |                u_pma_init_data_sync                                                                                                         |design_1_aurora_64b66b_0_0_rst_sync_461                                     |       9|
|5502  |            aurora_lane_2_i                                                                                                                  |design_1_aurora_64b66b_0_0_AURORA_LANE_229                                  |     543|
|5503  |              err_detect_i                                                                                                                   |design_1_aurora_64b66b_0_0_ERR_DETECT_451                                   |       4|
|5504  |              lane_init_sm_i                                                                                                                 |design_1_aurora_64b66b_0_0_LANE_INIT_SM_452                                 |     242|
|5505  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync_456                                     |     210|
|5506  |              sym_dec_i                                                                                                                      |design_1_aurora_64b66b_0_0_SYM_DEC_453                                      |     216|
|5507  |              sym_gen_i                                                                                                                      |design_1_aurora_64b66b_0_0_SYM_GEN_454                                      |      81|
|5508  |                u_pma_init_data_sync                                                                                                         |design_1_aurora_64b66b_0_0_rst_sync_455                                     |       9|
|5509  |            aurora_lane_3_i                                                                                                                  |design_1_aurora_64b66b_0_0_AURORA_LANE_230                                  |     537|
|5510  |              err_detect_i                                                                                                                   |design_1_aurora_64b66b_0_0_ERR_DETECT_445                                   |       2|
|5511  |              lane_init_sm_i                                                                                                                 |design_1_aurora_64b66b_0_0_LANE_INIT_SM_446                                 |     240|
|5512  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync_450                                     |     210|
|5513  |              sym_dec_i                                                                                                                      |design_1_aurora_64b66b_0_0_SYM_DEC_447                                      |     214|
|5514  |              sym_gen_i                                                                                                                      |design_1_aurora_64b66b_0_0_SYM_GEN_448                                      |      81|
|5515  |                u_pma_init_data_sync                                                                                                         |design_1_aurora_64b66b_0_0_rst_sync_449                                     |       9|
|5516  |            aurora_lane_4_i                                                                                                                  |design_1_aurora_64b66b_0_0_AURORA_LANE_231                                  |     555|
|5517  |              err_detect_i                                                                                                                   |design_1_aurora_64b66b_0_0_ERR_DETECT_439                                   |       2|
|5518  |              lane_init_sm_i                                                                                                                 |design_1_aurora_64b66b_0_0_LANE_INIT_SM_440                                 |     240|
|5519  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync_444                                     |     210|
|5520  |              sym_dec_i                                                                                                                      |design_1_aurora_64b66b_0_0_SYM_DEC_441                                      |     232|
|5521  |              sym_gen_i                                                                                                                      |design_1_aurora_64b66b_0_0_SYM_GEN_442                                      |      81|
|5522  |                u_pma_init_data_sync                                                                                                         |design_1_aurora_64b66b_0_0_rst_sync_443                                     |       9|
|5523  |            aurora_lane_5_i                                                                                                                  |design_1_aurora_64b66b_0_0_AURORA_LANE_232                                  |     541|
|5524  |              err_detect_i                                                                                                                   |design_1_aurora_64b66b_0_0_ERR_DETECT_433                                   |       2|
|5525  |              lane_init_sm_i                                                                                                                 |design_1_aurora_64b66b_0_0_LANE_INIT_SM_434                                 |     241|
|5526  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync_438                                     |     210|
|5527  |              sym_dec_i                                                                                                                      |design_1_aurora_64b66b_0_0_SYM_DEC_435                                      |     217|
|5528  |              sym_gen_i                                                                                                                      |design_1_aurora_64b66b_0_0_SYM_GEN_436                                      |      81|
|5529  |                u_pma_init_data_sync                                                                                                         |design_1_aurora_64b66b_0_0_rst_sync_437                                     |       9|
|5530  |            aurora_lane_6_i                                                                                                                  |design_1_aurora_64b66b_0_0_AURORA_LANE_233                                  |     540|
|5531  |              err_detect_i                                                                                                                   |design_1_aurora_64b66b_0_0_ERR_DETECT_427                                   |       2|
|5532  |              lane_init_sm_i                                                                                                                 |design_1_aurora_64b66b_0_0_LANE_INIT_SM_428                                 |     240|
|5533  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync_432                                     |     210|
|5534  |              sym_dec_i                                                                                                                      |design_1_aurora_64b66b_0_0_SYM_DEC_429                                      |     217|
|5535  |              sym_gen_i                                                                                                                      |design_1_aurora_64b66b_0_0_SYM_GEN_430                                      |      81|
|5536  |                u_pma_init_data_sync                                                                                                         |design_1_aurora_64b66b_0_0_rst_sync_431                                     |       9|
|5537  |            aurora_lane_7_i                                                                                                                  |design_1_aurora_64b66b_0_0_AURORA_LANE_234                                  |     535|
|5538  |              err_detect_i                                                                                                                   |design_1_aurora_64b66b_0_0_ERR_DETECT                                       |       2|
|5539  |              lane_init_sm_i                                                                                                                 |design_1_aurora_64b66b_0_0_LANE_INIT_SM                                     |     240|
|5540  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync_426                                     |     210|
|5541  |              sym_dec_i                                                                                                                      |design_1_aurora_64b66b_0_0_SYM_DEC                                          |     212|
|5542  |              sym_gen_i                                                                                                                      |design_1_aurora_64b66b_0_0_SYM_GEN                                          |      81|
|5543  |                u_pma_init_data_sync                                                                                                         |design_1_aurora_64b66b_0_0_rst_sync_425                                     |       9|
|5544  |            core_reset_logic_i                                                                                                               |design_1_aurora_64b66b_0_0_RESET_LOGIC                                      |      24|
|5545  |              u_link_rst_sync                                                                                                                |design_1_aurora_64b66b_0_0_rst_sync_422                                     |       5|
|5546  |              u_pd_sync                                                                                                                      |design_1_aurora_64b66b_0_0_rst_sync_423                                     |       5|
|5547  |              u_rst_done_sync                                                                                                                |design_1_aurora_64b66b_0_0_rst_sync_424                                     |       5|
|5548  |            design_1_aurora_64b66b_0_0_wrapper_i                                                                                             |design_1_aurora_64b66b_0_0_WRAPPER                                          |   19398|
|5549  |              common_logic_cbcc_i                                                                                                            |design_1_aurora_64b66b_0_0_common_logic_cbcc                                |      25|
|5550  |              block_sync_sm_gtx0_i                                                                                                           |design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM                                    |     106|
|5551  |              block_sync_sm_gtx0_lane1_i                                                                                                     |design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM_235                                |     106|
|5552  |              block_sync_sm_gtx0_lane2_i                                                                                                     |design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM_236                                |     106|
|5553  |              block_sync_sm_gtx0_lane3_i                                                                                                     |design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM_237                                |     107|
|5554  |              block_sync_sm_gtx0_lane4_i                                                                                                     |design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM_238                                |     106|
|5555  |              block_sync_sm_gtx0_lane5_i                                                                                                     |design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM_239                                |     106|
|5556  |              block_sync_sm_gtx0_lane6_i                                                                                                     |design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM_240                                |     107|
|5557  |              block_sync_sm_gtx0_lane7_i                                                                                                     |design_1_aurora_64b66b_0_0_BLOCK_SYNC_SM_241                                |     106|
|5558  |              cbcc_gtx0_i                                                                                                                    |design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__1      |    1058|
|5559  |                \slave_fifo.data_fifo                                                                                                        |design_1_aurora_64b66b_0_0_fifo_gen_slave__xdcDup__1                        |       3|
|5560  |                  U0                                                                                                                         |fifo_generator_v13_2_3__19                                                  |       3|
|5561  |                    inst_fifo_gen                                                                                                            |fifo_generator_v13_2_3_synth_416                                            |       3|
|5562  |                      \gconvfifo.rf                                                                                                          |fifo_generator_v13_2_3_fifo_generator_top_417                               |       3|
|5563  |                        \gbi.bi                                                                                                              |fifo_generator_v13_2_3_builtin_418                                          |       3|
|5564  |                          \v8_fifo.fblk                                                                                                      |fifo_generator_v13_2_3_builtin_top_419                                      |       3|
|5565  |                            \rst_val_sym.gextw_sym[1].inst_extd                                                                              |fifo_generator_v13_2_3_builtin_extdepth_420                                 |       3|
|5566  |                              \gonep.inst_prim                                                                                               |fifo_generator_v13_2_3_builtin_prim_421                                     |       1|
|5567  |                \slave.slave                                                                                                                 |design_1_aurora_64b66b_0_0_CH_BOND_SLAVE_411                                |      32|
|5568  |                u_cdc_overflow_flag_c                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized3_412                     |     205|
|5569  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_413                     |     206|
|5570  |                u_cdc_wr_err_rd_clk                                                                                                          |design_1_aurora_64b66b_0_0_cdc_sync__parameterized3_414                     |     205|
|5571  |                u_rst_sync_btf_sync                                                                                                          |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_415                     |       5|
|5572  |              cbcc_gtx0_lane1_i                                                                                                              |design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__2      |    1052|
|5573  |                \slave_fifo.data_fifo                                                                                                        |design_1_aurora_64b66b_0_0_fifo_gen_slave__xdcDup__2                        |       3|
|5574  |                  U0                                                                                                                         |fifo_generator_v13_2_3__18                                                  |       3|
|5575  |                    inst_fifo_gen                                                                                                            |fifo_generator_v13_2_3_synth_405                                            |       3|
|5576  |                      \gconvfifo.rf                                                                                                          |fifo_generator_v13_2_3_fifo_generator_top_406                               |       3|
|5577  |                        \gbi.bi                                                                                                              |fifo_generator_v13_2_3_builtin_407                                          |       3|
|5578  |                          \v8_fifo.fblk                                                                                                      |fifo_generator_v13_2_3_builtin_top_408                                      |       3|
|5579  |                            \rst_val_sym.gextw_sym[1].inst_extd                                                                              |fifo_generator_v13_2_3_builtin_extdepth_409                                 |       3|
|5580  |                              \gonep.inst_prim                                                                                               |fifo_generator_v13_2_3_builtin_prim_410                                     |       1|
|5581  |                \slave.slave                                                                                                                 |design_1_aurora_64b66b_0_0_CH_BOND_SLAVE_400                                |      32|
|5582  |                u_cdc_overflow_flag_c                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized3_401                     |     205|
|5583  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_402                     |     206|
|5584  |                u_cdc_wr_err_rd_clk                                                                                                          |design_1_aurora_64b66b_0_0_cdc_sync__parameterized3_403                     |     205|
|5585  |                u_rst_sync_btf_sync                                                                                                          |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_404                     |       5|
|5586  |              cbcc_gtx0_lane2_i                                                                                                              |design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__3      |    1051|
|5587  |                \slave_fifo.data_fifo                                                                                                        |design_1_aurora_64b66b_0_0_fifo_gen_slave__xdcDup__3                        |       3|
|5588  |                  U0                                                                                                                         |fifo_generator_v13_2_3__17                                                  |       3|
|5589  |                    inst_fifo_gen                                                                                                            |fifo_generator_v13_2_3_synth_394                                            |       3|
|5590  |                      \gconvfifo.rf                                                                                                          |fifo_generator_v13_2_3_fifo_generator_top_395                               |       3|
|5591  |                        \gbi.bi                                                                                                              |fifo_generator_v13_2_3_builtin_396                                          |       3|
|5592  |                          \v8_fifo.fblk                                                                                                      |fifo_generator_v13_2_3_builtin_top_397                                      |       3|
|5593  |                            \rst_val_sym.gextw_sym[1].inst_extd                                                                              |fifo_generator_v13_2_3_builtin_extdepth_398                                 |       3|
|5594  |                              \gonep.inst_prim                                                                                               |fifo_generator_v13_2_3_builtin_prim_399                                     |       1|
|5595  |                \slave.slave                                                                                                                 |design_1_aurora_64b66b_0_0_CH_BOND_SLAVE_389                                |      32|
|5596  |                u_cdc_overflow_flag_c                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized3_390                     |     205|
|5597  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_391                     |     206|
|5598  |                u_cdc_wr_err_rd_clk                                                                                                          |design_1_aurora_64b66b_0_0_cdc_sync__parameterized3_392                     |     205|
|5599  |                u_rst_sync_btf_sync                                                                                                          |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_393                     |       5|
|5600  |              cbcc_gtx0_lane3_i                                                                                                              |design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__4      |    1052|
|5601  |                \slave_fifo.data_fifo                                                                                                        |design_1_aurora_64b66b_0_0_fifo_gen_slave__xdcDup__4                        |       3|
|5602  |                  U0                                                                                                                         |fifo_generator_v13_2_3__16                                                  |       3|
|5603  |                    inst_fifo_gen                                                                                                            |fifo_generator_v13_2_3_synth_383                                            |       3|
|5604  |                      \gconvfifo.rf                                                                                                          |fifo_generator_v13_2_3_fifo_generator_top_384                               |       3|
|5605  |                        \gbi.bi                                                                                                              |fifo_generator_v13_2_3_builtin_385                                          |       3|
|5606  |                          \v8_fifo.fblk                                                                                                      |fifo_generator_v13_2_3_builtin_top_386                                      |       3|
|5607  |                            \rst_val_sym.gextw_sym[1].inst_extd                                                                              |fifo_generator_v13_2_3_builtin_extdepth_387                                 |       3|
|5608  |                              \gonep.inst_prim                                                                                               |fifo_generator_v13_2_3_builtin_prim_388                                     |       1|
|5609  |                \slave.slave                                                                                                                 |design_1_aurora_64b66b_0_0_CH_BOND_SLAVE_378                                |      32|
|5610  |                u_cdc_overflow_flag_c                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized3_379                     |     205|
|5611  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_380                     |     206|
|5612  |                u_cdc_wr_err_rd_clk                                                                                                          |design_1_aurora_64b66b_0_0_cdc_sync__parameterized3_381                     |     205|
|5613  |                u_rst_sync_btf_sync                                                                                                          |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_382                     |       5|
|5614  |              cbcc_gtx0_lane4_i                                                                                                              |design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0 |    1065|
|5615  |                \master_fifo.data_fifo                                                                                                       |design_1_aurora_64b66b_0_0_fifo_gen_master                                  |       3|
|5616  |                  U0                                                                                                                         |fifo_generator_v13_2_3__parameterized1__1                                   |       3|
|5617  |                    inst_fifo_gen                                                                                                            |fifo_generator_v13_2_3_synth__parameterized0_372                            |       3|
|5618  |                      \gconvfifo.rf                                                                                                          |fifo_generator_v13_2_3_fifo_generator_top__parameterized0_373               |       3|
|5619  |                        \gbi.bi                                                                                                              |fifo_generator_v13_2_3_builtin__parameterized0_374                          |       3|
|5620  |                          \v8_fifo.fblk                                                                                                      |fifo_generator_v13_2_3_builtin_top__parameterized0_375                      |       3|
|5621  |                            \rst_val_sym.gextw_sym[1].inst_extd                                                                              |fifo_generator_v13_2_3_builtin_extdepth__parameterized0_376                 |       3|
|5622  |                              \gonep.inst_prim                                                                                               |fifo_generator_v13_2_3_builtin_prim__parameterized0_377                     |       1|
|5623  |                \master.master                                                                                                               |design_1_aurora_64b66b_0_0_CH_BOND_MASTER                                   |      26|
|5624  |                u_cdc_overflow_flag_c                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized3_368                     |     206|
|5625  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_369                     |     206|
|5626  |                u_cdc_wr_err_rd_clk                                                                                                          |design_1_aurora_64b66b_0_0_cdc_sync__parameterized3_370                     |     205|
|5627  |                u_rst_sync_btf_sync                                                                                                          |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_371                     |       5|
|5628  |              cbcc_gtx0_lane5_i                                                                                                              |design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__5      |    1052|
|5629  |                \slave_fifo.data_fifo                                                                                                        |design_1_aurora_64b66b_0_0_fifo_gen_slave__xdcDup__5                        |       3|
|5630  |                  U0                                                                                                                         |fifo_generator_v13_2_3__15                                                  |       3|
|5631  |                    inst_fifo_gen                                                                                                            |fifo_generator_v13_2_3_synth_362                                            |       3|
|5632  |                      \gconvfifo.rf                                                                                                          |fifo_generator_v13_2_3_fifo_generator_top_363                               |       3|
|5633  |                        \gbi.bi                                                                                                              |fifo_generator_v13_2_3_builtin_364                                          |       3|
|5634  |                          \v8_fifo.fblk                                                                                                      |fifo_generator_v13_2_3_builtin_top_365                                      |       3|
|5635  |                            \rst_val_sym.gextw_sym[1].inst_extd                                                                              |fifo_generator_v13_2_3_builtin_extdepth_366                                 |       3|
|5636  |                              \gonep.inst_prim                                                                                               |fifo_generator_v13_2_3_builtin_prim_367                                     |       1|
|5637  |                \slave.slave                                                                                                                 |design_1_aurora_64b66b_0_0_CH_BOND_SLAVE_357                                |      32|
|5638  |                u_cdc_overflow_flag_c                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized3_358                     |     205|
|5639  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_359                     |     206|
|5640  |                u_cdc_wr_err_rd_clk                                                                                                          |design_1_aurora_64b66b_0_0_cdc_sync__parameterized3_360                     |     205|
|5641  |                u_rst_sync_btf_sync                                                                                                          |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_361                     |       5|
|5642  |              cbcc_gtx0_lane6_i                                                                                                              |design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__6      |    1053|
|5643  |                \slave_fifo.data_fifo                                                                                                        |design_1_aurora_64b66b_0_0_fifo_gen_slave__xdcDup__6                        |       3|
|5644  |                  U0                                                                                                                         |fifo_generator_v13_2_3__14                                                  |       3|
|5645  |                    inst_fifo_gen                                                                                                            |fifo_generator_v13_2_3_synth_351                                            |       3|
|5646  |                      \gconvfifo.rf                                                                                                          |fifo_generator_v13_2_3_fifo_generator_top_352                               |       3|
|5647  |                        \gbi.bi                                                                                                              |fifo_generator_v13_2_3_builtin_353                                          |       3|
|5648  |                          \v8_fifo.fblk                                                                                                      |fifo_generator_v13_2_3_builtin_top_354                                      |       3|
|5649  |                            \rst_val_sym.gextw_sym[1].inst_extd                                                                              |fifo_generator_v13_2_3_builtin_extdepth_355                                 |       3|
|5650  |                              \gonep.inst_prim                                                                                               |fifo_generator_v13_2_3_builtin_prim_356                                     |       1|
|5651  |                \slave.slave                                                                                                                 |design_1_aurora_64b66b_0_0_CH_BOND_SLAVE_346                                |      32|
|5652  |                u_cdc_overflow_flag_c                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized3_347                     |     205|
|5653  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_348                     |     206|
|5654  |                u_cdc_wr_err_rd_clk                                                                                                          |design_1_aurora_64b66b_0_0_cdc_sync__parameterized3_349                     |     205|
|5655  |                u_rst_sync_btf_sync                                                                                                          |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_350                     |       5|
|5656  |              cbcc_gtx0_lane7_i                                                                                                              |design_1_aurora_64b66b_0_0_CLOCK_CORRECTION_CHANNEL_BONDING                 |    1053|
|5657  |                \slave_fifo.data_fifo                                                                                                        |design_1_aurora_64b66b_0_0_fifo_gen_slave                                   |       3|
|5658  |                  U0                                                                                                                         |fifo_generator_v13_2_3__13                                                  |       3|
|5659  |                    inst_fifo_gen                                                                                                            |fifo_generator_v13_2_3_synth_340                                            |       3|
|5660  |                      \gconvfifo.rf                                                                                                          |fifo_generator_v13_2_3_fifo_generator_top_341                               |       3|
|5661  |                        \gbi.bi                                                                                                              |fifo_generator_v13_2_3_builtin_342                                          |       3|
|5662  |                          \v8_fifo.fblk                                                                                                      |fifo_generator_v13_2_3_builtin_top_343                                      |       3|
|5663  |                            \rst_val_sym.gextw_sym[1].inst_extd                                                                              |fifo_generator_v13_2_3_builtin_extdepth_344                                 |       3|
|5664  |                              \gonep.inst_prim                                                                                               |fifo_generator_v13_2_3_builtin_prim_345                                     |       1|
|5665  |                \slave.slave                                                                                                                 |design_1_aurora_64b66b_0_0_CH_BOND_SLAVE                                    |      32|
|5666  |                u_cdc_overflow_flag_c                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized3                         |     205|
|5667  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_337                     |     206|
|5668  |                u_cdc_wr_err_rd_clk                                                                                                          |design_1_aurora_64b66b_0_0_cdc_sync__parameterized3_338                     |     205|
|5669  |                u_rst_sync_btf_sync                                                                                                          |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_339                     |       5|
|5670  |              common_reset_cbcc_i                                                                                                            |design_1_aurora_64b66b_0_0_common_reset_cbcc                                |     294|
|5671  |                u_cdc_chan_bond_reset                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_330                     |     206|
|5672  |                u_rst_sync_cbcc_fifo_reset_rd_clk                                                                                            |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_331                     |       5|
|5673  |                u_rst_sync_cbcc_only_reset_rd_clk                                                                                            |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_332                     |       5|
|5674  |                u_rst_sync_fifo_reset_comb_user_clk_in                                                                                       |design_1_aurora_64b66b_0_0_rst_sync__parameterized3                         |       6|
|5675  |                u_rst_sync_fifo_reset_user_clk                                                                                               |design_1_aurora_64b66b_0_0_rst_sync__parameterized2                         |       5|
|5676  |                u_rst_sync_r_sync3                                                                                                           |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_333                     |       6|
|5677  |                u_rst_sync_reset_rd_clk                                                                                                      |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_334                     |       5|
|5678  |                u_rst_sync_reset_to_fifo_rd_clk                                                                                              |design_1_aurora_64b66b_0_0_rst_sync__parameterized5                         |       6|
|5679  |                u_rst_sync_reset_to_fifo_wr_clk                                                                                              |design_1_aurora_64b66b_0_0_rst_sync__parameterized4                         |       6|
|5680  |                u_rst_sync_reset_wr_clk                                                                                                      |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_335                     |       5|
|5681  |                u_rst_sync_rst_cbcc_rd_clk                                                                                                   |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_336                     |       6|
|5682  |              descrambler_64b66b_gtx0_i                                                                                                      |design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B                               |     131|
|5683  |              descrambler_64b66b_gtx0_lane1_i                                                                                                |design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B_242                           |     131|
|5684  |              descrambler_64b66b_gtx0_lane2_i                                                                                                |design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B_243                           |     131|
|5685  |              descrambler_64b66b_gtx0_lane3_i                                                                                                |design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B_244                           |     131|
|5686  |              descrambler_64b66b_gtx0_lane4_i                                                                                                |design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B_245                           |     131|
|5687  |              descrambler_64b66b_gtx0_lane5_i                                                                                                |design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B_246                           |     131|
|5688  |              descrambler_64b66b_gtx0_lane6_i                                                                                                |design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B_247                           |     131|
|5689  |              descrambler_64b66b_gtx0_lane7_i                                                                                                |design_1_aurora_64b66b_0_0_DESCRAMBLER_64B66B_248                           |     131|
|5690  |              design_1_aurora_64b66b_0_0_multi_gt_i                                                                                          |design_1_aurora_64b66b_0_0_MULTI_GT                                         |     488|
|5691  |                design_1_aurora_64b66b_0_0_gt_i                                                                                              |design_1_aurora_64b66b_0_0_gt                                               |     409|
|5692  |                  inst                                                                                                                       |design_1_aurora_64b66b_0_0_gt_gtwizard_top                                  |     409|
|5693  |                    \gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst                                                |design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3                                |     409|
|5694  |                      \gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst                            |design_1_aurora_64b66b_0_0_gt_gthe3_channel_wrapper                         |       6|
|5695  |                        channel_inst                                                                                                         |gtwizard_ultrascale_v1_7_5_gthe3_channel_329                                |       6|
|5696  |                      \gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst                            |design_1_aurora_64b66b_0_0_gt_gthe3_channel_wrapper_290                     |       5|
|5697  |                        channel_inst                                                                                                         |gtwizard_ultrascale_v1_7_5_gthe3_channel_328                                |       5|
|5698  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_291                             |       5|
|5699  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_292                             |       5|
|5700  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_293                             |       6|
|5701  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_294                             |       6|
|5702  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_295                             |       5|
|5703  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_296                             |       5|
|5704  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_297                             |       5|
|5705  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_298                             |       5|
|5706  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_299                             |       5|
|5707  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_300                             |       5|
|5708  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[5].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_301                             |       6|
|5709  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[5].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_302                             |       6|
|5710  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[6].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_303                             |       5|
|5711  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[6].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_304                             |       5|
|5712  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_305                             |       5|
|5713  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_306                             |       5|
|5714  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                 |gtwizard_ultrascale_v1_7_5_gtwiz_reset_307                                  |     310|
|5715  |                        bit_synchronizer_gtpowergood_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_308                             |       6|
|5716  |                        bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_309                             |       5|
|5717  |                        bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                            |gtwizard_ultrascale_v1_7_5_bit_synchronizer_310                             |       8|
|5718  |                        bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_311                             |       5|
|5719  |                        bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                            |gtwizard_ultrascale_v1_7_5_bit_synchronizer_312                             |       8|
|5720  |                        bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_313                             |       9|
|5721  |                        bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_314                             |      10|
|5722  |                        bit_synchronizer_plllock_rx_inst                                                                                     |gtwizard_ultrascale_v1_7_5_bit_synchronizer_315                             |       9|
|5723  |                        bit_synchronizer_plllock_tx_inst                                                                                     |gtwizard_ultrascale_v1_7_5_bit_synchronizer_316                             |       8|
|5724  |                        bit_synchronizer_rxcdrlock_inst                                                                                      |gtwizard_ultrascale_v1_7_5_bit_synchronizer_317                             |       9|
|5725  |                        reset_synchronizer_gtwiz_reset_all_inst                                                                              |gtwizard_ultrascale_v1_7_5_reset_synchronizer_318                           |       5|
|5726  |                        reset_synchronizer_gtwiz_reset_rx_any_inst                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_319                           |       7|
|5727  |                        reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_320                           |       6|
|5728  |                        reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                              |gtwizard_ultrascale_v1_7_5_reset_synchronizer_321                           |       5|
|5729  |                        reset_synchronizer_gtwiz_reset_tx_any_inst                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_322                           |       7|
|5730  |                        reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_323                           |       5|
|5731  |                        reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                              |gtwizard_ultrascale_v1_7_5_reset_synchronizer_324                           |       6|
|5732  |                        reset_synchronizer_rx_done_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer_325                       |       6|
|5733  |                        reset_synchronizer_tx_done_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer_326                       |       6|
|5734  |                        reset_synchronizer_txprogdivreset_inst                                                                               |gtwizard_ultrascale_v1_7_5_reset_synchronizer_327                           |       5|
|5735  |                ultrascale_rx_userclk                                                                                                        |design_1_aurora_64b66b_0_0_ultrascale_rx_userclk                            |       5|
|5736  |              scrambler_64b66b_gtx0_i                                                                                                        |design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B                                 |     180|
|5737  |              scrambler_64b66b_gtx0_lane1_i                                                                                                  |design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B_249                             |     180|
|5738  |              scrambler_64b66b_gtx0_lane2_i                                                                                                  |design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B_250                             |     180|
|5739  |              scrambler_64b66b_gtx0_lane3_i                                                                                                  |design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B_251                             |     180|
|5740  |              scrambler_64b66b_gtx0_lane4_i                                                                                                  |design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B_252                             |     180|
|5741  |              scrambler_64b66b_gtx0_lane5_i                                                                                                  |design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B_253                             |     180|
|5742  |              scrambler_64b66b_gtx0_lane6_i                                                                                                  |design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B_254                             |     180|
|5743  |              scrambler_64b66b_gtx0_lane7_i                                                                                                  |design_1_aurora_64b66b_0_0_SCRAMBLER_64B66B_255                             |     182|
|5744  |              u_cdc__check_polarity                                                                                                          |design_1_aurora_64b66b_0_0_cdc_sync                                         |     206|
|5745  |              u_cdc__lane1_check_polarity                                                                                                    |design_1_aurora_64b66b_0_0_cdc_sync_256                                     |     206|
|5746  |              u_cdc__lane2_check_polarity                                                                                                    |design_1_aurora_64b66b_0_0_cdc_sync_257                                     |     206|
|5747  |              u_cdc__lane3_check_polarity                                                                                                    |design_1_aurora_64b66b_0_0_cdc_sync_258                                     |     206|
|5748  |              u_cdc__lane4_check_polarity                                                                                                    |design_1_aurora_64b66b_0_0_cdc_sync_259                                     |     206|
|5749  |              u_cdc__lane5_check_polarity                                                                                                    |design_1_aurora_64b66b_0_0_cdc_sync_260                                     |     206|
|5750  |              u_cdc__lane6_check_polarity                                                                                                    |design_1_aurora_64b66b_0_0_cdc_sync_261                                     |     206|
|5751  |              u_cdc__lane7_check_polarity                                                                                                    |design_1_aurora_64b66b_0_0_cdc_sync_262                                     |     206|
|5752  |              u_cdc_gt_cplllock_i                                                                                                            |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0                         |     206|
|5753  |              u_cdc_gt_cplllock_lane1_i                                                                                                      |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_263                     |     205|
|5754  |              u_cdc_gt_cplllock_lane2_i                                                                                                      |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_264                     |     205|
|5755  |              u_cdc_gt_cplllock_lane3_i                                                                                                      |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_265                     |     205|
|5756  |              u_cdc_gt_cplllock_lane4_i                                                                                                      |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_266                     |     205|
|5757  |              u_cdc_gt_cplllock_lane5_i                                                                                                      |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_267                     |     205|
|5758  |              u_cdc_gt_cplllock_lane6_i                                                                                                      |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_268                     |     205|
|5759  |              u_cdc_gt_cplllock_lane7_i                                                                                                      |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_269                     |     205|
|5760  |              u_cdc_hard_err_init                                                                                                            |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_270                     |     207|
|5761  |              u_cdc_rx_elastic_buferr                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized1                         |     206|
|5762  |              u_cdc_rx_fsm_resetdone_i                                                                                                       |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_271                     |     205|
|5763  |              u_cdc_rxpolarity_                                                                                                              |design_1_aurora_64b66b_0_0_cdc_sync__parameterized2                         |     205|
|5764  |              u_cdc_rxpolarity__LANE1                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized2_272                     |     205|
|5765  |              u_cdc_rxpolarity__LANE2                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized2_273                     |     205|
|5766  |              u_cdc_rxpolarity__LANE3                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized2_274                     |     205|
|5767  |              u_cdc_rxpolarity__LANE4                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized2_275                     |     205|
|5768  |              u_cdc_rxpolarity__LANE5                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized2_276                     |     205|
|5769  |              u_cdc_rxpolarity__LANE6                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized2_277                     |     205|
|5770  |              u_cdc_rxpolarity__LANE7                                                                                                        |design_1_aurora_64b66b_0_0_cdc_sync__parameterized2_278                     |     205|
|5771  |              u_cdc_tx_fsm_resetdone_i                                                                                                       |design_1_aurora_64b66b_0_0_cdc_sync__parameterized0_279                     |     205|
|5772  |              u_rst_done_sync_rx                                                                                                             |design_1_aurora_64b66b_0_0_rst_sync__parameterized0                         |       3|
|5773  |              u_rst_done_sync_rx1                                                                                                            |design_1_aurora_64b66b_0_0_rst_sync__parameterized0_280                     |       3|
|5774  |              u_rst_done_sync_tx                                                                                                             |design_1_aurora_64b66b_0_0_rst_sync__parameterized0_281                     |       4|
|5775  |              u_rst_done_sync_tx1                                                                                                            |design_1_aurora_64b66b_0_0_rst_sync__parameterized0_282                     |       3|
|5776  |              u_rst_sync_blocksyncall_initclk_sync                                                                                           |design_1_aurora_64b66b_0_0_rst_sync__parameterized1                         |       6|
|5777  |              u_rst_sync_blocksyncprop_inrxclk_sync                                                                                          |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_283                     |       6|
|5778  |              u_rst_sync_fsm_resetdone                                                                                                       |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_284                     |       5|
|5779  |              u_rst_sync_fsm_resetdone_initclk                                                                                               |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_285                     |      13|
|5780  |              u_rst_sync_gtx_reset_comb                                                                                                      |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_286                     |       5|
|5781  |              u_rst_sync_reset_initclk                                                                                                       |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_287                     |       6|
|5782  |              u_rst_sync_rxreset_in                                                                                                          |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_288                     |       5|
|5783  |              u_rst_sync_txusrclk_gtx_reset_comb                                                                                             |design_1_aurora_64b66b_0_0_rst_sync__parameterized1_289                     |       5|
|5784  |            global_logic_i                                                                                                                   |design_1_aurora_64b66b_0_0_GLOBAL_LOGIC                                     |     139|
|5785  |              channel_bond_gen_i                                                                                                             |design_1_aurora_64b66b_0_0_CHANNEL_BOND_GEN                                 |      23|
|5786  |              channel_err_detect_i                                                                                                           |design_1_aurora_64b66b_0_0_CHANNEL_ERR_DETECT                               |       3|
|5787  |              channel_init_sm_i                                                                                                              |design_1_aurora_64b66b_0_0_CHANNEL_INIT_SM                                  |     113|
|5788  |            rx_ll_i                                                                                                                          |design_1_aurora_64b66b_0_0_RX_LL                                            |    2163|
|5789  |              rx_ll_datapath_i                                                                                                               |design_1_aurora_64b66b_0_0_RX_LL_DATAPATH                                   |    2163|
|5790  |            standard_cc_module_i                                                                                                             |design_1_aurora_64b66b_0_0_STANDARD_CC_MODULE                               |      80|
|5791  |            tx_ll_i                                                                                                                          |design_1_aurora_64b66b_0_0_TX_LL                                            |    1076|
|5792  |              tx_ll_control_sm_i                                                                                                             |design_1_aurora_64b66b_0_0_TX_LL_CONTROL_SM                                 |     533|
|5793  |              tx_ll_datapath_i                                                                                                               |design_1_aurora_64b66b_0_0_TX_LL_DATAPATH                                   |     543|
|5794  |          gt_reset_sync                                                                                                                      |design_1_aurora_64b66b_0_0_rst_sync                                         |       5|
|5795  |          reset_pb_sync                                                                                                                      |design_1_aurora_64b66b_0_0_rst_sync_226                                     |       5|
|5796  |          support_reset_logic_i                                                                                                              |design_1_aurora_64b66b_0_0_SUPPORT_RESET_LOGIC                              |      19|
|5797  |            u_rst_sync_gt                                                                                                                    |design_1_aurora_64b66b_0_0_rst_sync_227                                     |       5|
|5798  |      xlconstant_0                                                                                                                           |design_1_xlconstant_0_0                                                     |       0|
|5799  |      util_ds_buf_0                                                                                                                          |design_1_util_ds_buf_0_0                                                    |       1|
|5800  |        U0                                                                                                                                   |util_ds_buf__parameterized2__2                                              |       1|
|5801  |      util_ds_buf_1                                                                                                                          |design_1_util_ds_buf_1_0                                                    |       1|
|5802  |        U0                                                                                                                                   |util_ds_buf__parameterized2__1                                              |       1|
|5803  |      util_ds_buf_2                                                                                                                          |design_1_util_ds_buf_2_0                                                    |       1|
|5804  |        U0                                                                                                                                   |util_ds_buf__parameterized2                                                 |       1|
|5805  |      util_ds_buf_3                                                                                                                          |design_1_util_ds_buf_3_0                                                    |       1|
|5806  |        U0                                                                                                                                   |util_ds_buf__parameterized2__3                                              |       1|
|5807  |      aurora_64b66b_1                                                                                                                        |design_1_aurora_64b66b_1_0                                                  |   27240|
|5808  |        inst                                                                                                                                 |design_1_aurora_64b66b_1_0_support                                          |   27240|
|5809  |          clock_module_i                                                                                                                     |design_1_aurora_64b66b_1_0_CLOCK_MODULE                                     |       6|
|5810  |            ultrascale_tx_userclk_1                                                                                                          |design_1_aurora_64b66b_1_0_ultrascale_tx_userclk                            |       6|
|5811  |          design_1_aurora_64b66b_1_0_core_i                                                                                                  |design_1_aurora_64b66b_1_0_core                                             |   27204|
|5812  |            axi_to_ll_data_i                                                                                                                 |design_1_aurora_64b66b_1_0_AXI_TO_LL                                        |       1|
|5813  |            aurora_lane_0_i                                                                                                                  |design_1_aurora_64b66b_1_0_AURORA_LANE                                      |     530|
|5814  |              err_detect_i                                                                                                                   |design_1_aurora_64b66b_1_0_ERR_DETECT_220                                   |       3|
|5815  |              lane_init_sm_i                                                                                                                 |design_1_aurora_64b66b_1_0_LANE_INIT_SM_221                                 |     240|
|5816  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync_225                                     |     209|
|5817  |              sym_dec_i                                                                                                                      |design_1_aurora_64b66b_1_0_SYM_DEC_222                                      |     206|
|5818  |              sym_gen_i                                                                                                                      |design_1_aurora_64b66b_1_0_SYM_GEN_223                                      |      81|
|5819  |                u_pma_init_data_sync                                                                                                         |design_1_aurora_64b66b_1_0_rst_sync_224                                     |       9|
|5820  |            aurora_lane_1_i                                                                                                                  |design_1_aurora_64b66b_1_0_AURORA_LANE_2                                    |     535|
|5821  |              err_detect_i                                                                                                                   |design_1_aurora_64b66b_1_0_ERR_DETECT_214                                   |       2|
|5822  |              lane_init_sm_i                                                                                                                 |design_1_aurora_64b66b_1_0_LANE_INIT_SM_215                                 |     240|
|5823  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync_219                                     |     210|
|5824  |              sym_dec_i                                                                                                                      |design_1_aurora_64b66b_1_0_SYM_DEC_216                                      |     212|
|5825  |              sym_gen_i                                                                                                                      |design_1_aurora_64b66b_1_0_SYM_GEN_217                                      |      81|
|5826  |                u_pma_init_data_sync                                                                                                         |design_1_aurora_64b66b_1_0_rst_sync_218                                     |       9|
|5827  |            aurora_lane_2_i                                                                                                                  |design_1_aurora_64b66b_1_0_AURORA_LANE_3                                    |     543|
|5828  |              err_detect_i                                                                                                                   |design_1_aurora_64b66b_1_0_ERR_DETECT_208                                   |       4|
|5829  |              lane_init_sm_i                                                                                                                 |design_1_aurora_64b66b_1_0_LANE_INIT_SM_209                                 |     242|
|5830  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync_213                                     |     210|
|5831  |              sym_dec_i                                                                                                                      |design_1_aurora_64b66b_1_0_SYM_DEC_210                                      |     216|
|5832  |              sym_gen_i                                                                                                                      |design_1_aurora_64b66b_1_0_SYM_GEN_211                                      |      81|
|5833  |                u_pma_init_data_sync                                                                                                         |design_1_aurora_64b66b_1_0_rst_sync_212                                     |       9|
|5834  |            aurora_lane_3_i                                                                                                                  |design_1_aurora_64b66b_1_0_AURORA_LANE_4                                    |     537|
|5835  |              err_detect_i                                                                                                                   |design_1_aurora_64b66b_1_0_ERR_DETECT_202                                   |       2|
|5836  |              lane_init_sm_i                                                                                                                 |design_1_aurora_64b66b_1_0_LANE_INIT_SM_203                                 |     240|
|5837  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync_207                                     |     210|
|5838  |              sym_dec_i                                                                                                                      |design_1_aurora_64b66b_1_0_SYM_DEC_204                                      |     214|
|5839  |              sym_gen_i                                                                                                                      |design_1_aurora_64b66b_1_0_SYM_GEN_205                                      |      81|
|5840  |                u_pma_init_data_sync                                                                                                         |design_1_aurora_64b66b_1_0_rst_sync_206                                     |       9|
|5841  |            aurora_lane_4_i                                                                                                                  |design_1_aurora_64b66b_1_0_AURORA_LANE_5                                    |     555|
|5842  |              err_detect_i                                                                                                                   |design_1_aurora_64b66b_1_0_ERR_DETECT_196                                   |       2|
|5843  |              lane_init_sm_i                                                                                                                 |design_1_aurora_64b66b_1_0_LANE_INIT_SM_197                                 |     240|
|5844  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync_201                                     |     210|
|5845  |              sym_dec_i                                                                                                                      |design_1_aurora_64b66b_1_0_SYM_DEC_198                                      |     232|
|5846  |              sym_gen_i                                                                                                                      |design_1_aurora_64b66b_1_0_SYM_GEN_199                                      |      81|
|5847  |                u_pma_init_data_sync                                                                                                         |design_1_aurora_64b66b_1_0_rst_sync_200                                     |       9|
|5848  |            aurora_lane_5_i                                                                                                                  |design_1_aurora_64b66b_1_0_AURORA_LANE_6                                    |     541|
|5849  |              err_detect_i                                                                                                                   |design_1_aurora_64b66b_1_0_ERR_DETECT_190                                   |       2|
|5850  |              lane_init_sm_i                                                                                                                 |design_1_aurora_64b66b_1_0_LANE_INIT_SM_191                                 |     241|
|5851  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync_195                                     |     210|
|5852  |              sym_dec_i                                                                                                                      |design_1_aurora_64b66b_1_0_SYM_DEC_192                                      |     217|
|5853  |              sym_gen_i                                                                                                                      |design_1_aurora_64b66b_1_0_SYM_GEN_193                                      |      81|
|5854  |                u_pma_init_data_sync                                                                                                         |design_1_aurora_64b66b_1_0_rst_sync_194                                     |       9|
|5855  |            aurora_lane_6_i                                                                                                                  |design_1_aurora_64b66b_1_0_AURORA_LANE_7                                    |     540|
|5856  |              err_detect_i                                                                                                                   |design_1_aurora_64b66b_1_0_ERR_DETECT_184                                   |       2|
|5857  |              lane_init_sm_i                                                                                                                 |design_1_aurora_64b66b_1_0_LANE_INIT_SM_185                                 |     240|
|5858  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync_189                                     |     210|
|5859  |              sym_dec_i                                                                                                                      |design_1_aurora_64b66b_1_0_SYM_DEC_186                                      |     217|
|5860  |              sym_gen_i                                                                                                                      |design_1_aurora_64b66b_1_0_SYM_GEN_187                                      |      81|
|5861  |                u_pma_init_data_sync                                                                                                         |design_1_aurora_64b66b_1_0_rst_sync_188                                     |       9|
|5862  |            aurora_lane_7_i                                                                                                                  |design_1_aurora_64b66b_1_0_AURORA_LANE_8                                    |     535|
|5863  |              err_detect_i                                                                                                                   |design_1_aurora_64b66b_1_0_ERR_DETECT                                       |       2|
|5864  |              lane_init_sm_i                                                                                                                 |design_1_aurora_64b66b_1_0_LANE_INIT_SM                                     |     240|
|5865  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync_183                                     |     210|
|5866  |              sym_dec_i                                                                                                                      |design_1_aurora_64b66b_1_0_SYM_DEC                                          |     212|
|5867  |              sym_gen_i                                                                                                                      |design_1_aurora_64b66b_1_0_SYM_GEN                                          |      81|
|5868  |                u_pma_init_data_sync                                                                                                         |design_1_aurora_64b66b_1_0_rst_sync_182                                     |       9|
|5869  |            core_reset_logic_i                                                                                                               |design_1_aurora_64b66b_1_0_RESET_LOGIC                                      |      24|
|5870  |              u_link_rst_sync                                                                                                                |design_1_aurora_64b66b_1_0_rst_sync_179                                     |       5|
|5871  |              u_pd_sync                                                                                                                      |design_1_aurora_64b66b_1_0_rst_sync_180                                     |       5|
|5872  |              u_rst_done_sync                                                                                                                |design_1_aurora_64b66b_1_0_rst_sync_181                                     |       5|
|5873  |            design_1_aurora_64b66b_1_0_wrapper_i                                                                                             |design_1_aurora_64b66b_1_0_WRAPPER                                          |   19398|
|5874  |              common_logic_cbcc_i                                                                                                            |design_1_aurora_64b66b_1_0_common_logic_cbcc                                |      25|
|5875  |              block_sync_sm_gtx0_i                                                                                                           |design_1_aurora_64b66b_1_0_BLOCK_SYNC_SM                                    |     106|
|5876  |              block_sync_sm_gtx0_lane1_i                                                                                                     |design_1_aurora_64b66b_1_0_BLOCK_SYNC_SM_9                                  |     106|
|5877  |              block_sync_sm_gtx0_lane2_i                                                                                                     |design_1_aurora_64b66b_1_0_BLOCK_SYNC_SM_10                                 |     106|
|5878  |              block_sync_sm_gtx0_lane3_i                                                                                                     |design_1_aurora_64b66b_1_0_BLOCK_SYNC_SM_11                                 |     107|
|5879  |              block_sync_sm_gtx0_lane4_i                                                                                                     |design_1_aurora_64b66b_1_0_BLOCK_SYNC_SM_12                                 |     106|
|5880  |              block_sync_sm_gtx0_lane5_i                                                                                                     |design_1_aurora_64b66b_1_0_BLOCK_SYNC_SM_13                                 |     106|
|5881  |              block_sync_sm_gtx0_lane6_i                                                                                                     |design_1_aurora_64b66b_1_0_BLOCK_SYNC_SM_14                                 |     107|
|5882  |              block_sync_sm_gtx0_lane7_i                                                                                                     |design_1_aurora_64b66b_1_0_BLOCK_SYNC_SM_15                                 |     106|
|5883  |              cbcc_gtx0_i                                                                                                                    |design_1_aurora_64b66b_1_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__1      |    1058|
|5884  |                \slave_fifo.data_fifo                                                                                                        |design_1_aurora_64b66b_1_0_fifo_gen_slave__xdcDup__1                        |       3|
|5885  |                  U0                                                                                                                         |fifo_generator_v13_2_3                                                      |       3|
|5886  |                    inst_fifo_gen                                                                                                            |fifo_generator_v13_2_3_synth_173                                            |       3|
|5887  |                      \gconvfifo.rf                                                                                                          |fifo_generator_v13_2_3_fifo_generator_top_174                               |       3|
|5888  |                        \gbi.bi                                                                                                              |fifo_generator_v13_2_3_builtin_175                                          |       3|
|5889  |                          \v8_fifo.fblk                                                                                                      |fifo_generator_v13_2_3_builtin_top_176                                      |       3|
|5890  |                            \rst_val_sym.gextw_sym[1].inst_extd                                                                              |fifo_generator_v13_2_3_builtin_extdepth_177                                 |       3|
|5891  |                              \gonep.inst_prim                                                                                               |fifo_generator_v13_2_3_builtin_prim_178                                     |       1|
|5892  |                \slave.slave                                                                                                                 |design_1_aurora_64b66b_1_0_CH_BOND_SLAVE_168                                |      32|
|5893  |                u_cdc_overflow_flag_c                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized3_169                     |     205|
|5894  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_170                     |     206|
|5895  |                u_cdc_wr_err_rd_clk                                                                                                          |design_1_aurora_64b66b_1_0_cdc_sync__parameterized3_171                     |     205|
|5896  |                u_rst_sync_btf_sync                                                                                                          |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_172                     |       5|
|5897  |              cbcc_gtx0_lane1_i                                                                                                              |design_1_aurora_64b66b_1_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__2      |    1052|
|5898  |                \slave_fifo.data_fifo                                                                                                        |design_1_aurora_64b66b_1_0_fifo_gen_slave__xdcDup__2                        |       3|
|5899  |                  U0                                                                                                                         |fifo_generator_v13_2_3__25                                                  |       3|
|5900  |                    inst_fifo_gen                                                                                                            |fifo_generator_v13_2_3_synth_162                                            |       3|
|5901  |                      \gconvfifo.rf                                                                                                          |fifo_generator_v13_2_3_fifo_generator_top_163                               |       3|
|5902  |                        \gbi.bi                                                                                                              |fifo_generator_v13_2_3_builtin_164                                          |       3|
|5903  |                          \v8_fifo.fblk                                                                                                      |fifo_generator_v13_2_3_builtin_top_165                                      |       3|
|5904  |                            \rst_val_sym.gextw_sym[1].inst_extd                                                                              |fifo_generator_v13_2_3_builtin_extdepth_166                                 |       3|
|5905  |                              \gonep.inst_prim                                                                                               |fifo_generator_v13_2_3_builtin_prim_167                                     |       1|
|5906  |                \slave.slave                                                                                                                 |design_1_aurora_64b66b_1_0_CH_BOND_SLAVE_157                                |      32|
|5907  |                u_cdc_overflow_flag_c                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized3_158                     |     205|
|5908  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_159                     |     206|
|5909  |                u_cdc_wr_err_rd_clk                                                                                                          |design_1_aurora_64b66b_1_0_cdc_sync__parameterized3_160                     |     205|
|5910  |                u_rst_sync_btf_sync                                                                                                          |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_161                     |       5|
|5911  |              cbcc_gtx0_lane2_i                                                                                                              |design_1_aurora_64b66b_1_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__3      |    1051|
|5912  |                \slave_fifo.data_fifo                                                                                                        |design_1_aurora_64b66b_1_0_fifo_gen_slave__xdcDup__3                        |       3|
|5913  |                  U0                                                                                                                         |fifo_generator_v13_2_3__24                                                  |       3|
|5914  |                    inst_fifo_gen                                                                                                            |fifo_generator_v13_2_3_synth_151                                            |       3|
|5915  |                      \gconvfifo.rf                                                                                                          |fifo_generator_v13_2_3_fifo_generator_top_152                               |       3|
|5916  |                        \gbi.bi                                                                                                              |fifo_generator_v13_2_3_builtin_153                                          |       3|
|5917  |                          \v8_fifo.fblk                                                                                                      |fifo_generator_v13_2_3_builtin_top_154                                      |       3|
|5918  |                            \rst_val_sym.gextw_sym[1].inst_extd                                                                              |fifo_generator_v13_2_3_builtin_extdepth_155                                 |       3|
|5919  |                              \gonep.inst_prim                                                                                               |fifo_generator_v13_2_3_builtin_prim_156                                     |       1|
|5920  |                \slave.slave                                                                                                                 |design_1_aurora_64b66b_1_0_CH_BOND_SLAVE_146                                |      32|
|5921  |                u_cdc_overflow_flag_c                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized3_147                     |     205|
|5922  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_148                     |     206|
|5923  |                u_cdc_wr_err_rd_clk                                                                                                          |design_1_aurora_64b66b_1_0_cdc_sync__parameterized3_149                     |     205|
|5924  |                u_rst_sync_btf_sync                                                                                                          |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_150                     |       5|
|5925  |              cbcc_gtx0_lane3_i                                                                                                              |design_1_aurora_64b66b_1_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__4      |    1052|
|5926  |                \slave_fifo.data_fifo                                                                                                        |design_1_aurora_64b66b_1_0_fifo_gen_slave__xdcDup__4                        |       3|
|5927  |                  U0                                                                                                                         |fifo_generator_v13_2_3__23                                                  |       3|
|5928  |                    inst_fifo_gen                                                                                                            |fifo_generator_v13_2_3_synth_140                                            |       3|
|5929  |                      \gconvfifo.rf                                                                                                          |fifo_generator_v13_2_3_fifo_generator_top_141                               |       3|
|5930  |                        \gbi.bi                                                                                                              |fifo_generator_v13_2_3_builtin_142                                          |       3|
|5931  |                          \v8_fifo.fblk                                                                                                      |fifo_generator_v13_2_3_builtin_top_143                                      |       3|
|5932  |                            \rst_val_sym.gextw_sym[1].inst_extd                                                                              |fifo_generator_v13_2_3_builtin_extdepth_144                                 |       3|
|5933  |                              \gonep.inst_prim                                                                                               |fifo_generator_v13_2_3_builtin_prim_145                                     |       1|
|5934  |                \slave.slave                                                                                                                 |design_1_aurora_64b66b_1_0_CH_BOND_SLAVE_135                                |      32|
|5935  |                u_cdc_overflow_flag_c                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized3_136                     |     205|
|5936  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_137                     |     206|
|5937  |                u_cdc_wr_err_rd_clk                                                                                                          |design_1_aurora_64b66b_1_0_cdc_sync__parameterized3_138                     |     205|
|5938  |                u_rst_sync_btf_sync                                                                                                          |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_139                     |       5|
|5939  |              cbcc_gtx0_lane4_i                                                                                                              |design_1_aurora_64b66b_1_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0 |    1065|
|5940  |                \master_fifo.data_fifo                                                                                                       |design_1_aurora_64b66b_1_0_fifo_gen_master                                  |       3|
|5941  |                  U0                                                                                                                         |fifo_generator_v13_2_3__parameterized1                                      |       3|
|5942  |                    inst_fifo_gen                                                                                                            |fifo_generator_v13_2_3_synth__parameterized0                                |       3|
|5943  |                      \gconvfifo.rf                                                                                                          |fifo_generator_v13_2_3_fifo_generator_top__parameterized0                   |       3|
|5944  |                        \gbi.bi                                                                                                              |fifo_generator_v13_2_3_builtin__parameterized0                              |       3|
|5945  |                          \v8_fifo.fblk                                                                                                      |fifo_generator_v13_2_3_builtin_top__parameterized0                          |       3|
|5946  |                            \rst_val_sym.gextw_sym[1].inst_extd                                                                              |fifo_generator_v13_2_3_builtin_extdepth__parameterized0                     |       3|
|5947  |                              \gonep.inst_prim                                                                                               |fifo_generator_v13_2_3_builtin_prim__parameterized0                         |       1|
|5948  |                \master.master                                                                                                               |design_1_aurora_64b66b_1_0_CH_BOND_MASTER                                   |      26|
|5949  |                u_cdc_overflow_flag_c                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized3_131                     |     206|
|5950  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_132                     |     206|
|5951  |                u_cdc_wr_err_rd_clk                                                                                                          |design_1_aurora_64b66b_1_0_cdc_sync__parameterized3_133                     |     205|
|5952  |                u_rst_sync_btf_sync                                                                                                          |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_134                     |       5|
|5953  |              cbcc_gtx0_lane5_i                                                                                                              |design_1_aurora_64b66b_1_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__5      |    1052|
|5954  |                \slave_fifo.data_fifo                                                                                                        |design_1_aurora_64b66b_1_0_fifo_gen_slave__xdcDup__5                        |       3|
|5955  |                  U0                                                                                                                         |fifo_generator_v13_2_3__22                                                  |       3|
|5956  |                    inst_fifo_gen                                                                                                            |fifo_generator_v13_2_3_synth_125                                            |       3|
|5957  |                      \gconvfifo.rf                                                                                                          |fifo_generator_v13_2_3_fifo_generator_top_126                               |       3|
|5958  |                        \gbi.bi                                                                                                              |fifo_generator_v13_2_3_builtin_127                                          |       3|
|5959  |                          \v8_fifo.fblk                                                                                                      |fifo_generator_v13_2_3_builtin_top_128                                      |       3|
|5960  |                            \rst_val_sym.gextw_sym[1].inst_extd                                                                              |fifo_generator_v13_2_3_builtin_extdepth_129                                 |       3|
|5961  |                              \gonep.inst_prim                                                                                               |fifo_generator_v13_2_3_builtin_prim_130                                     |       1|
|5962  |                \slave.slave                                                                                                                 |design_1_aurora_64b66b_1_0_CH_BOND_SLAVE_120                                |      32|
|5963  |                u_cdc_overflow_flag_c                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized3_121                     |     205|
|5964  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_122                     |     206|
|5965  |                u_cdc_wr_err_rd_clk                                                                                                          |design_1_aurora_64b66b_1_0_cdc_sync__parameterized3_123                     |     205|
|5966  |                u_rst_sync_btf_sync                                                                                                          |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_124                     |       5|
|5967  |              cbcc_gtx0_lane6_i                                                                                                              |design_1_aurora_64b66b_1_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__6      |    1053|
|5968  |                \slave_fifo.data_fifo                                                                                                        |design_1_aurora_64b66b_1_0_fifo_gen_slave__xdcDup__6                        |       3|
|5969  |                  U0                                                                                                                         |fifo_generator_v13_2_3__21                                                  |       3|
|5970  |                    inst_fifo_gen                                                                                                            |fifo_generator_v13_2_3_synth_114                                            |       3|
|5971  |                      \gconvfifo.rf                                                                                                          |fifo_generator_v13_2_3_fifo_generator_top_115                               |       3|
|5972  |                        \gbi.bi                                                                                                              |fifo_generator_v13_2_3_builtin_116                                          |       3|
|5973  |                          \v8_fifo.fblk                                                                                                      |fifo_generator_v13_2_3_builtin_top_117                                      |       3|
|5974  |                            \rst_val_sym.gextw_sym[1].inst_extd                                                                              |fifo_generator_v13_2_3_builtin_extdepth_118                                 |       3|
|5975  |                              \gonep.inst_prim                                                                                               |fifo_generator_v13_2_3_builtin_prim_119                                     |       1|
|5976  |                \slave.slave                                                                                                                 |design_1_aurora_64b66b_1_0_CH_BOND_SLAVE_109                                |      32|
|5977  |                u_cdc_overflow_flag_c                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized3_110                     |     205|
|5978  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_111                     |     206|
|5979  |                u_cdc_wr_err_rd_clk                                                                                                          |design_1_aurora_64b66b_1_0_cdc_sync__parameterized3_112                     |     205|
|5980  |                u_rst_sync_btf_sync                                                                                                          |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_113                     |       5|
|5981  |              cbcc_gtx0_lane7_i                                                                                                              |design_1_aurora_64b66b_1_0_CLOCK_CORRECTION_CHANNEL_BONDING                 |    1053|
|5982  |                \slave_fifo.data_fifo                                                                                                        |design_1_aurora_64b66b_1_0_fifo_gen_slave                                   |       3|
|5983  |                  U0                                                                                                                         |fifo_generator_v13_2_3__20                                                  |       3|
|5984  |                    inst_fifo_gen                                                                                                            |fifo_generator_v13_2_3_synth                                                |       3|
|5985  |                      \gconvfifo.rf                                                                                                          |fifo_generator_v13_2_3_fifo_generator_top                                   |       3|
|5986  |                        \gbi.bi                                                                                                              |fifo_generator_v13_2_3_builtin                                              |       3|
|5987  |                          \v8_fifo.fblk                                                                                                      |fifo_generator_v13_2_3_builtin_top                                          |       3|
|5988  |                            \rst_val_sym.gextw_sym[1].inst_extd                                                                              |fifo_generator_v13_2_3_builtin_extdepth                                     |       3|
|5989  |                              \gonep.inst_prim                                                                                               |fifo_generator_v13_2_3_builtin_prim                                         |       1|
|5990  |                \slave.slave                                                                                                                 |design_1_aurora_64b66b_1_0_CH_BOND_SLAVE                                    |      32|
|5991  |                u_cdc_overflow_flag_c                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized3                         |     205|
|5992  |                u_cdc_rxlossofsync_in                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_106                     |     206|
|5993  |                u_cdc_wr_err_rd_clk                                                                                                          |design_1_aurora_64b66b_1_0_cdc_sync__parameterized3_107                     |     205|
|5994  |                u_rst_sync_btf_sync                                                                                                          |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_108                     |       5|
|5995  |              common_reset_cbcc_i                                                                                                            |design_1_aurora_64b66b_1_0_common_reset_cbcc                                |     294|
|5996  |                u_cdc_chan_bond_reset                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_99                      |     206|
|5997  |                u_rst_sync_cbcc_fifo_reset_rd_clk                                                                                            |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_100                     |       5|
|5998  |                u_rst_sync_cbcc_only_reset_rd_clk                                                                                            |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_101                     |       5|
|5999  |                u_rst_sync_fifo_reset_comb_user_clk_in                                                                                       |design_1_aurora_64b66b_1_0_rst_sync__parameterized3                         |       6|
|6000  |                u_rst_sync_fifo_reset_user_clk                                                                                               |design_1_aurora_64b66b_1_0_rst_sync__parameterized2                         |       5|
|6001  |                u_rst_sync_r_sync3                                                                                                           |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_102                     |       6|
|6002  |                u_rst_sync_reset_rd_clk                                                                                                      |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_103                     |       5|
|6003  |                u_rst_sync_reset_to_fifo_rd_clk                                                                                              |design_1_aurora_64b66b_1_0_rst_sync__parameterized5                         |       6|
|6004  |                u_rst_sync_reset_to_fifo_wr_clk                                                                                              |design_1_aurora_64b66b_1_0_rst_sync__parameterized4                         |       6|
|6005  |                u_rst_sync_reset_wr_clk                                                                                                      |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_104                     |       5|
|6006  |                u_rst_sync_rst_cbcc_rd_clk                                                                                                   |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_105                     |       6|
|6007  |              descrambler_64b66b_gtx0_i                                                                                                      |design_1_aurora_64b66b_1_0_DESCRAMBLER_64B66B                               |     131|
|6008  |              descrambler_64b66b_gtx0_lane1_i                                                                                                |design_1_aurora_64b66b_1_0_DESCRAMBLER_64B66B_16                            |     131|
|6009  |              descrambler_64b66b_gtx0_lane2_i                                                                                                |design_1_aurora_64b66b_1_0_DESCRAMBLER_64B66B_17                            |     131|
|6010  |              descrambler_64b66b_gtx0_lane3_i                                                                                                |design_1_aurora_64b66b_1_0_DESCRAMBLER_64B66B_18                            |     131|
|6011  |              descrambler_64b66b_gtx0_lane4_i                                                                                                |design_1_aurora_64b66b_1_0_DESCRAMBLER_64B66B_19                            |     131|
|6012  |              descrambler_64b66b_gtx0_lane5_i                                                                                                |design_1_aurora_64b66b_1_0_DESCRAMBLER_64B66B_20                            |     131|
|6013  |              descrambler_64b66b_gtx0_lane6_i                                                                                                |design_1_aurora_64b66b_1_0_DESCRAMBLER_64B66B_21                            |     131|
|6014  |              descrambler_64b66b_gtx0_lane7_i                                                                                                |design_1_aurora_64b66b_1_0_DESCRAMBLER_64B66B_22                            |     131|
|6015  |              design_1_aurora_64b66b_1_0_multi_gt_i                                                                                          |design_1_aurora_64b66b_1_0_MULTI_GT                                         |     488|
|6016  |                design_1_aurora_64b66b_1_0_gt_i                                                                                              |design_1_aurora_64b66b_1_0_gt                                               |     409|
|6017  |                  inst                                                                                                                       |design_1_aurora_64b66b_1_0_gt_gtwizard_top                                  |     409|
|6018  |                    \gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst                                                |design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3                                |     409|
|6019  |                      \gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst                            |design_1_aurora_64b66b_1_0_gt_gthe3_channel_wrapper                         |       6|
|6020  |                        channel_inst                                                                                                         |gtwizard_ultrascale_v1_7_5_gthe3_channel_98                                 |       6|
|6021  |                      \gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst                            |design_1_aurora_64b66b_1_0_gt_gthe3_channel_wrapper_64                      |       5|
|6022  |                        channel_inst                                                                                                         |gtwizard_ultrascale_v1_7_5_gthe3_channel                                    |       5|
|6023  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer                                 |       5|
|6024  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_65                              |       5|
|6025  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_66                              |       6|
|6026  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_67                              |       6|
|6027  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_68                              |       5|
|6028  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_69                              |       5|
|6029  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_70                              |       5|
|6030  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_71                              |       5|
|6031  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_72                              |       5|
|6032  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_73                              |       5|
|6033  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[5].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_74                              |       6|
|6034  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[5].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_75                              |       6|
|6035  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[6].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_76                              |       5|
|6036  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[6].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_77                              |       5|
|6037  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_78                              |       5|
|6038  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_79                              |       5|
|6039  |                      \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                 |gtwizard_ultrascale_v1_7_5_gtwiz_reset                                      |     310|
|6040  |                        bit_synchronizer_gtpowergood_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_80                              |       6|
|6041  |                        bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_81                              |       5|
|6042  |                        bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                            |gtwizard_ultrascale_v1_7_5_bit_synchronizer_82                              |       8|
|6043  |                        bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_83                              |       5|
|6044  |                        bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                            |gtwizard_ultrascale_v1_7_5_bit_synchronizer_84                              |       8|
|6045  |                        bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_85                              |       9|
|6046  |                        bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_86                              |      10|
|6047  |                        bit_synchronizer_plllock_rx_inst                                                                                     |gtwizard_ultrascale_v1_7_5_bit_synchronizer_87                              |       9|
|6048  |                        bit_synchronizer_plllock_tx_inst                                                                                     |gtwizard_ultrascale_v1_7_5_bit_synchronizer_88                              |       8|
|6049  |                        bit_synchronizer_rxcdrlock_inst                                                                                      |gtwizard_ultrascale_v1_7_5_bit_synchronizer_89                              |       9|
|6050  |                        reset_synchronizer_gtwiz_reset_all_inst                                                                              |gtwizard_ultrascale_v1_7_5_reset_synchronizer                               |       5|
|6051  |                        reset_synchronizer_gtwiz_reset_rx_any_inst                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_90                            |       7|
|6052  |                        reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_91                            |       6|
|6053  |                        reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                              |gtwizard_ultrascale_v1_7_5_reset_synchronizer_92                            |       5|
|6054  |                        reset_synchronizer_gtwiz_reset_tx_any_inst                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_93                            |       7|
|6055  |                        reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_94                            |       5|
|6056  |                        reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                              |gtwizard_ultrascale_v1_7_5_reset_synchronizer_95                            |       6|
|6057  |                        reset_synchronizer_rx_done_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer                           |       6|
|6058  |                        reset_synchronizer_tx_done_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer_96                        |       6|
|6059  |                        reset_synchronizer_txprogdivreset_inst                                                                               |gtwizard_ultrascale_v1_7_5_reset_synchronizer_97                            |       5|
|6060  |                ultrascale_rx_userclk                                                                                                        |design_1_aurora_64b66b_1_0_ultrascale_rx_userclk                            |       5|
|6061  |              scrambler_64b66b_gtx0_i                                                                                                        |design_1_aurora_64b66b_1_0_SCRAMBLER_64B66B                                 |     180|
|6062  |              scrambler_64b66b_gtx0_lane1_i                                                                                                  |design_1_aurora_64b66b_1_0_SCRAMBLER_64B66B_23                              |     180|
|6063  |              scrambler_64b66b_gtx0_lane2_i                                                                                                  |design_1_aurora_64b66b_1_0_SCRAMBLER_64B66B_24                              |     180|
|6064  |              scrambler_64b66b_gtx0_lane3_i                                                                                                  |design_1_aurora_64b66b_1_0_SCRAMBLER_64B66B_25                              |     180|
|6065  |              scrambler_64b66b_gtx0_lane4_i                                                                                                  |design_1_aurora_64b66b_1_0_SCRAMBLER_64B66B_26                              |     180|
|6066  |              scrambler_64b66b_gtx0_lane5_i                                                                                                  |design_1_aurora_64b66b_1_0_SCRAMBLER_64B66B_27                              |     180|
|6067  |              scrambler_64b66b_gtx0_lane6_i                                                                                                  |design_1_aurora_64b66b_1_0_SCRAMBLER_64B66B_28                              |     180|
|6068  |              scrambler_64b66b_gtx0_lane7_i                                                                                                  |design_1_aurora_64b66b_1_0_SCRAMBLER_64B66B_29                              |     182|
|6069  |              u_cdc__check_polarity                                                                                                          |design_1_aurora_64b66b_1_0_cdc_sync                                         |     206|
|6070  |              u_cdc__lane1_check_polarity                                                                                                    |design_1_aurora_64b66b_1_0_cdc_sync_30                                      |     206|
|6071  |              u_cdc__lane2_check_polarity                                                                                                    |design_1_aurora_64b66b_1_0_cdc_sync_31                                      |     206|
|6072  |              u_cdc__lane3_check_polarity                                                                                                    |design_1_aurora_64b66b_1_0_cdc_sync_32                                      |     206|
|6073  |              u_cdc__lane4_check_polarity                                                                                                    |design_1_aurora_64b66b_1_0_cdc_sync_33                                      |     206|
|6074  |              u_cdc__lane5_check_polarity                                                                                                    |design_1_aurora_64b66b_1_0_cdc_sync_34                                      |     206|
|6075  |              u_cdc__lane6_check_polarity                                                                                                    |design_1_aurora_64b66b_1_0_cdc_sync_35                                      |     206|
|6076  |              u_cdc__lane7_check_polarity                                                                                                    |design_1_aurora_64b66b_1_0_cdc_sync_36                                      |     206|
|6077  |              u_cdc_gt_cplllock_i                                                                                                            |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0                         |     206|
|6078  |              u_cdc_gt_cplllock_lane1_i                                                                                                      |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_37                      |     205|
|6079  |              u_cdc_gt_cplllock_lane2_i                                                                                                      |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_38                      |     205|
|6080  |              u_cdc_gt_cplllock_lane3_i                                                                                                      |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_39                      |     205|
|6081  |              u_cdc_gt_cplllock_lane4_i                                                                                                      |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_40                      |     205|
|6082  |              u_cdc_gt_cplllock_lane5_i                                                                                                      |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_41                      |     205|
|6083  |              u_cdc_gt_cplllock_lane6_i                                                                                                      |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_42                      |     205|
|6084  |              u_cdc_gt_cplllock_lane7_i                                                                                                      |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_43                      |     205|
|6085  |              u_cdc_hard_err_init                                                                                                            |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_44                      |     207|
|6086  |              u_cdc_rx_elastic_buferr                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized1                         |     206|
|6087  |              u_cdc_rx_fsm_resetdone_i                                                                                                       |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_45                      |     205|
|6088  |              u_cdc_rxpolarity_                                                                                                              |design_1_aurora_64b66b_1_0_cdc_sync__parameterized2                         |     205|
|6089  |              u_cdc_rxpolarity__LANE1                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized2_46                      |     205|
|6090  |              u_cdc_rxpolarity__LANE2                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized2_47                      |     205|
|6091  |              u_cdc_rxpolarity__LANE3                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized2_48                      |     205|
|6092  |              u_cdc_rxpolarity__LANE4                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized2_49                      |     205|
|6093  |              u_cdc_rxpolarity__LANE5                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized2_50                      |     205|
|6094  |              u_cdc_rxpolarity__LANE6                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized2_51                      |     205|
|6095  |              u_cdc_rxpolarity__LANE7                                                                                                        |design_1_aurora_64b66b_1_0_cdc_sync__parameterized2_52                      |     205|
|6096  |              u_cdc_tx_fsm_resetdone_i                                                                                                       |design_1_aurora_64b66b_1_0_cdc_sync__parameterized0_53                      |     205|
|6097  |              u_rst_done_sync_rx                                                                                                             |design_1_aurora_64b66b_1_0_rst_sync__parameterized0                         |       3|
|6098  |              u_rst_done_sync_rx1                                                                                                            |design_1_aurora_64b66b_1_0_rst_sync__parameterized0_54                      |       3|
|6099  |              u_rst_done_sync_tx                                                                                                             |design_1_aurora_64b66b_1_0_rst_sync__parameterized0_55                      |       4|
|6100  |              u_rst_done_sync_tx1                                                                                                            |design_1_aurora_64b66b_1_0_rst_sync__parameterized0_56                      |       3|
|6101  |              u_rst_sync_blocksyncall_initclk_sync                                                                                           |design_1_aurora_64b66b_1_0_rst_sync__parameterized1                         |       6|
|6102  |              u_rst_sync_blocksyncprop_inrxclk_sync                                                                                          |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_57                      |       6|
|6103  |              u_rst_sync_fsm_resetdone                                                                                                       |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_58                      |       5|
|6104  |              u_rst_sync_fsm_resetdone_initclk                                                                                               |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_59                      |      13|
|6105  |              u_rst_sync_gtx_reset_comb                                                                                                      |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_60                      |       5|
|6106  |              u_rst_sync_reset_initclk                                                                                                       |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_61                      |       6|
|6107  |              u_rst_sync_rxreset_in                                                                                                          |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_62                      |       5|
|6108  |              u_rst_sync_txusrclk_gtx_reset_comb                                                                                             |design_1_aurora_64b66b_1_0_rst_sync__parameterized1_63                      |       5|
|6109  |            global_logic_i                                                                                                                   |design_1_aurora_64b66b_1_0_GLOBAL_LOGIC                                     |     139|
|6110  |              channel_bond_gen_i                                                                                                             |design_1_aurora_64b66b_1_0_CHANNEL_BOND_GEN                                 |      23|
|6111  |              channel_err_detect_i                                                                                                           |design_1_aurora_64b66b_1_0_CHANNEL_ERR_DETECT                               |       3|
|6112  |              channel_init_sm_i                                                                                                              |design_1_aurora_64b66b_1_0_CHANNEL_INIT_SM                                  |     113|
|6113  |            rx_ll_i                                                                                                                          |design_1_aurora_64b66b_1_0_RX_LL                                            |    2163|
|6114  |              rx_ll_datapath_i                                                                                                               |design_1_aurora_64b66b_1_0_RX_LL_DATAPATH                                   |    2163|
|6115  |            standard_cc_module_i                                                                                                             |design_1_aurora_64b66b_1_0_STANDARD_CC_MODULE                               |      80|
|6116  |            tx_ll_i                                                                                                                          |design_1_aurora_64b66b_1_0_TX_LL                                            |    1076|
|6117  |              tx_ll_control_sm_i                                                                                                             |design_1_aurora_64b66b_1_0_TX_LL_CONTROL_SM                                 |     533|
|6118  |              tx_ll_datapath_i                                                                                                               |design_1_aurora_64b66b_1_0_TX_LL_DATAPATH                                   |     543|
|6119  |          gt_reset_sync                                                                                                                      |design_1_aurora_64b66b_1_0_rst_sync                                         |       5|
|6120  |          reset_pb_sync                                                                                                                      |design_1_aurora_64b66b_1_0_rst_sync_0                                       |       5|
|6121  |          support_reset_logic_i                                                                                                              |design_1_aurora_64b66b_1_0_SUPPORT_RESET_LOGIC                              |      19|
|6122  |            u_rst_sync_gt                                                                                                                    |design_1_aurora_64b66b_1_0_rst_sync_1                                       |       5|
+------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:03 ; elapsed = 00:12:28 . Memory (MB): peak = 9594.594 ; gain = 3820.059 ; free physical = 77441 ; free virtual = 115531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25667 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:31 ; elapsed = 00:11:28 . Memory (MB): peak = 9594.594 ; gain = 0.000 ; free physical = 82048 ; free virtual = 120142
Synthesis Optimization Complete : Time (s): cpu = 00:12:03 ; elapsed = 00:12:32 . Memory (MB): peak = 9594.594 ; gain = 3820.059 ; free physical = 82064 ; free virtual = 120142
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5929 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib UUID: f7c9974f-047c-50fe-8fc0-bc517b1b9e1a 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9594.594 ; gain = 0.000 ; free physical = 80725 ; free virtual = 118804
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2825 instances were transformed.
  (CARRY4) => CARRY8: 367 instances
  BUFG => BUFGCE: 4 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 2224 instances
  CFGLUT5 => SRLC32E: 127 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 64 instances
  FD => FDRE: 4 instances
  FDR => FDRE: 32 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1194 Infos, 486 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:18 ; elapsed = 00:13:48 . Memory (MB): peak = 9594.594 ; gain = 3820.059 ; free physical = 82452 ; free virtual = 120531
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9594.594 ; gain = 0.000 ; free physical = 82452 ; free virtual = 120531
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.runs/synth_1/VU440_TOP.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 9713.996 ; gain = 119.402 ; free physical = 82337 ; free virtual = 120528
INFO: [runtcl-4] Executing : report_utilization -file VU440_TOP_utilization_synth.rpt -pb VU440_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 09:59:54 2023...
