/** ==================================================================
 *  @file   unicache_mmu_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   UNICACHE_MMU
 *
 *  @Filename:    unicache_mmu_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __UNICACHE_MMU_CRED_H
#define __UNICACHE_MMU_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance UNICACHE_MMU of component UNICACHE_MMU mapped in MONICA at address 0x40000800
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component UNICACHE_MMU
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_ADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_ADDR                           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_ADDR__ELSIZE
 *
 * @BRIEF        LARGE_ADDR register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_ADDR__ELSIZE                   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_ADDR__NELEMS
 *
 * @BRIEF        LARGE_ADDR register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_ADDR__NELEMS                   4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_XLTE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_XLTE                           0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_XLTE__ELSIZE
 *
 * @BRIEF        LARGE_XLTE register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_XLTE__ELSIZE                   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_XLTE__NELEMS
 *
 * @BRIEF        LARGE_XLTE register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_XLTE__NELEMS                   4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY                         0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__ELSIZE
 *
 * @BRIEF        LARGE_POLICY register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__ELSIZE                 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__NELEMS
 *
 * @BRIEF        LARGE_POLICY register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__NELEMS                 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_ADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_ADDR                             0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_ADDR__ELSIZE
 *
 * @BRIEF        MED_ADDR register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_ADDR__ELSIZE                     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_ADDR__NELEMS
 *
 * @BRIEF        MED_ADDR register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_ADDR__NELEMS                     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_XLTE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_XLTE                             0xA0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_XLTE__ELSIZE
 *
 * @BRIEF        MED_XLTE register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_XLTE__ELSIZE                     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_XLTE__NELEMS
 *
 * @BRIEF        MED_XLTE register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_XLTE__NELEMS                     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY                           0xE0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__ELSIZE
 *
 * @BRIEF        MED_POLICY register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__ELSIZE                   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__NELEMS
 *
 * @BRIEF        MED_POLICY register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__NELEMS                   2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_ADDR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_ADDR                           0x128ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_ADDR__ELSIZE
 *
 * @BRIEF        SMALL_ADDR register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_ADDR__ELSIZE                   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_ADDR__NELEMS
 *
 * @BRIEF        SMALL_ADDR register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_ADDR__NELEMS                   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_XLTE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_XLTE                           0x1A8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_XLTE__ELSIZE
 *
 * @BRIEF        SMALL_XLTE register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_XLTE__ELSIZE                   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_XLTE__NELEMS
 *
 * @BRIEF        SMALL_XLTE register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_XLTE__NELEMS                   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY                         0x228ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__ELSIZE
 *
 * @BRIEF        SMALL_POLICY register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__ELSIZE                 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__NELEMS
 *
 * @BRIEF        SMALL_POLICY register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__NELEMS                 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_MAINT
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_MAINT                          0x2A0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_MAINT__ELSIZE
 *
 * @BRIEF        SMALL_MAINT register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_MAINT__ELSIZE                  0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_MAINT__NELEMS
 *
 * @BRIEF        SMALL_MAINT register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_MAINT__NELEMS                  10

    /* 
     *  List of bundle arrays for component UNICACHE_MMU
     *
     */

    /* 
     *  List of bundles for component UNICACHE_MMU
     *
     */

    /* 
     * List of registers for component UNICACHE_MMU
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_ADDR0
 *
 * @BRIEF        Small Page0 Address 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_ADDR0                          0x120ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_ADDR1
 *
 * @BRIEF        Small Page0 Address 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_ADDR1                          0x124ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_XLTE0
 *
 * @BRIEF        Small Page0 translation 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_XLTE0                          0x1A0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_XLTE1
 *
 * @BRIEF        Small Page1 translation 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_XLTE1                          0x1A4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0
 *
 * @BRIEF        Small page0 policy 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0                        0x220ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1
 *
 * @BRIEF        Small page1 policy 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1                        0x224ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__DEBUG_XLTE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__DEBUG_XLTE                           0x4A0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__DEBUG_POLICY
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__DEBUG_POLICY                         0x4A4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT
 *
 * @BRIEF        Maintenance Configuration Register 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT                                0x4A8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MTSTART
 *
 * @BRIEF        Maintenance Start Configuratoin Register 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MTSTART                              0x4ACul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MTEND
 *
 * @BRIEF        Maintenance End Configuration Register 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MTEND                                0x4B0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINTST
 *
 * @BRIEF        Maintenance Status Register 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINTST                              0x4B4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MMUCONFIG
 *
 * @BRIEF        MMU Configuration Register 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MMUCONFIG                            0x4B8ul

    /* 
     * List of register bitfields for component UNICACHE_MMU
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_ADDR__ADDRESS   
 *
 * @BRIEF        logical source address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_ADDR__ADDRESS             BITFIELD(31, 25)
#define UNICACHE_MMU__LARGE_ADDR__ADDRESS__POS        25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_XLTE__TRANSLATE   
 *
 * @BRIEF        translated address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_XLTE__TRANSLATE           BITFIELD(31, 21)
#define UNICACHE_MMU__LARGE_XLTE__TRANSLATE__POS      21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_XLTE__IGNORE   
 *
 * @BRIEF        do not use translated address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_XLTE__IGNORE              BITFIELD(0, 0)
#define UNICACHE_MMU__LARGE_XLTE__IGNORE__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L2_WR_POLICY   
 *
 * @BRIEF        L2 write policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L2_WR_POLICY      BITFIELD(23, 23)
#define UNICACHE_MMU__LARGE_POLICY__L2_WR_POLICY__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L2_ALLOCATE   
 *
 * @BRIEF        L2 allocate policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L2_ALLOCATE       BITFIELD(22, 22)
#define UNICACHE_MMU__LARGE_POLICY__L2_ALLOCATE__POS  22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L2_POSTED   
 *
 * @BRIEF        L2 posted policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L2_POSTED         BITFIELD(21, 21)
#define UNICACHE_MMU__LARGE_POLICY__L2_POSTED__POS    21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L2_CACHEABLE   
 *
 * @BRIEF        L2 cache policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L2_CACHEABLE      BITFIELD(20, 20)
#define UNICACHE_MMU__LARGE_POLICY__L2_CACHEABLE__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L1_WR_POLICY   
 *
 * @BRIEF        L1 write policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L1_WR_POLICY      BITFIELD(19, 19)
#define UNICACHE_MMU__LARGE_POLICY__L1_WR_POLICY__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L1_ALLOCATE   
 *
 * @BRIEF        L1 allocate policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L1_ALLOCATE       BITFIELD(18, 18)
#define UNICACHE_MMU__LARGE_POLICY__L1_ALLOCATE__POS  18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L1_POSTED   
 *
 * @BRIEF        L1 posted policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L1_POSTED         BITFIELD(17, 17)
#define UNICACHE_MMU__LARGE_POLICY__L1_POSTED__POS    17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L1_CACHEABLE   
 *
 * @BRIEF        L1 cache policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L1_CACHEABLE      BITFIELD(16, 16)
#define UNICACHE_MMU__LARGE_POLICY__L1_CACHEABLE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__EXCLUSION   
 *
 * @BRIEF        cache exclusion - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__EXCLUSION         BITFIELD(7, 7)
#define UNICACHE_MMU__LARGE_POLICY__EXCLUSION__POS    7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__PRELOAD   
 *
 * @BRIEF        preload region - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__PRELOAD           BITFIELD(6, 6)
#define UNICACHE_MMU__LARGE_POLICY__PRELOAD__POS      6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__READ   
 *
 * @BRIEF        read only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__READ              BITFIELD(5, 5)
#define UNICACHE_MMU__LARGE_POLICY__READ__POS         5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__EXECUTE   
 *
 * @BRIEF        execute only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__EXECUTE           BITFIELD(4, 4)
#define UNICACHE_MMU__LARGE_POLICY__EXECUTE__POS      4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__VOLATILE   
 *
 * @BRIEF        volatile qualifier, see policy matrix - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__VOLATILE          BITFIELD(3, 3)
#define UNICACHE_MMU__LARGE_POLICY__VOLATILE__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__ENDIANISM   
 *
 * @BRIEF        set endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__ENDIANISM         BITFIELD(2, 2)
#define UNICACHE_MMU__LARGE_POLICY__ENDIANISM__POS    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__SIZE   
 *
 * @BRIEF        size of page(RTL configurable) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__SIZE              BITFIELD(1, 1)
#define UNICACHE_MMU__LARGE_POLICY__SIZE__POS         1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__ENABLE   
 *
 * @BRIEF        enable page - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__ENABLE            BITFIELD(0, 0)
#define UNICACHE_MMU__LARGE_POLICY__ENABLE__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_ADDR__ADDRESS   
 *
 * @BRIEF        logical source address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_ADDR__ADDRESS               BITFIELD(31, 17)
#define UNICACHE_MMU__MED_ADDR__ADDRESS__POS          17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_XLTE__TRANSLATE   
 *
 * @BRIEF        translated address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_XLTE__TRANSLATE             BITFIELD(31, 1)
#define UNICACHE_MMU__MED_XLTE__TRANSLATE__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_XLTE__IGNORE   
 *
 * @BRIEF        do not use translated address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_XLTE__IGNORE                BITFIELD(0, 0)
#define UNICACHE_MMU__MED_XLTE__IGNORE__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L2_WR_POLICY   
 *
 * @BRIEF        L2 write policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L2_WR_POLICY        BITFIELD(23, 23)
#define UNICACHE_MMU__MED_POLICY__L2_WR_POLICY__POS   23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L2_ALLOCATE   
 *
 * @BRIEF        L2 allocate policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L2_ALLOCATE         BITFIELD(22, 22)
#define UNICACHE_MMU__MED_POLICY__L2_ALLOCATE__POS    22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L2_POSTED   
 *
 * @BRIEF        L2 posted policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L2_POSTED           BITFIELD(21, 21)
#define UNICACHE_MMU__MED_POLICY__L2_POSTED__POS      21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L2_CACHEABLE   
 *
 * @BRIEF        L2 cache policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L2_CACHEABLE        BITFIELD(20, 20)
#define UNICACHE_MMU__MED_POLICY__L2_CACHEABLE__POS   20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L1_WR_POLICY   
 *
 * @BRIEF        L1 write policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L1_WR_POLICY        BITFIELD(19, 19)
#define UNICACHE_MMU__MED_POLICY__L1_WR_POLICY__POS   19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L1_ALLOCATE   
 *
 * @BRIEF        L1 allocate policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L1_ALLOCATE         BITFIELD(18, 18)
#define UNICACHE_MMU__MED_POLICY__L1_ALLOCATE__POS    18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L1_POSTED   
 *
 * @BRIEF        L1 posted policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L1_POSTED           BITFIELD(17, 17)
#define UNICACHE_MMU__MED_POLICY__L1_POSTED__POS      17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L1_CACHEABLE   
 *
 * @BRIEF        L1 cache policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L1_CACHEABLE        BITFIELD(16, 16)
#define UNICACHE_MMU__MED_POLICY__L1_CACHEABLE__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__EXCLUSION   
 *
 * @BRIEF        cache exclusion - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__EXCLUSION           BITFIELD(7, 7)
#define UNICACHE_MMU__MED_POLICY__EXCLUSION__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__PRELOAD   
 *
 * @BRIEF        preload region - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__PRELOAD             BITFIELD(6, 6)
#define UNICACHE_MMU__MED_POLICY__PRELOAD__POS        6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__READ   
 *
 * @BRIEF        read only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__READ                BITFIELD(5, 5)
#define UNICACHE_MMU__MED_POLICY__READ__POS           5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__EXECUTE   
 *
 * @BRIEF        execute only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__EXECUTE             BITFIELD(4, 4)
#define UNICACHE_MMU__MED_POLICY__EXECUTE__POS        4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__VOLATILE   
 *
 * @BRIEF        volatile qualifier, see policy matrix - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__VOLATILE            BITFIELD(3, 3)
#define UNICACHE_MMU__MED_POLICY__VOLATILE__POS       3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__ENDIANISM   
 *
 * @BRIEF        set endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__ENDIANISM           BITFIELD(2, 2)
#define UNICACHE_MMU__MED_POLICY__ENDIANISM__POS      2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__SIZE   
 *
 * @BRIEF        size of page(RTL configurable) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__SIZE                BITFIELD(1, 1)
#define UNICACHE_MMU__MED_POLICY__SIZE__POS           1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__ENABLE   
 *
 * @BRIEF        enable page - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__ENABLE              BITFIELD(0, 0)
#define UNICACHE_MMU__MED_POLICY__ENABLE__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_ADDR0__ADDRESS   
 *
 * @BRIEF        logical source address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_ADDR0__ADDRESS            BITFIELD(31, 12)
#define UNICACHE_MMU__SMALL_ADDR0__ADDRESS__POS       12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_ADDR1__ADDRESS   
 *
 * @BRIEF        logical source address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_ADDR1__ADDRESS            BITFIELD(31, 12)
#define UNICACHE_MMU__SMALL_ADDR1__ADDRESS__POS       12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_ADDR__ADDRESS   
 *
 * @BRIEF        logical source address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_ADDR__ADDRESS             BITFIELD(31, 12)
#define UNICACHE_MMU__SMALL_ADDR__ADDRESS__POS        12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_XLTE0__TRANSLATE   
 *
 * @BRIEF        translated address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_XLTE0__TRANSLATE          BITFIELD(31, 12)
#define UNICACHE_MMU__SMALL_XLTE0__TRANSLATE__POS     12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_XLTE0__IGNORE   
 *
 * @BRIEF        do not use translated address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_XLTE0__IGNORE             BITFIELD(0, 0)
#define UNICACHE_MMU__SMALL_XLTE0__IGNORE__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_XLTE1__TRANSLATE   
 *
 * @BRIEF        translated address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_XLTE1__TRANSLATE          BITFIELD(31, 12)
#define UNICACHE_MMU__SMALL_XLTE1__TRANSLATE__POS     12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_XLTE1__IGNORE   
 *
 * @BRIEF        do not use translated address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_XLTE1__IGNORE             BITFIELD(0, 0)
#define UNICACHE_MMU__SMALL_XLTE1__IGNORE__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_XLTE__TRANSLATE   
 *
 * @BRIEF        translated address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_XLTE__TRANSLATE           BITFIELD(31, 12)
#define UNICACHE_MMU__SMALL_XLTE__TRANSLATE__POS      12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_XLTE__IGNORE   
 *
 * @BRIEF        do not use translated address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_XLTE__IGNORE              BITFIELD(0, 0)
#define UNICACHE_MMU__SMALL_XLTE__IGNORE__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L2_WR_POLICY   
 *
 * @BRIEF        L2 write policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L2_WR_POLICY     BITFIELD(23, 23)
#define UNICACHE_MMU__SMALL_POLICY0__L2_WR_POLICY__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L2_ALLOCATE   
 *
 * @BRIEF        L2 allocate policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L2_ALLOCATE      BITFIELD(22, 22)
#define UNICACHE_MMU__SMALL_POLICY0__L2_ALLOCATE__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L2_POSTED   
 *
 * @BRIEF        L2 posted policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L2_POSTED        BITFIELD(21, 21)
#define UNICACHE_MMU__SMALL_POLICY0__L2_POSTED__POS   21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L2_CACHEABLE   
 *
 * @BRIEF        L2 cache policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L2_CACHEABLE     BITFIELD(20, 20)
#define UNICACHE_MMU__SMALL_POLICY0__L2_CACHEABLE__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L1_WR_POLICY   
 *
 * @BRIEF        L1 write policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L1_WR_POLICY     BITFIELD(19, 19)
#define UNICACHE_MMU__SMALL_POLICY0__L1_WR_POLICY__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L1_ALLOCATE   
 *
 * @BRIEF        L1 allocate policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L1_ALLOCATE      BITFIELD(18, 18)
#define UNICACHE_MMU__SMALL_POLICY0__L1_ALLOCATE__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L1_POSTED   
 *
 * @BRIEF        L1 posted policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L1_POSTED        BITFIELD(17, 17)
#define UNICACHE_MMU__SMALL_POLICY0__L1_POSTED__POS   17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L1_CACHEABLE   
 *
 * @BRIEF        L1 cache policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L1_CACHEABLE     BITFIELD(16, 16)
#define UNICACHE_MMU__SMALL_POLICY0__L1_CACHEABLE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__EXCLUSION   
 *
 * @BRIEF        cache exclusion - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__EXCLUSION        BITFIELD(7, 7)
#define UNICACHE_MMU__SMALL_POLICY0__EXCLUSION__POS   7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__PRELOAD   
 *
 * @BRIEF        preload region - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__PRELOAD          BITFIELD(6, 6)
#define UNICACHE_MMU__SMALL_POLICY0__PRELOAD__POS     6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__READ   
 *
 * @BRIEF        read only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__READ             BITFIELD(5, 5)
#define UNICACHE_MMU__SMALL_POLICY0__READ__POS        5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__EXECUTE   
 *
 * @BRIEF        execute only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__EXECUTE          BITFIELD(4, 4)
#define UNICACHE_MMU__SMALL_POLICY0__EXECUTE__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__VOLATILE   
 *
 * @BRIEF        volatile qualifier, see policy matrix - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__VOLATILE         BITFIELD(3, 3)
#define UNICACHE_MMU__SMALL_POLICY0__VOLATILE__POS    3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__ENDIANISM   
 *
 * @BRIEF        set endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__ENDIANISM        BITFIELD(2, 2)
#define UNICACHE_MMU__SMALL_POLICY0__ENDIANISM__POS   2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__SIZE   
 *
 * @BRIEF        size of page(RTL configurable) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__SIZE             BITFIELD(1, 1)
#define UNICACHE_MMU__SMALL_POLICY0__SIZE__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__ENABLE   
 *
 * @BRIEF        enable page - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__ENABLE           BITFIELD(0, 0)
#define UNICACHE_MMU__SMALL_POLICY0__ENABLE__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L2_WR_POLICY   
 *
 * @BRIEF        L2 write policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L2_WR_POLICY     BITFIELD(23, 23)
#define UNICACHE_MMU__SMALL_POLICY1__L2_WR_POLICY__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L2_ALLOCATE   
 *
 * @BRIEF        L2 allocate policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L2_ALLOCATE      BITFIELD(22, 22)
#define UNICACHE_MMU__SMALL_POLICY1__L2_ALLOCATE__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L2_POSTED   
 *
 * @BRIEF        L2 posted policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L2_POSTED        BITFIELD(21, 21)
#define UNICACHE_MMU__SMALL_POLICY1__L2_POSTED__POS   21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L2_CACHEABLE   
 *
 * @BRIEF        L2 cache policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L2_CACHEABLE     BITFIELD(20, 20)
#define UNICACHE_MMU__SMALL_POLICY1__L2_CACHEABLE__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L1_WR_POLICY   
 *
 * @BRIEF        L1 write policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L1_WR_POLICY     BITFIELD(19, 19)
#define UNICACHE_MMU__SMALL_POLICY1__L1_WR_POLICY__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L1_ALLOCATE   
 *
 * @BRIEF        L1 allocate policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L1_ALLOCATE      BITFIELD(18, 18)
#define UNICACHE_MMU__SMALL_POLICY1__L1_ALLOCATE__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L1_POSTED   
 *
 * @BRIEF        L1 posted policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L1_POSTED        BITFIELD(17, 17)
#define UNICACHE_MMU__SMALL_POLICY1__L1_POSTED__POS   17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L1_CACHEABLE   
 *
 * @BRIEF        L1 cache policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L1_CACHEABLE     BITFIELD(16, 16)
#define UNICACHE_MMU__SMALL_POLICY1__L1_CACHEABLE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__EXCLUSION   
 *
 * @BRIEF        cache exclusion - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__EXCLUSION        BITFIELD(7, 7)
#define UNICACHE_MMU__SMALL_POLICY1__EXCLUSION__POS   7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__PRELOAD   
 *
 * @BRIEF        preload region - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__PRELOAD          BITFIELD(6, 6)
#define UNICACHE_MMU__SMALL_POLICY1__PRELOAD__POS     6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__READ   
 *
 * @BRIEF        read only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__READ             BITFIELD(5, 5)
#define UNICACHE_MMU__SMALL_POLICY1__READ__POS        5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__EXECUTE   
 *
 * @BRIEF        execute only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__EXECUTE          BITFIELD(4, 4)
#define UNICACHE_MMU__SMALL_POLICY1__EXECUTE__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__VOLATILE   
 *
 * @BRIEF        volatile qualifier, see policy matrix - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__VOLATILE         BITFIELD(3, 3)
#define UNICACHE_MMU__SMALL_POLICY1__VOLATILE__POS    3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__ENDIANISM   
 *
 * @BRIEF        set endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__ENDIANISM        BITFIELD(2, 2)
#define UNICACHE_MMU__SMALL_POLICY1__ENDIANISM__POS   2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__SIZE   
 *
 * @BRIEF        size of page(RTL configurable) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__SIZE             BITFIELD(1, 1)
#define UNICACHE_MMU__SMALL_POLICY1__SIZE__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__ENABLE   
 *
 * @BRIEF        enable page - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__ENABLE           BITFIELD(0, 0)
#define UNICACHE_MMU__SMALL_POLICY1__ENABLE__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L2_WR_POLICY   
 *
 * @BRIEF        L2 write policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L2_WR_POLICY      BITFIELD(23, 23)
#define UNICACHE_MMU__SMALL_POLICY__L2_WR_POLICY__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L2_ALLOCATE   
 *
 * @BRIEF        L2 allocate policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L2_ALLOCATE       BITFIELD(22, 22)
#define UNICACHE_MMU__SMALL_POLICY__L2_ALLOCATE__POS  22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L2_POSTED   
 *
 * @BRIEF        L2 posted policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L2_POSTED         BITFIELD(21, 21)
#define UNICACHE_MMU__SMALL_POLICY__L2_POSTED__POS    21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L2_CACHEABLE   
 *
 * @BRIEF        L2 cache policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L2_CACHEABLE      BITFIELD(20, 20)
#define UNICACHE_MMU__SMALL_POLICY__L2_CACHEABLE__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L1_WR_POLICY   
 *
 * @BRIEF        L1 write policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L1_WR_POLICY      BITFIELD(19, 19)
#define UNICACHE_MMU__SMALL_POLICY__L1_WR_POLICY__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L1_ALLOCATE   
 *
 * @BRIEF        L1 allocate policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L1_ALLOCATE       BITFIELD(18, 18)
#define UNICACHE_MMU__SMALL_POLICY__L1_ALLOCATE__POS  18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L1_POSTED   
 *
 * @BRIEF        L1 posted policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L1_POSTED         BITFIELD(17, 17)
#define UNICACHE_MMU__SMALL_POLICY__L1_POSTED__POS    17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L1_CACHEABLE   
 *
 * @BRIEF        L1 cache policy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L1_CACHEABLE      BITFIELD(16, 16)
#define UNICACHE_MMU__SMALL_POLICY__L1_CACHEABLE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__EXCLUSION   
 *
 * @BRIEF        cache exclusion - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__EXCLUSION         BITFIELD(7, 7)
#define UNICACHE_MMU__SMALL_POLICY__EXCLUSION__POS    7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__PRELOAD   
 *
 * @BRIEF        preload region - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__PRELOAD           BITFIELD(6, 6)
#define UNICACHE_MMU__SMALL_POLICY__PRELOAD__POS      6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__READ   
 *
 * @BRIEF        read only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__READ              BITFIELD(5, 5)
#define UNICACHE_MMU__SMALL_POLICY__READ__POS         5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__EXECUTE   
 *
 * @BRIEF        execute only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__EXECUTE           BITFIELD(4, 4)
#define UNICACHE_MMU__SMALL_POLICY__EXECUTE__POS      4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__VOLATILE   
 *
 * @BRIEF        volatile qualifier, see policy matrix - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__VOLATILE          BITFIELD(3, 3)
#define UNICACHE_MMU__SMALL_POLICY__VOLATILE__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__ENDIANISM   
 *
 * @BRIEF        set endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__ENDIANISM         BITFIELD(2, 2)
#define UNICACHE_MMU__SMALL_POLICY__ENDIANISM__POS    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__SIZE   
 *
 * @BRIEF        size of page(RTL configurable) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__SIZE              BITFIELD(1, 1)
#define UNICACHE_MMU__SMALL_POLICY__SIZE__POS         1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__ENABLE   
 *
 * @BRIEF        enable page - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__ENABLE            BITFIELD(0, 0)
#define UNICACHE_MMU__SMALL_POLICY__ENABLE__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_MAINT__INTERRUPT   
 *
 * @BRIEF        generate interrupt when maintenance operation is complete - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_MAINT__INTERRUPT          BITFIELD(4, 4)
#define UNICACHE_MMU__SMALL_MAINT__INTERRUPT__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_MAINT__INVALIDATE   
 *
 * @BRIEF        invalidate page - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_MAINT__INVALIDATE         BITFIELD(3, 3)
#define UNICACHE_MMU__SMALL_MAINT__INVALIDATE__POS    3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_MAINT__CLEAN   
 *
 * @BRIEF        evict page - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_MAINT__CLEAN              BITFIELD(2, 2)
#define UNICACHE_MMU__SMALL_MAINT__CLEAN__POS         2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_MAINT__LOCK   
 *
 * @BRIEF        lock page - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_MAINT__LOCK               BITFIELD(1, 1)
#define UNICACHE_MMU__SMALL_MAINT__LOCK__POS          1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_MAINT__PRELOAD   
 *
 * @BRIEF        preload page - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_MAINT__PRELOAD            BITFIELD(0, 0)
#define UNICACHE_MMU__SMALL_MAINT__PRELOAD__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__DEBUG_XLTE__TRANSLATE   
 *
 * @BRIEF        translated address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__DEBUG_XLTE__TRANSLATE           BITFIELD(31, 12)
#define UNICACHE_MMU__DEBUG_XLTE__TRANSLATE__POS      12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__DEBUG_XLTE__IGNORE   
 *
 * @BRIEF        do not use translated address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__DEBUG_XLTE__IGNORE              BITFIELD(0, 0)
#define UNICACHE_MMU__DEBUG_XLTE__IGNORE__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__DEBUG_POLICY__ENDIANISM   
 *
 * @BRIEF        set endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__DEBUG_POLICY__ENDIANISM         BITFIELD(2, 2)
#define UNICACHE_MMU__DEBUG_POLICY__ENDIANISM__POS    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__DEBUG_POLICY__ENABLE   
 *
 * @BRIEF        enable page - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__DEBUG_POLICY__ENABLE            BITFIELD(0, 0)
#define UNICACHE_MMU__DEBUG_POLICY__ENABLE__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__G_FLUSH   
 *
 * @BRIEF        Gloval flush bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__G_FLUSH                  BITFIELD(10, 10)
#define UNICACHE_MMU__MAINT__G_FLUSH__POS             10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__L2_CACHE   
 *
 * @BRIEF        do maintenance operation in L2 Cache. 
 *               (Note: Hardware ensures that the maintenance operations are 
 *               done in L1 first and then in L2) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__L2_CACHE                 BITFIELD(9, 9)
#define UNICACHE_MMU__MAINT__L2_CACHE__POS            9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__L1_CACHE2   
 *
 * @BRIEF        do maintenance operation in L1 Cache 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__L1_CACHE2                BITFIELD(8, 8)
#define UNICACHE_MMU__MAINT__L1_CACHE2__POS           8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__L1_CACHE1   
 *
 * @BRIEF        do maintenance operation in L1 Cache1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__L1_CACHE1                BITFIELD(7, 7)
#define UNICACHE_MMU__MAINT__L1_CACHE1__POS           7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__CPU_INTERRUPT   
 *
 * @BRIEF        generate interrupt to cpu when maintenance operation 
 *               initiated 
 *               by CPU is complete - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__CPU_INTERRUPT            BITFIELD(6, 6)
#define UNICACHE_MMU__MAINT__CPU_INTERRUPT__POS       6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__HOST_INTERRUPT   
 *
 * @BRIEF        generate interrupt when maintenance operation is complete - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__HOST_INTERRUPT           BITFIELD(5, 5)
#define UNICACHE_MMU__MAINT__HOST_INTERRUPT__POS      5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__INVALIDATE   
 *
 * @BRIEF        invalidate lines in region defined by maintenance start/end 
 *               addresses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__INVALIDATE               BITFIELD(4, 4)
#define UNICACHE_MMU__MAINT__INVALIDATE__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__CLEAN   
 *
 * @BRIEF        evict dirty lines in region defined by maintenance start/end 
 *               addresses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__CLEAN                    BITFIELD(3, 3)
#define UNICACHE_MMU__MAINT__CLEAN__POS               3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__UNLOCK   
 *
 * @BRIEF        unlock region defined by maintenance start/end addresses - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__UNLOCK                   BITFIELD(2, 2)
#define UNICACHE_MMU__MAINT__UNLOCK__POS              2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__LOCK   
 *
 * @BRIEF        lock region defined by maintenance start/end addresses - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__LOCK                     BITFIELD(1, 1)
#define UNICACHE_MMU__MAINT__LOCK__POS                1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__PRELOAD   
 *
 * @BRIEF        preload region defined by maintenance start/end addresses - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__PRELOAD                  BITFIELD(0, 0)
#define UNICACHE_MMU__MAINT__PRELOAD__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MTSTART__BEGIN_ADDRESS   
 *
 * @BRIEF        Start address of maintenance operations, resets to 0x0000 
 *               when finished - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MTSTART__BEGIN_ADDRESS          BITFIELD(31, 0)
#define UNICACHE_MMU__MTSTART__BEGIN_ADDRESS__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MTEND__END_ADDRESS   
 *
 * @BRIEF        End address of maintenance operations, resets to 0x0000 when 
 *               finished - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MTEND__END_ADDRESS              BITFIELD(31, 0)
#define UNICACHE_MMU__MTEND__END_ADDRESS__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINTST__STATUS   
 *
 * @BRIEF        status bit - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINTST__STATUS                 BITFIELD(0, 0)
#define UNICACHE_MMU__MAINTST__STATUS__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MMUCONFIG__PRIVILEDGE   
 *
 * @BRIEF        priviledge bit. once this bit is set, only global flush, 
 *               debugger, or hardware reset can clear - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MMUCONFIG__PRIVILEDGE           BITFIELD(1, 1)
#define UNICACHE_MMU__MMUCONFIG__PRIVILEDGE__POS      1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MMUCONFIG__SECURE   
 *
 * @BRIEF        enable secure feature. 
 *               once this bit is set, only hardware set or debugger can 
 *               clear - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MMUCONFIG__SECURE               BITFIELD(0, 0)
#define UNICACHE_MMU__MMUCONFIG__SECURE__POS          0

    /* 
     * List of register bitfields values for component UNICACHE_MMU
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L2_WR_POLICY__WT
 *
 * @BRIEF        write through - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L2_WR_POLICY__WT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L2_WR_POLICY__WB
 *
 * @BRIEF        write back - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L2_WR_POLICY__WB  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L2_ALLOCATE__NON_ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L2_ALLOCATE__NON_ALLOCATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L2_ALLOCATE__ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L2_ALLOCATE__ALLOCATE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L2_POSTED__NON_POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L2_POSTED__NON_POSTED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L2_POSTED__POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L2_POSTED__POSTED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L2_CACHEABLE__NON_CACHEABLE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L2_CACHEABLE__NON_CACHEABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L2_CACHEABLE__CACHEABLE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L2_CACHEABLE__CACHEABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L1_WR_POLICY__WT
 *
 * @BRIEF        write through - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L1_WR_POLICY__WT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L1_WR_POLICY__WB
 *
 * @BRIEF        write back - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L1_WR_POLICY__WB  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L1_ALLOCATE__NON_ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L1_ALLOCATE__NON_ALLOCATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L1_ALLOCATE__ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L1_ALLOCATE__ALLOCATE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L1_POSTED__NON_POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L1_POSTED__NON_POSTED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L1_POSTED__POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L1_POSTED__POSTED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L1_CACHEABLE__DISABLE
 *
 * @BRIEF        non-cacheabl - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L1_CACHEABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__L1_CACHEABLE__ENABLE
 *
 * @BRIEF        cacheable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__L1_CACHEABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__EXCLUSION__DISABLE
 *
 * @BRIEF        do not send exclusion sideband - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__EXCLUSION__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__EXCLUSION__ENABLE
 *
 * @BRIEF        send exclusion sideband - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__EXCLUSION__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__PRELOAD__DISABLE
 *
 * @BRIEF        do not preload - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__PRELOAD__DISABLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__PRELOAD__ENABLE
 *
 * @BRIEF        preload - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__PRELOAD__ENABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__VOLATILE__DISABLE
 *
 * @BRIEF        do not follow volatile qualifier - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__VOLATILE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__VOLATILE__ENABLE
 *
 * @BRIEF        follow volatile qualifier - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__VOLATILE__ENABLE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__ENDIANISM__BIG_ENDIAN
 *
 * @BRIEF        big endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__ENDIANISM__BIG_ENDIAN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__ENDIANISM__LITTLE_ENDIAN
 *
 * @BRIEF        little endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__ENDIANISM__LITTLE_ENDIAN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__ENABLE__DISABLE
 *
 * @BRIEF        page not enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__ENABLE__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__LARGE_POLICY__ENABLE__ENABLE
 *
 * @BRIEF        page enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__LARGE_POLICY__ENABLE__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L2_WR_POLICY__WT
 *
 * @BRIEF        write through - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L2_WR_POLICY__WT    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L2_WR_POLICY__WB
 *
 * @BRIEF        write back - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L2_WR_POLICY__WB    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L2_ALLOCATE__NON_ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L2_ALLOCATE__NON_ALLOCATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L2_ALLOCATE__ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L2_ALLOCATE__ALLOCATE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L2_POSTED__NON_POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L2_POSTED__NON_POSTED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L2_POSTED__POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L2_POSTED__POSTED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L2_CACHEABLE__NON_CACHEABLE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L2_CACHEABLE__NON_CACHEABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L2_CACHEABLE__CACHEABLE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L2_CACHEABLE__CACHEABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L1_WR_POLICY__WT
 *
 * @BRIEF        write through - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L1_WR_POLICY__WT    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L1_WR_POLICY__WB
 *
 * @BRIEF        write back - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L1_WR_POLICY__WB    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L1_ALLOCATE__NON_ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L1_ALLOCATE__NON_ALLOCATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L1_ALLOCATE__ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L1_ALLOCATE__ALLOCATE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L1_POSTED__NON_POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L1_POSTED__NON_POSTED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L1_POSTED__POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L1_POSTED__POSTED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L1_CACHEABLE__DISABLE
 *
 * @BRIEF        non-cacheabl - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L1_CACHEABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__L1_CACHEABLE__ENABLE
 *
 * @BRIEF        cacheable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__L1_CACHEABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__EXCLUSION__DISABLE
 *
 * @BRIEF        do not send exclusion sideband - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__EXCLUSION__DISABLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__EXCLUSION__ENABLE
 *
 * @BRIEF        send exclusion sideband - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__EXCLUSION__ENABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__PRELOAD__DISABLE
 *
 * @BRIEF        do not preload - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__PRELOAD__DISABLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__PRELOAD__ENABLE
 *
 * @BRIEF        preload - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__PRELOAD__ENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__VOLATILE__DISABLE
 *
 * @BRIEF        do not follow volatile qualifier - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__VOLATILE__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__VOLATILE__ENABLE
 *
 * @BRIEF        follow volatile qualifier - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__VOLATILE__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__ENDIANISM__BIG_ENDIAN
 *
 * @BRIEF        big endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__ENDIANISM__BIG_ENDIAN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__ENDIANISM__LITTLE_ENDIAN
 *
 * @BRIEF        little endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__ENDIANISM__LITTLE_ENDIAN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__ENABLE__DISABLE
 *
 * @BRIEF        page not enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__ENABLE__DISABLE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MED_POLICY__ENABLE__ENABLE
 *
 * @BRIEF        page enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MED_POLICY__ENABLE__ENABLE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L2_WR_POLICY__WT
 *
 * @BRIEF        write through - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L2_WR_POLICY__WT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L2_WR_POLICY__WB
 *
 * @BRIEF        write back - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L2_WR_POLICY__WB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L2_ALLOCATE__NON_ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L2_ALLOCATE__NON_ALLOCATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L2_ALLOCATE__ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L2_ALLOCATE__ALLOCATE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L2_POSTED__NON_POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L2_POSTED__NON_POSTED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L2_POSTED__POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L2_POSTED__POSTED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L2_CACHEABLE__NON_CACHEABLE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L2_CACHEABLE__NON_CACHEABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L2_CACHEABLE__CACHEABLE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L2_CACHEABLE__CACHEABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L1_WR_POLICY__WT
 *
 * @BRIEF        write through - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L1_WR_POLICY__WT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L1_WR_POLICY__WB
 *
 * @BRIEF        write back - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L1_WR_POLICY__WB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L1_ALLOCATE__NON_ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L1_ALLOCATE__NON_ALLOCATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L1_ALLOCATE__ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L1_ALLOCATE__ALLOCATE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L1_POSTED__NON_POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L1_POSTED__NON_POSTED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L1_POSTED__POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L1_POSTED__POSTED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L1_CACHEABLE__DISABLE
 *
 * @BRIEF        non-cacheabl - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L1_CACHEABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__L1_CACHEABLE__ENABLE
 *
 * @BRIEF        cacheable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__L1_CACHEABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__EXCLUSION__DISABLE
 *
 * @BRIEF        do not send exclusion sideband - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__EXCLUSION__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__EXCLUSION__ENABLE
 *
 * @BRIEF        send exclusion sideband - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__EXCLUSION__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__PRELOAD__DISABLE
 *
 * @BRIEF        do not preload - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__PRELOAD__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__PRELOAD__ENABLE
 *
 * @BRIEF        preload - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__PRELOAD__ENABLE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__VOLATILE__DISABLE
 *
 * @BRIEF        do not follow volatile qualifier - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__VOLATILE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__VOLATILE__ENABLE
 *
 * @BRIEF        follow volatile qualifier - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__VOLATILE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__ENDIANISM__BIG_ENDIAN
 *
 * @BRIEF        big endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__ENDIANISM__BIG_ENDIAN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__ENDIANISM__LITTLE_ENDIAN
 *
 * @BRIEF        little endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__ENDIANISM__LITTLE_ENDIAN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__ENABLE__DISABLE
 *
 * @BRIEF        page not enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__ENABLE__DISABLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY0__ENABLE__ENABLE
 *
 * @BRIEF        page enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY0__ENABLE__ENABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L2_WR_POLICY__WT
 *
 * @BRIEF        write through - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L2_WR_POLICY__WT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L2_WR_POLICY__WB
 *
 * @BRIEF        write back - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L2_WR_POLICY__WB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L2_ALLOCATE__NON_ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L2_ALLOCATE__NON_ALLOCATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L2_ALLOCATE__ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L2_ALLOCATE__ALLOCATE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L2_POSTED__NON_POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L2_POSTED__NON_POSTED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L2_POSTED__POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L2_POSTED__POSTED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L2_CACHEABLE__NON_CACHEABLE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L2_CACHEABLE__NON_CACHEABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L2_CACHEABLE__CACHEABLE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L2_CACHEABLE__CACHEABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L1_WR_POLICY__WT
 *
 * @BRIEF        write through - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L1_WR_POLICY__WT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L1_WR_POLICY__WB
 *
 * @BRIEF        write back - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L1_WR_POLICY__WB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L1_ALLOCATE__NON_ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L1_ALLOCATE__NON_ALLOCATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L1_ALLOCATE__ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L1_ALLOCATE__ALLOCATE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L1_POSTED__NON_POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L1_POSTED__NON_POSTED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L1_POSTED__POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L1_POSTED__POSTED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L1_CACHEABLE__DISABLE
 *
 * @BRIEF        non-cacheabl - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L1_CACHEABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__L1_CACHEABLE__ENABLE
 *
 * @BRIEF        cacheable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__L1_CACHEABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__EXCLUSION__DISABLE
 *
 * @BRIEF        do not send exclusion sideband - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__EXCLUSION__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__EXCLUSION__ENABLE
 *
 * @BRIEF        send exclusion sideband - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__EXCLUSION__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__PRELOAD__DISABLE
 *
 * @BRIEF        do not preload - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__PRELOAD__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__PRELOAD__ENABLE
 *
 * @BRIEF        preload - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__PRELOAD__ENABLE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__VOLATILE__DISABLE
 *
 * @BRIEF        do not follow volatile qualifier - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__VOLATILE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__VOLATILE__ENABLE
 *
 * @BRIEF        follow volatile qualifier - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__VOLATILE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__ENDIANISM__BIG_ENDIAN
 *
 * @BRIEF        big endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__ENDIANISM__BIG_ENDIAN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__ENDIANISM__LITTLE_ENDIAN
 *
 * @BRIEF        little endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__ENDIANISM__LITTLE_ENDIAN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__ENABLE__DISABLE
 *
 * @BRIEF        page not enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__ENABLE__DISABLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY1__ENABLE__ENABLE
 *
 * @BRIEF        page enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY1__ENABLE__ENABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L2_WR_POLICY__WT
 *
 * @BRIEF        write through - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L2_WR_POLICY__WT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L2_WR_POLICY__WB
 *
 * @BRIEF        write back - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L2_WR_POLICY__WB  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L2_ALLOCATE__NON_ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L2_ALLOCATE__NON_ALLOCATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L2_ALLOCATE__ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L2_ALLOCATE__ALLOCATE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L2_POSTED__NON_POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L2_POSTED__NON_POSTED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L2_POSTED__POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L2_POSTED__POSTED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L2_CACHEABLE__NON_CACHEABLE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L2_CACHEABLE__NON_CACHEABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L2_CACHEABLE__CACHEABLE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L2_CACHEABLE__CACHEABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L1_WR_POLICY__WT
 *
 * @BRIEF        write through - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L1_WR_POLICY__WT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L1_WR_POLICY__WB
 *
 * @BRIEF        write back - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L1_WR_POLICY__WB  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L1_ALLOCATE__NON_ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L1_ALLOCATE__NON_ALLOCATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L1_ALLOCATE__ALLOCATE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L1_ALLOCATE__ALLOCATE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L1_POSTED__NON_POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L1_POSTED__NON_POSTED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L1_POSTED__POSTED
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L1_POSTED__POSTED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L1_CACHEABLE__DISABLE
 *
 * @BRIEF        non-cacheabl - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L1_CACHEABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__L1_CACHEABLE__ENABLE
 *
 * @BRIEF        cacheable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__L1_CACHEABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__EXCLUSION__DISABLE
 *
 * @BRIEF        do not send exclusion sideband - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__EXCLUSION__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__EXCLUSION__ENABLE
 *
 * @BRIEF        send exclusion sideband - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__EXCLUSION__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__PRELOAD__DISABLE
 *
 * @BRIEF        do not preload - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__PRELOAD__DISABLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__PRELOAD__ENABLE
 *
 * @BRIEF        preload - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__PRELOAD__ENABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__VOLATILE__DISABLE
 *
 * @BRIEF        do not follow volatile qualifier - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__VOLATILE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__VOLATILE__ENABLE
 *
 * @BRIEF        follow volatile qualifier - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__VOLATILE__ENABLE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__ENDIANISM__BIG_ENDIAN
 *
 * @BRIEF        big endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__ENDIANISM__BIG_ENDIAN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__ENDIANISM__LITTLE_ENDIAN
 *
 * @BRIEF        little endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__ENDIANISM__LITTLE_ENDIAN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__ENABLE__DISABLE
 *
 * @BRIEF        page not enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__ENABLE__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__SMALL_POLICY__ENABLE__ENABLE
 *
 * @BRIEF        page enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__SMALL_POLICY__ENABLE__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__DEBUG_POLICY__ENDIANISM__BIG_ENDIAN
 *
 * @BRIEF        big endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__DEBUG_POLICY__ENDIANISM__BIG_ENDIAN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__DEBUG_POLICY__ENDIANISM__LITTLE_ENDIAN
 *
 * @BRIEF        little endian - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__DEBUG_POLICY__ENDIANISM__LITTLE_ENDIAN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__DEBUG_POLICY__ENABLE__DISABLE
 *
 * @BRIEF        page not enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__DEBUG_POLICY__ENABLE__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__DEBUG_POLICY__ENABLE__ENABLE
 *
 * @BRIEF        page enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__DEBUG_POLICY__ENABLE__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__G_FLUSH__DISABLE
 *
 * @BRIEF        do nothing, global flush done - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__G_FLUSH__DISABLE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__G_FLUSH__PERFORM
 *
 * @BRIEF        invalidate L1+L2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__G_FLUSH__PERFORM         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__L2_CACHE__DISABLE
 *
 * @BRIEF        do nothing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__L2_CACHE__DISABLE        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__L2_CACHE__PERFORM
 *
 * @BRIEF        perform maintenance operation selected by the maintenance 
 *               bits - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__L2_CACHE__PERFORM        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__L1_CACHE2__DISABLE
 *
 * @BRIEF        do nothing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__L1_CACHE2__DISABLE       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__L1_CACHE2__PERFORM
 *
 * @BRIEF        perform maintenance operation selected by the maintenance 
 *               bits - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__L1_CACHE2__PERFORM       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__L1_CACHE1__DISABLE
 *
 * @BRIEF        do not perform maintenance operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__L1_CACHE1__DISABLE       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__L1_CACHE1__PERFORM
 *
 * @BRIEF        perform maintenance operation selected by the maintenance 
 *               bits - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__L1_CACHE1__PERFORM       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__CPU_INTERRUPT__NO_INT
 *
 * @BRIEF        do not generate interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__CPU_INTERRUPT__NO_INT    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__CPU_INTERRUPT__INT
 *
 * @BRIEF        generate interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__CPU_INTERRUPT__INT       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__HOST_INTERRUPT__NO_INT
 *
 * @BRIEF        do not generate interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__HOST_INTERRUPT__NO_INT   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__HOST_INTERRUPT__GEN_INT
 *
 * @BRIEF        generate interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__HOST_INTERRUPT__GEN_INT  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__INVALIDATE__DISABLE
 *
 * @BRIEF        do nothing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__INVALIDATE__DISABLE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__INVALIDATE__ENABLE
 *
 * @BRIEF        invalidate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__INVALIDATE__ENABLE       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__CLEAN__DISABLE
 *
 * @BRIEF        do nothing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__CLEAN__DISABLE           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__CLEAN__ENABLE
 *
 * @BRIEF        clean - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__CLEAN__ENABLE            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__UNLOCK__DISABLE
 *
 * @BRIEF        do nothing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__UNLOCK__DISABLE          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__UNLOCK__ENABLE
 *
 * @BRIEF        unlock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__UNLOCK__ENABLE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__LOCK__DISABLE
 *
 * @BRIEF        do nothing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__LOCK__DISABLE            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__LOCK__ENABLE
 *
 * @BRIEF        lock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__LOCK__ENABLE             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__PRELOAD__DISABLE
 *
 * @BRIEF        do nothing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__PRELOAD__DISABLE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINT__PRELOAD__ENABLE
 *
 * @BRIEF        preload - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINT__PRELOAD__ENABLE          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINTST__STATUS__DONE
 *
 * @BRIEF        do nothing, maintenance completed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINTST__STATUS__DONE           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MAINTST__STATUS__GOING
 *
 * @BRIEF        maintenance ongoing - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MAINTST__STATUS__GOING          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MMUCONFIG__PRIVILEDGE__DISABLE
 *
 * @BRIEF        CPU can access everything - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MMUCONFIG__PRIVILEDGE__DISABLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MMUCONFIG__PRIVILEDGE__ENABLE
 *
 * @BRIEF        CPU can only access maintenance, and DMA can not access MMU 
 *               at all - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MMUCONFIG__PRIVILEDGE__ENABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MMUCONFIG__SECURE__DISABLE
 *
 * @BRIEF        CPU can access everything - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MMUCONFIG__SECURE__DISABLE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_MMU__MMUCONFIG__SECURE__ENABLE
 *
 * @BRIEF        CPU can only access maintenance, and DMA can not access MMU 
 *               at all - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_MMU__MMUCONFIG__SECURE__ENABLE       0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __UNICACHE_MMU_CRED_H 
                                                            */
