{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2009 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 08 23:18:24 2016 " "Info: Processing started: Sat Oct 08 23:18:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map mgnue --source=D:\\WorkSpace\\FermiLab\\FPGA\\QuatusII\\seaquest-trigger\\quartus\\RF_Clocked\\440-5-2\\V1495_USER_DEMO\\FIT\\greybox_tmp/greybox_tmp/mgnue.v --ini=greybox_disable_cut_checks=on --family=Cyclone " "Info: Command: quartus_map mgnue --source=D:\\WorkSpace\\FermiLab\\FPGA\\QuatusII\\seaquest-trigger\\quartus\\RF_Clocked\\440-5-2\\V1495_USER_DEMO\\FIT\\greybox_tmp/greybox_tmp/mgnue.v --ini=greybox_disable_cut_checks=on --family=Cyclone" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mgnue.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mgnue.v" { { "Info" "ISGN_ENTITY_NAME" "1 mgnue " "Info: Found entity 1: mgnue" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mgnue " "Info: Elaborating entity \"mgnue\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare:mgl_prim1 " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare:mgl_prim1\"" {  } { { "mgnue.v" "mgl_prim1" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare:mgl_prim1 " "Info: Elaborated megafunction instantiation \"lpm_compare:mgl_prim1\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 43 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare:mgl_prim1 " "Info: Instantiated megafunction \"lpm_compare:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Info: Parameter \"lpm_width\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 43 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_j1j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_j1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_j1j " "Info: Found entity 1: cmpr_j1j" {  } { { "db/cmpr_j1j.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/db/cmpr_j1j.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_j1j lpm_compare:mgl_prim1\|cmpr_j1j:auto_generated " "Info: Elaborating entity \"cmpr_j1j\" for hierarchy \"lpm_compare:mgl_prim1\|cmpr_j1j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Warning: Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[0\] " "Warning (15610): No output dependent on input pin \"datab\[0\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[1\] " "Warning (15610): No output dependent on input pin \"datab\[1\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[2\] " "Warning (15610): No output dependent on input pin \"datab\[2\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[3\] " "Warning (15610): No output dependent on input pin \"datab\[3\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[4\] " "Warning (15610): No output dependent on input pin \"datab\[4\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[5\] " "Warning (15610): No output dependent on input pin \"datab\[5\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[6\] " "Warning (15610): No output dependent on input pin \"datab\[6\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[7\] " "Warning (15610): No output dependent on input pin \"datab\[7\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[8\] " "Warning (15610): No output dependent on input pin \"datab\[8\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[9\] " "Warning (15610): No output dependent on input pin \"datab\[9\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[10\] " "Warning (15610): No output dependent on input pin \"datab\[10\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[11\] " "Warning (15610): No output dependent on input pin \"datab\[11\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[12\] " "Warning (15610): No output dependent on input pin \"datab\[12\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[13\] " "Warning (15610): No output dependent on input pin \"datab\[13\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[14\] " "Warning (15610): No output dependent on input pin \"datab\[14\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[15\] " "Warning (15610): No output dependent on input pin \"datab\[15\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[16\] " "Warning (15610): No output dependent on input pin \"datab\[16\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[17\] " "Warning (15610): No output dependent on input pin \"datab\[17\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[18\] " "Warning (15610): No output dependent on input pin \"datab\[18\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[19\] " "Warning (15610): No output dependent on input pin \"datab\[19\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[20\] " "Warning (15610): No output dependent on input pin \"datab\[20\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[21\] " "Warning (15610): No output dependent on input pin \"datab\[21\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[22\] " "Warning (15610): No output dependent on input pin \"datab\[22\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[23\] " "Warning (15610): No output dependent on input pin \"datab\[23\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[24\] " "Warning (15610): No output dependent on input pin \"datab\[24\]\"" {  } { { "mgnue.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-5-2/V1495_USER_DEMO/FIT/greybox_tmp/greybox_tmp/mgnue.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Info: Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Info: Implemented 50 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 08 23:18:25 2016 " "Info: Processing ended: Sat Oct 08 23:18:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
