"C:/Efinity/2025.1/bin/efx_pnr" --circuit "Ti60_Demo" --family "Titanium" --device "Ti60F225" --operating_conditions "C4" --pack --place --route --vdb_file "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.vdb" --use_vdb_file "on" --place_file "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.place" --route_file "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.troutingtraces" --sdc_file "D:/FPGA_learning/Temp3/New folder/Ti60_Demo.pt.sdc" --sync_file "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.interface.csv" --optimization_level "TIMING_1" --seed "1" --placer_effort_level "1" --max_threads "32" --beneficial_skew "on" --print_critical_path "10" --work_dir "D:/FPGA_learning/Temp3/New folder/work_pnr" --output_dir "D:/FPGA_learning/Temp3/New folder/outflow" --timing_analysis "on"