# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/PC.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/InsMemory.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/ControlUnit.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/RegisterFile.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/DataMem.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/SignZeroExtend.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/MuxForReadData1.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/MuxForReadData2.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/MuxForWriteData.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/MuxForWriteReg.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/DisplayControl.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/x7seg_msg.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/CLK_div1.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/choose.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/clk_40hz.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/avoidshake.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_PC_0_0/sim/design_1_PC_0_0.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_InsMemory_0_0/sim/design_1_InsMemory_0_0.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_ControlUnit_0_0/sim/design_1_ControlUnit_0_0.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_RegisterFile_0_1/sim/design_1_RegisterFile_0_1.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_DataMem_0_0/sim/design_1_DataMem_0_0.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_ALU_0_0/sim/design_1_ALU_0_0.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_SignZeroExtend_0_0/sim/design_1_SignZeroExtend_0_0.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_MuxForReadData1_0_0/sim/design_1_MuxForReadData1_0_0.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_MuxForReadData2_0_0/sim/design_1_MuxForReadData2_0_0.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_MuxForWriteData_0_0/sim/design_1_MuxForWriteData_0_0.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_MuxForWriteReg_0_1/sim/design_1_MuxForWriteReg_0_1.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/hdl/design_1.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_DisplayControl_0_0/sim/design_1_DisplayControl_0_0.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_x7seg_msg_0_0/sim/design_1_x7seg_msg_0_0.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_CLK_div1_0_0/sim/design_1_CLK_div1_0_0.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_choose_0_0/sim/design_1_choose_0_0.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_clk_40hz_0_0/sim/design_1_clk_40hz_0_0.v"
verilog xil_defaultlib  "../../../CPU.ip_user_files/bd/design_1/ip/design_1_avoidshake_0_0/sim/design_1_avoidshake_0_0.v"
verilog xil_defaultlib  "../../../CPU.srcs/sim_1/new/simulation.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
