# Verilog
This repo contains all the verilog code along with simulation outputs
