{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 02 16:03:40 2014 " "Info: Processing started: Thu Jan 02 16:03:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[2\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[2\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[3\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[3\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[0\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[0\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|CLKA~59 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|CLKA~59\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 185 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|CLKA~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|CLKA~60 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|CLKA~60\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 200 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|CLKA~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|CLKA~61 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|CLKA~61\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 206 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|CLKA~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[4\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[4\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|A1~22 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|A1~22\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 121 25 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|A1~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[1\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[1\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[5\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[5\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|A1 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|A1\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 122 22 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|A1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 register CPU_Core:inst\|SCHKT:inst\|ENA register CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 29.84 ns " "Info: Slack time is 29.84 ns for clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" between source register \"CPU_Core:inst\|SCHKT:inst\|ENA\" and destination register \"CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "49.6 MHz 20.16 ns " "Info: Fmax is 49.6 MHz (period= 20.16 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "46.889 ns + Largest register register " "Info: + Largest register to register requirement is 46.889 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "50.000 ns + " "Info: + Setup relationship between source and destination is 50.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 48.115 ns " "Info: + Latch edge is 48.115 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Destination clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.885 ns " "Info: - Launch edge is -1.885 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Source clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.850 ns + Largest " "Info: + Largest clock skew is -2.850 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 2.368 ns + Shortest register " "Info: + Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 622 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 622; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.711 ns) 2.368 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 2 REG LC_X12_Y11_N9 5 " "Info: 2: + IC(1.657 ns) + CELL(0.711 ns) = 2.368 ns; Loc. = LC_X12_Y11_N9; Fanout = 5; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 30.03 % ) " "Info: Total cell delay = 0.711 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.657 ns ( 69.97 % ) " "Info: Total interconnect delay = 1.657 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.368 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.657ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 5.218 ns - Longest register " "Info: - Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 5.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 622 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 622; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.935 ns) 2.621 ns CPU_Core:inst\|SCHKT:inst\|Q\[4\] 2 REG LC_X11_Y16_N6 15 " "Info: 2: + IC(1.686 ns) + CELL(0.935 ns) = 2.621 ns; Loc. = LC_X11_Y16_N6; Fanout = 15; REG Node = 'CPU_Core:inst\|SCHKT:inst\|Q\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[4] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1988 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.590 ns) 3.742 ns CPU_Core:inst\|SCHKT:inst\|A1~22 3 COMB LC_X11_Y16_N3 1 " "Info: 3: + IC(0.531 ns) + CELL(0.590 ns) = 3.742 ns; Loc. = LC_X11_Y16_N3; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { CPU_Core:inst|SCHKT:inst|Q[4] CPU_Core:inst|SCHKT:inst|A1~22 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 121 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.038 ns CPU_Core:inst\|SCHKT:inst\|A1 4 COMB LC_X11_Y16_N4 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.038 ns; Loc. = LC_X11_Y16_N4; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 122 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.711 ns) 5.218 ns CPU_Core:inst\|SCHKT:inst\|ENA 5 REG LC_X11_Y16_N8 188 " "Info: 5: + IC(0.469 ns) + CELL(0.711 ns) = 5.218 ns; Loc. = LC_X11_Y16_N8; Fanout = 188; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.350 ns ( 45.04 % ) " "Info: Total cell delay = 2.350 ns ( 45.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.868 ns ( 54.96 % ) " "Info: Total interconnect delay = 2.868 ns ( 54.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.218 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[4] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.218 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[4] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.686ns 0.531ns 0.182ns 0.469ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.368 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.657ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.218 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[4] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.218 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[4] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.686ns 0.531ns 0.182ns 0.469ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns - " "Info: - Micro setup delay of destination is 0.037 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.368 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.657ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.218 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[4] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.218 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[4] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.686ns 0.531ns 0.182ns 0.469ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.049 ns - Longest register register " "Info: - Longest register to register delay is 17.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|ENA 1 REG LC_X11_Y16_N8 188 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y16_N8; Fanout = 188; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.114 ns) 1.773 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|AC~61 2 COMB LC_X12_Y15_N8 24 " "Info: 2: + IC(1.659 ns) + CELL(0.114 ns) = 1.773 ns; Loc. = LC_X12_Y15_N8; Fanout = 24; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|AC~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~61 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 421 53 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.114 ns) 2.668 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC\[0\]~1867 3 COMB LC_X11_Y15_N8 1 " "Info: 3: + IC(0.781 ns) + CELL(0.114 ns) = 2.668 ns; Loc. = LC_X11_Y15_N8; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC\[0\]~1867'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~61 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1867 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 507 60 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.114 ns) 3.494 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC\[0\]~1869 4 COMB LC_X10_Y15_N2 8 " "Info: 4: + IC(0.712 ns) + CELL(0.114 ns) = 3.494 ns; Loc. = LC_X10_Y15_N2; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC\[0\]~1869'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1867 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1869 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 508 60 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.292 ns) 4.529 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U2\|P~7 5 COMB LC_X9_Y15_N3 1 " "Info: 5: + IC(0.743 ns) + CELL(0.292 ns) = 4.529 ns; Loc. = LC_X9_Y15_N3; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U2\|P~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1869 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1304 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.825 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U2\|P~8 6 COMB LC_X9_Y15_N4 3 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 4.825 ns; Loc. = LC_X9_Y15_N4; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U2\|P~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1305 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.442 ns) 5.711 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|GEN_LO~606 7 COMB LC_X9_Y15_N9 3 " "Info: 7: + IC(0.444 ns) + CELL(0.442 ns) = 5.711 ns; Loc. = LC_X9_Y15_N9; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|GEN_LO~606'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|GEN_LO~606 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 516 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.114 ns) 7.073 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CA~47 8 COMB LC_X10_Y14_N5 4 " "Info: 8: + IC(1.248 ns) + CELL(0.114 ns) = 7.073 ns; Loc. = LC_X10_Y14_N5; Fanout = 4; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CA~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|GEN_LO~606 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1187 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.590 ns) 8.391 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034 9 COMB LC_X10_Y14_N2 2 " "Info: 9: + IC(0.728 ns) + CELL(0.590 ns) = 8.391 ns; Loc. = LC_X10_Y14_N2; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1110 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.687 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI 10 COMB LC_X10_Y14_N3 5 " "Info: 10: + IC(0.182 ns) + CELL(0.114 ns) = 8.687 ns; Loc. = LC_X10_Y14_N3; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1490 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.983 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38 11 COMB LC_X10_Y14_N4 8 " "Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 8.983 ns; Loc. = LC_X10_Y14_N4; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 491 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.292 ns) 10.433 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[3\]~2055 12 COMB LC_X9_Y14_N8 5 " "Info: 12: + IC(1.158 ns) + CELL(0.292 ns) = 10.433 ns; Loc. = LC_X9_Y14_N8; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[3\]~2055'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2055 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1211 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.292 ns) 11.985 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[2\]~10 13 COMB LC_X9_Y11_N2 1 " "Info: 13: + IC(1.260 ns) + CELL(0.292 ns) = 11.985 ns; Loc. = LC_X9_Y11_N2; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[2\]~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2055 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[2]~10 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1090 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.292 ns) 12.729 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[2\]~11 14 COMB LC_X9_Y11_N0 4 " "Info: 14: + IC(0.452 ns) + CELL(0.292 ns) = 12.729 ns; Loc. = LC_X9_Y11_N0; Fanout = 4; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[2\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[2]~10 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[2]~11 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1091 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 13.025 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[2\]~1667 15 COMB LC_X9_Y11_N1 8 " "Info: 15: + IC(0.182 ns) + CELL(0.114 ns) = 13.025 ns; Loc. = LC_X9_Y11_N1; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[2\]~1667'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[2]~11 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1667 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1092 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.114 ns) 14.260 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[10\]~COMBOUT 16 COMB LC_X13_Y11_N4 2 " "Info: 16: + IC(1.121 ns) + CELL(0.114 ns) = 14.260 ns; Loc. = LC_X13_Y11_N4; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[10\]~COMBOUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1667 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~COMBOUT } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1650 60 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.423 ns) 15.385 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~2 17 COMB LC_X12_Y11_N2 1 " "Info: 17: + IC(0.702 ns) + CELL(0.423 ns) = 15.385 ns; Loc. = LC_X12_Y11_N2; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 220 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.463 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~3 18 COMB LC_X12_Y11_N3 1 " "Info: 18: + IC(0.000 ns) + CELL(0.078 ns) = 15.463 ns; Loc. = LC_X12_Y11_N3; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 218 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 15.641 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~4 19 COMB LC_X12_Y11_N4 1 " "Info: 19: + IC(0.000 ns) + CELL(0.178 ns) = 15.641 ns; Loc. = LC_X12_Y11_N4; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1663 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 16.262 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7 20 COMB LC_X12_Y11_N7 1 " "Info: 20: + IC(0.000 ns) + CELL(0.621 ns) = 16.262 ns; Loc. = LC_X12_Y11_N7; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1672 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 16.558 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165 21 COMB LC_X12_Y11_N8 1 " "Info: 21: + IC(0.182 ns) + CELL(0.114 ns) = 16.558 ns; Loc. = LC_X12_Y11_N8; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1673 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 17.049 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 22 REG LC_X12_Y11_N9 5 " "Info: 22: + IC(0.182 ns) + CELL(0.309 ns) = 17.049 ns; Loc. = LC_X12_Y11_N9; Fanout = 5; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.949 ns ( 29.03 % ) " "Info: Total cell delay = 4.949 ns ( 29.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.100 ns ( 70.97 % ) " "Info: Total interconnect delay = 12.100 ns ( 70.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.049 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~61 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1867 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1869 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|GEN_LO~606 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2055 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[2]~10 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[2]~11 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1667 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.049 ns" { CPU_Core:inst|SCHKT:inst|ENA {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~61 {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1867 {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1869 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|GEN_LO~606 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2055 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[2]~10 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[2]~11 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1667 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~COMBOUT {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.659ns 0.781ns 0.712ns 0.743ns 0.182ns 0.444ns 1.248ns 0.728ns 0.182ns 0.182ns 1.158ns 1.260ns 0.452ns 0.182ns 1.121ns 0.702ns 0.000ns 0.000ns 0.000ns 0.182ns 0.182ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.442ns 0.114ns 0.590ns 0.114ns 0.114ns 0.292ns 0.292ns 0.292ns 0.114ns 0.114ns 0.423ns 0.078ns 0.178ns 0.621ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.368 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.657ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.218 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[4] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.218 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[4] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.686ns 0.531ns 0.182ns 0.469ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.049 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~61 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1867 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1869 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|GEN_LO~606 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2055 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[2]~10 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[2]~11 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1667 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.049 ns" { CPU_Core:inst|SCHKT:inst|ENA {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~61 {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1867 {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1869 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|GEN_LO~606 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2055 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[2]~10 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[2]~11 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1667 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~COMBOUT {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.659ns 0.781ns 0.712ns 0.743ns 0.182ns 0.444ns 1.248ns 0.728ns 0.182ns 0.182ns 1.158ns 1.260ns 0.452ns 0.182ns 1.121ns 0.702ns 0.000ns 0.000ns 0.000ns 0.182ns 0.182ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.442ns 0.114ns 0.590ns 0.114ns 0.114ns 0.292ns 0.292ns 0.292ns 0.114ns 0.114ns 0.423ns 0.078ns 0.178ns 0.621ns 0.114ns 0.309ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irsr_reg\[1\] register sld_hub:sld_hub_inst\|tdo 79.13 MHz 12.638 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 79.13 MHz between source register \"sld_hub:sld_hub_inst\|irsr_reg\[1\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 12.638 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.058 ns + Longest register register " "Info: + Longest register to register delay is 6.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[1\] 1 REG LC_X14_Y4_N8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y4_N8; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.442 ns) 1.803 ns sld_hub:sld_hub_inst\|Equal3~0 2 COMB LC_X13_Y3_N1 2 " "Info: 2: + IC(1.361 ns) + CELL(0.442 ns) = 1.803 ns; Loc. = LC_X13_Y3_N1; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|Equal3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { sld_hub:sld_hub_inst|irsr_reg[1] sld_hub:sld_hub_inst|Equal3~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.114 ns) 3.459 ns sld_hub:sld_hub_inst\|tdo~9 3 COMB LC_X11_Y5_N8 1 " "Info: 3: + IC(1.542 ns) + CELL(0.114 ns) = 3.459 ns; Loc. = LC_X11_Y5_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~9 } "NODE_NAME" } } { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.292 ns) 4.884 ns sld_hub:sld_hub_inst\|tdo~10 4 COMB LC_X13_Y5_N6 1 " "Info: 4: + IC(1.133 ns) + CELL(0.292 ns) = 4.884 ns; Loc. = LC_X13_Y5_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { sld_hub:sld_hub_inst|tdo~9 sld_hub:sld_hub_inst|tdo~10 } "NODE_NAME" } } { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.738 ns) 6.058 ns sld_hub:sld_hub_inst\|tdo 5 REG LC_X13_Y5_N1 1 " "Info: 5: + IC(0.436 ns) + CELL(0.738 ns) = 6.058 ns; Loc. = LC_X13_Y5_N1; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.586 ns ( 26.18 % ) " "Info: Total cell delay = 1.586 ns ( 26.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 73.82 % ) " "Info: Total interconnect delay = 4.472 ns ( 73.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.058 ns" { sld_hub:sld_hub_inst|irsr_reg[1] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~9 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.058 ns" { sld_hub:sld_hub_inst|irsr_reg[1] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~9 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.361ns 1.542ns 1.133ns 0.436ns } { 0.000ns 0.442ns 0.114ns 0.292ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.282 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 295 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 295; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.571 ns) + CELL(0.711 ns) 5.282 ns sld_hub:sld_hub_inst\|tdo 2 REG LC_X13_Y5_N1 1 " "Info: 2: + IC(4.571 ns) + CELL(0.711 ns) = 5.282 ns; Loc. = LC_X13_Y5_N1; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.282 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.46 % ) " "Info: Total cell delay = 0.711 ns ( 13.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.571 ns ( 86.54 % ) " "Info: Total interconnect delay = 4.571 ns ( 86.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.282 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.282 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.571ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.282 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 295 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 295; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.571 ns) + CELL(0.711 ns) 5.282 ns sld_hub:sld_hub_inst\|irsr_reg\[1\] 2 REG LC_X14_Y4_N8 10 " "Info: 2: + IC(4.571 ns) + CELL(0.711 ns) = 5.282 ns; Loc. = LC_X14_Y4_N8; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.282 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.46 % ) " "Info: Total cell delay = 0.711 ns ( 13.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.571 ns ( 86.54 % ) " "Info: Total interconnect delay = 4.571 ns ( 86.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.282 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.282 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|irsr_reg[1] {} } { 0.000ns 4.571ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.282 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.282 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.571ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.282 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.282 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|irsr_reg[1] {} } { 0.000ns 4.571ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } } { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.058 ns" { sld_hub:sld_hub_inst|irsr_reg[1] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~9 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.058 ns" { sld_hub:sld_hub_inst|irsr_reg[1] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~9 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.361ns 1.542ns 1.133ns 0.436ns } { 0.000ns 0.442ns 0.114ns 0.292ns 0.738ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.282 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.282 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.571ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.282 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.282 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|irsr_reg[1] {} } { 0.000ns 4.571ns } { 0.000ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 register CPU_Core:inst\|SCHKT:inst\|CT2\[1\] register CPU_Core:inst\|SCHKT:inst\|CT2\[1\] -170 ps " "Info: Minimum slack time is -170 ps for clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" between source register \"CPU_Core:inst\|SCHKT:inst\|CT2\[1\]\" and destination register \"CPU_Core:inst\|SCHKT:inst\|CT2\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.867 ns + Shortest register register " "Info: + Shortest register to register delay is 0.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|CT2\[1\] 1 REG LC_X8_Y17_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y17_N5; Fanout = 3; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.309 ns) 0.867 ns CPU_Core:inst\|SCHKT:inst\|CT2\[1\] 2 REG LC_X8_Y17_N5 3 " "Info: 2: + IC(0.558 ns) + CELL(0.309 ns) = 0.867 ns; Loc. = LC_X8_Y17_N5; Fanout = 3; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { CPU_Core:inst|SCHKT:inst|CT2[1] CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 35.64 % ) " "Info: Total cell delay = 0.309 ns ( 35.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.558 ns ( 64.36 % ) " "Info: Total interconnect delay = 0.558 ns ( 64.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { CPU_Core:inst|SCHKT:inst|CT2[1] CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.867 ns" { CPU_Core:inst|SCHKT:inst|CT2[1] {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 0.558ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.037 ns - Smallest register register " "Info: - Smallest register to register requirement is 1.037 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.885 ns " "Info: + Latch edge is -1.885 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Destination clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.885 ns " "Info: - Launch edge is -1.885 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Source clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.246 ns + Smallest " "Info: + Smallest clock skew is 1.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 9.221 ns + Longest register " "Info: + Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 9.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 622 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 622; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.935 ns) 2.609 ns CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\] 2 REG LC_X26_Y10_N4 3 " "Info: 2: + IC(1.674 ns) + CELL(0.935 ns) = 2.609 ns; Loc. = LC_X26_Y10_N4; Fanout = 3; REG Node = 'CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[4] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1958 78 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.590 ns) 4.302 ns CPU_Core:inst\|SCHKT:inst\|CLKA~60 3 COMB LC_X27_Y10_N7 1 " "Info: 3: + IC(1.103 ns) + CELL(0.590 ns) = 4.302 ns; Loc. = LC_X27_Y10_N7; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[4] CPU_Core:inst|SCHKT:inst|CLKA~60 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 200 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 5.030 ns CPU_Core:inst\|SCHKT:inst\|CLKA~61 4 COMB LC_X27_Y10_N5 5 " "Info: 4: + IC(0.436 ns) + CELL(0.292 ns) = 5.030 ns; Loc. = LC_X27_Y10_N5; Fanout = 5; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 206 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.480 ns) + CELL(0.711 ns) 9.221 ns CPU_Core:inst\|SCHKT:inst\|CT2\[1\] 5 REG LC_X8_Y17_N5 3 " "Info: 5: + IC(3.480 ns) + CELL(0.711 ns) = 9.221 ns; Loc. = LC_X8_Y17_N5; Fanout = 3; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.191 ns" { CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 27.42 % ) " "Info: Total cell delay = 2.528 ns ( 27.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.693 ns ( 72.58 % ) " "Info: Total interconnect delay = 6.693 ns ( 72.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.221 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[4] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.221 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[4] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 1.674ns 1.103ns 0.436ns 3.480ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 7.975 ns - Shortest register " "Info: - Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 7.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 622 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 622; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.935 ns) 2.609 ns CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\] 2 REG LC_X26_Y10_N9 2 " "Info: 2: + IC(1.674 ns) + CELL(0.935 ns) = 2.609 ns; Loc. = LC_X26_Y10_N9; Fanout = 2; REG Node = 'CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1958 78 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.442 ns) 3.784 ns CPU_Core:inst\|SCHKT:inst\|CLKA~61 3 COMB LC_X27_Y10_N5 5 " "Info: 3: + IC(0.733 ns) + CELL(0.442 ns) = 3.784 ns; Loc. = LC_X27_Y10_N5; Fanout = 5; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] CPU_Core:inst|SCHKT:inst|CLKA~61 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 206 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.480 ns) + CELL(0.711 ns) 7.975 ns CPU_Core:inst\|SCHKT:inst\|CT2\[1\] 4 REG LC_X8_Y17_N5 3 " "Info: 4: + IC(3.480 ns) + CELL(0.711 ns) = 7.975 ns; Loc. = LC_X8_Y17_N5; Fanout = 3; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.191 ns" { CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.088 ns ( 26.18 % ) " "Info: Total cell delay = 2.088 ns ( 26.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.887 ns ( 73.82 % ) " "Info: Total interconnect delay = 5.887 ns ( 73.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.975 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.975 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 1.674ns 0.733ns 3.480ns } { 0.000ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.221 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[4] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.221 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[4] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 1.674ns 1.103ns 0.436ns 3.480ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.975 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.975 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 1.674ns 0.733ns 3.480ns } { 0.000ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.221 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[4] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.221 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[4] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 1.674ns 1.103ns 0.436ns 3.480ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.975 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.975 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 1.674ns 0.733ns 3.480ns } { 0.000ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { CPU_Core:inst|SCHKT:inst|CT2[1] CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.867 ns" { CPU_Core:inst|SCHKT:inst|CT2[1] {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 0.558ns } { 0.000ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.221 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[4] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.221 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[4] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 1.674ns 1.103ns 0.436ns 3.480ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.975 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.975 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 1.674ns 0.733ns 3.480ns } { 0.000ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "pll50:inst17\|altpll:altpll_component\|_clk0 4 " "Warning: Can't achieve minimum setup and hold requirement pll50:inst17\|altpll:altpll_component\|_clk0 along 4 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[1\] P0I\[1\] CLK 12.828 ns register " "Info: tsu for register \"CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[1\]\" (data pin = \"P0I\[1\]\", clock pin = \"CLK\") is 12.828 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.274 ns + Longest pin register " "Info: + Longest pin to register delay is 13.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns P0I\[1\] 1 PIN PIN_173 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 2; PIN Node = 'P0I\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0I[1] } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/MCU8951.bdf" { { 328 416 584 344 "P0I\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.767 ns) + CELL(0.292 ns) 8.528 ns CPU_Core:inst\|MCU80512:inst3\|IROMD\[1\]~822 2 COMB LC_X19_Y13_N2 3 " "Info: 2: + IC(6.767 ns) + CELL(0.292 ns) = 8.528 ns; Loc. = LC_X19_Y13_N2; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|IROMD\[1\]~822'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.059 ns" { P0I[1] CPU_Core:inst|MCU80512:inst3|IROMD[1]~822 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 259 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.114 ns) 10.224 ns CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|DIRECT_ADDR\[1\]~603 3 COMB LC_X13_Y13_N2 2 " "Info: 3: + IC(1.582 ns) + CELL(0.114 ns) = 10.224 ns; Loc. = LC_X13_Y13_N2; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|DIRECT_ADDR\[1\]~603'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { CPU_Core:inst|MCU80512:inst3|IROMD[1]~822 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1471 54 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.114 ns) 11.454 ns CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|NEXT_FA\[1\]~562 4 COMB LC_X15_Y13_N5 1 " "Info: 4: + IC(1.116 ns) + CELL(0.114 ns) = 11.454 ns; Loc. = LC_X15_Y13_N5; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|NEXT_FA\[1\]~562'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~562 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1533 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.607 ns) 13.274 ns CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[1\] 5 REG LC_X15_Y12_N1 50 " "Info: 5: + IC(1.213 ns) + CELL(0.607 ns) = 13.274 ns; Loc. = LC_X15_Y12_N1; Fanout = 50; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~562 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1938 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.596 ns ( 19.56 % ) " "Info: Total cell delay = 2.596 ns ( 19.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.678 ns ( 80.44 % ) " "Info: Total interconnect delay = 10.678 ns ( 80.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.274 ns" { P0I[1] CPU_Core:inst|MCU80512:inst3|IROMD[1]~822 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~562 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.274 ns" { P0I[1] {} P0I[1]~out0 {} CPU_Core:inst|MCU80512:inst3|IROMD[1]~822 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~562 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[1] {} } { 0.000ns 0.000ns 6.767ns 1.582ns 1.116ns 1.213ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.114ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1938 46 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll50:inst17\|altpll:altpll_component\|_clk0 -1.885 ns - " "Info: - Offset between input clock \"CLK\" and output clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is -1.885 ns" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/MCU8951.bdf" { { 128 552 720 144 "CLK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 2.368 ns - Shortest register " "Info: - Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 622 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 622; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.711 ns) 2.368 ns CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[1\] 2 REG LC_X15_Y12_N1 50 " "Info: 2: + IC(1.657 ns) + CELL(0.711 ns) = 2.368 ns; Loc. = LC_X15_Y12_N1; Fanout = 50; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1938 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 30.03 % ) " "Info: Total cell delay = 0.711 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.657 ns ( 69.97 % ) " "Info: Total interconnect delay = 1.657 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.368 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[1] {} } { 0.000ns 1.657ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.274 ns" { P0I[1] CPU_Core:inst|MCU80512:inst3|IROMD[1]~822 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~562 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.274 ns" { P0I[1] {} P0I[1]~out0 {} CPU_Core:inst|MCU80512:inst3|IROMD[1]~822 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~562 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[1] {} } { 0.000ns 0.000ns 6.767ns 1.582ns 1.116ns 1.213ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.114ns 0.607ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.368 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[1] {} } { 0.000ns 1.657ns } { 0.000ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK SPK CPU_Core:inst\|MCU80512:inst3\|m3s025bo:U14\|OPC\[1\] 17.025 ns register " "Info: tco from clock \"CLK\" to destination pin \"SPK\" through register \"CPU_Core:inst\|MCU80512:inst3\|m3s025bo:U14\|OPC\[1\]\" is 17.025 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll50:inst17\|altpll:altpll_component\|_clk0 -1.885 ns + " "Info: + Offset between input clock \"CLK\" and output clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is -1.885 ns" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/MCU8951.bdf" { { 128 552 720 144 "CLK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 2.397 ns + Longest register " "Info: + Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 2.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 622 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 622; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.711 ns) 2.397 ns CPU_Core:inst\|MCU80512:inst3\|m3s025bo:U14\|OPC\[1\] 2 REG LC_X13_Y16_N9 20 " "Info: 2: + IC(1.686 ns) + CELL(0.711 ns) = 2.397 ns; Loc. = LC_X13_Y16_N9; Fanout = 20; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s025bo:U14\|OPC\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1946 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 29.66 % ) " "Info: Total cell delay = 0.711 ns ( 29.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.686 ns ( 70.34 % ) " "Info: Total interconnect delay = 1.686 ns ( 70.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[1] {} } { 0.000ns 1.686ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1946 46 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.289 ns + Longest register pin " "Info: + Longest register to pin delay is 16.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|MCU80512:inst3\|m3s025bo:U14\|OPC\[1\] 1 REG LC_X13_Y16_N9 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y16_N9; Fanout = 20; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s025bo:U14\|OPC\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1946 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.114 ns) 1.783 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|AI~59 2 COMB LC_X12_Y17_N9 4 " "Info: 2: + IC(1.669 ns) + CELL(0.114 ns) = 1.783 ns; Loc. = LC_X12_Y17_N9; Fanout = 4; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|AI~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[1] CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AI~59 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 301 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.599 ns) + CELL(0.590 ns) 3.972 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|AW~30 3 COMB LC_X15_Y14_N5 8 " "Info: 3: + IC(1.599 ns) + CELL(0.590 ns) = 3.972 ns; Loc. = LC_X15_Y14_N5; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|AW~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AI~59 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AW~30 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1767 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.004 ns) + CELL(0.442 ns) 6.418 ns CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|OAI\[1\]~494 4 COMB LC_X19_Y13_N1 1 " "Info: 4: + IC(2.004 ns) + CELL(0.442 ns) = 6.418 ns; Loc. = LC_X19_Y13_N1; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|OAI\[1\]~494'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AW~30 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~494 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1806 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.114 ns) 8.266 ns CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|OAI\[1\]~76 5 COMB LC_X16_Y12_N3 1 " "Info: 5: + IC(1.734 ns) + CELL(0.114 ns) = 8.266 ns; Loc. = LC_X16_Y12_N3; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|OAI\[1\]~76'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~494 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~76 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1807 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.442 ns) 9.119 ns CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|OAI\[1\]~77 6 COMB LC_X16_Y12_N5 2 " "Info: 6: + IC(0.411 ns) + CELL(0.442 ns) = 9.119 ns; Loc. = LC_X16_Y12_N5; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|OAI\[1\]~77'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~76 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~77 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/CPU_Core.vqm" 1810 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.114 ns) 9.663 ns inst7~1 7 COMB LC_X16_Y12_N2 1 " "Info: 7: + IC(0.430 ns) + CELL(0.114 ns) = 9.663 ns; Loc. = LC_X16_Y12_N2; Fanout = 1; COMB Node = 'inst7~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~77 inst7~1 } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/MCU8951.bdf" { { 744 1336 1400 888 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.590 ns) 10.677 ns inst7 8 COMB LC_X16_Y12_N7 1 " "Info: 8: + IC(0.424 ns) + CELL(0.590 ns) = 10.677 ns; Loc. = LC_X16_Y12_N7; Fanout = 1; COMB Node = 'inst7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { inst7~1 inst7 } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/MCU8951.bdf" { { 744 1336 1400 888 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.504 ns) + CELL(2.108 ns) 16.289 ns SPK 9 PIN PIN_104 0 " "Info: 9: + IC(3.504 ns) + CELL(2.108 ns) = 16.289 ns; Loc. = PIN_104; Fanout = 0; PIN Node = 'SPK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.612 ns" { inst7 SPK } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/MCU8951.bdf" { { 808 1400 1576 824 "SPK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.514 ns ( 27.71 % ) " "Info: Total cell delay = 4.514 ns ( 27.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.775 ns ( 72.29 % ) " "Info: Total interconnect delay = 11.775 ns ( 72.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.289 ns" { CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[1] CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AI~59 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AW~30 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~494 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~76 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~77 inst7~1 inst7 SPK } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.289 ns" { CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[1] {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AI~59 {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AW~30 {} CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~494 {} CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~76 {} CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~77 {} inst7~1 {} inst7 {} SPK {} } { 0.000ns 1.669ns 1.599ns 2.004ns 1.734ns 0.411ns 0.430ns 0.424ns 3.504ns } { 0.000ns 0.114ns 0.590ns 0.442ns 0.114ns 0.442ns 0.114ns 0.590ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[1] {} } { 0.000ns 1.686ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.289 ns" { CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[1] CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AI~59 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AW~30 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~494 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~76 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~77 inst7~1 inst7 SPK } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.289 ns" { CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[1] {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AI~59 {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AW~30 {} CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~494 {} CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~76 {} CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~77 {} inst7~1 {} inst7 {} SPK {} } { 0.000ns 1.669ns 1.599ns 2.004ns 1.734ns 0.411ns 0.430ns 0.424ns 3.504ns } { 0.000ns 0.114ns 0.590ns 0.442ns 0.114ns 0.442ns 0.114ns 0.590ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.124 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.124 ns) 2.124 ns altera_reserved_tdo 2 PIN PIN_149 0 " "Info: 2: + IC(0.000 ns) + CELL(2.124 ns) = 2.124 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 100.00 % ) " "Info: Total cell delay = 2.124 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.124 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] altera_internal_jtag altera_internal_jtag~TCKUTAP 3.636 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.636 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.282 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 295 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 295; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.571 ns) + CELL(0.711 ns) 5.282 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 2 REG LC_X8_Y4_N8 2 " "Info: 2: + IC(4.571 ns) + CELL(0.711 ns) = 5.282 ns; Loc. = LC_X8_Y4_N8; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.282 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.46 % ) " "Info: Total cell delay = 0.711 ns ( 13.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.571 ns ( 86.54 % ) " "Info: Total interconnect delay = 4.571 ns ( 86.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.282 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.282 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 4.571ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.661 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag 1 PIN JTAG_X1_Y10_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 12; PIN Node = 'altera_internal_jtag'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.115 ns) 1.661 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 2 REG LC_X8_Y4_N8 2 " "Info: 2: + IC(1.546 ns) + CELL(0.115 ns) = 1.661 ns; Loc. = LC_X8_Y4_N8; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { altera_internal_jtag sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "../../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 6.92 % ) " "Info: Total cell delay = 0.115 ns ( 6.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.546 ns ( 93.08 % ) " "Info: Total interconnect delay = 1.546 ns ( 93.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { altera_internal_jtag sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.661 ns" { altera_internal_jtag {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 1.546ns } { 0.000ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.282 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.282 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 4.571ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { altera_internal_jtag sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.661 ns" { altera_internal_jtag {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 1.546ns } { 0.000ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "CLK POE\[3\] pll50:inst17\|altpll:altpll_component\|_clk0 2.769 ns clock " "Info: Minimum tco from clock \"CLK\" to destination pin \"POE\[3\]\" through clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 2.769 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll50:inst17\|altpll:altpll_component\|_clk0 -1.885 ns + " "Info: + Offset between input clock \"CLK\" and output clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is -1.885 ns" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/MCU8951.bdf" { { 128 552 720 144 "CLK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.654 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 4.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 622 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 622; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(2.108 ns) 4.654 ns POE\[3\] 2 PIN PIN_223 0 " "Info: 2: + IC(2.546 ns) + CELL(2.108 ns) = 4.654 ns; Loc. = PIN_223; Fanout = 0; PIN Node = 'POE\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 POE[3] } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/8051Terminal/moebasic2.0/MCU8951.bdf" { { 632 832 1008 648 "POE\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 45.29 % ) " "Info: Total cell delay = 2.108 ns ( 45.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.546 ns ( 54.71 % ) " "Info: Total interconnect delay = 2.546 ns ( 54.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 POE[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} POE[3] {} } { 0.000ns 2.546ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 POE[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} POE[3] {} } { 0.000ns 2.546ns } { 0.000ns 2.108ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.124 ns Shortest " "Info: Shortest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.124 ns) 2.124 ns altera_reserved_tdo 2 PIN PIN_149 0 " "Info: 2: + IC(0.000 ns) + CELL(2.124 ns) = 2.124 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 100.00 % ) " "Info: Total cell delay = 2.124 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.124 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "140 " "Info: Peak virtual memory: 140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 02 16:03:42 2014 " "Info: Processing ended: Thu Jan 02 16:03:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
