Analysis & Elaboration report for Mini_SRC_CPU
Fri Feb 07 06:16:42 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |datapath_tb_and
  5. Analysis & Elaboration Settings
  6. Port Connectivity Checks: "datapath:DUT|register_32:MAR"
  7. Port Connectivity Checks: "datapath:DUT|alu:ALU|subtractor_32bit:u_sub|adder_32bit:add_one"
  8. Port Connectivity Checks: "datapath:DUT|alu:ALU|subtractor_32bit:u_sub"
  9. Port Connectivity Checks: "datapath:DUT|alu:ALU|adder_32bit:u_adder|full_adder:adder_gen[0].fa_inst"
 10. Port Connectivity Checks: "datapath:DUT|alu:ALU|adder_32bit:u_adder"
 11. Port Connectivity Checks: "datapath:DUT|alu:ALU"
 12. Port Connectivity Checks: "datapath:DUT|register_32:IR"
 13. Port Connectivity Checks: "datapath:DUT"
 14. Analysis & Elaboration Messages
 15. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Feb 07 06:16:42 2025       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; Mini_SRC_CPU                                ;
; Top-level Entity Name         ; datapath_tb_and                             ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |datapath_tb_and ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; Default        ; 0000  ; Unsigned Binary                                        ;
; Reg_load1a     ; 0001  ; Unsigned Binary                                        ;
; Reg_load1b     ; 0010  ; Unsigned Binary                                        ;
; Reg_load2a     ; 0011  ; Unsigned Binary                                        ;
; Reg_load2b     ; 0100  ; Unsigned Binary                                        ;
; Reg_load3a     ; 0101  ; Unsigned Binary                                        ;
; Reg_load3b     ; 0110  ; Unsigned Binary                                        ;
; T0             ; 0111  ; Unsigned Binary                                        ;
; T1             ; 1000  ; Unsigned Binary                                        ;
; T2             ; 1001  ; Unsigned Binary                                        ;
; T3             ; 1010  ; Unsigned Binary                                        ;
; T4             ; 1011  ; Unsigned Binary                                        ;
; T5             ; 1100  ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; datapath_tb_and    ; Mini_SRC_CPU       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DUT|register_32:MAR"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DUT|alu:ALU|subtractor_32bit:u_sub|adder_32bit:add_one"                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; B[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; COUT     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DUT|alu:ALU|subtractor_32bit:u_sub"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; BORROW ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DUT|alu:ALU|adder_32bit:u_adder|full_adder:adder_gen[0].fa_inst" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DUT|alu:ALU|adder_32bit:u_adder"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; COUT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DUT|alu:ALU"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DUT|register_32:IR"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "datapath:DUT"           ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; clear            ; Input ; Info     ; Stuck at GND ;
; incPC            ; Input ; Info     ; Stuck at GND ;
; GP_addr[3]       ; Input ; Info     ; Stuck at GND ;
; Mdatain[31..30]  ; Input ; Info     ; Stuck at GND ;
; Mdatain[24..22]  ; Input ; Info     ; Stuck at GND ;
; Mdatain[14..6]   ; Input ; Info     ; Stuck at GND ;
; Mdatain[28]      ; Input ; Info     ; Stuck at GND ;
; Mdatain[26]      ; Input ; Info     ; Stuck at GND ;
; Mdatain[20]      ; Input ; Info     ; Stuck at GND ;
; Mdatain[18]      ; Input ; Info     ; Stuck at GND ;
; Mdatain[4]       ; Input ; Info     ; Stuck at GND ;
; Mdatain[0]       ; Input ; Info     ; Stuck at GND ;
; MDR_read         ; Input ; Info     ; Stuck at GND ;
; e_PC             ; Input ; Info     ; Stuck at GND ;
; e_IR             ; Input ; Info     ; Stuck at GND ;
; e_Y              ; Input ; Info     ; Stuck at GND ;
; e_Z              ; Input ; Info     ; Stuck at GND ;
; e_HI             ; Input ; Info     ; Stuck at GND ;
; e_LO             ; Input ; Info     ; Stuck at GND ;
; e_MDR            ; Input ; Info     ; Stuck at GND ;
; e_MAR            ; Input ; Info     ; Stuck at GND ;
; e_GP             ; Input ; Info     ; Stuck at GND ;
; ALU_op           ; Input ; Info     ; Stuck at GND ;
; BusDataSelect[3] ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Feb 07 06:16:25 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mini_SRC_CPU -c Mini_SRC_CPU --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu/subtractor_32bit.v
    Info (12023): Found entity 1: subtractor_32bit File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/subtractor_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/full_adder.v
    Info (12023): Found entity 1: full_adder File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/full_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/divider.v
    Info (12023): Found entity 1: divider File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/booth_multiplier.v
    Info (12023): Found entity 1: booth_multiplier File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/booth_multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registers/program_counter.v
    Info (12023): Found entity 1: program_counter File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/program_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: bus File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.v
    Info (12023): Found entity 1: datapath_tb File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file registers/register_64.v
    Info (12023): Found entity 1: register_64 File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_64.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registers/register_32.v
    Info (12023): Found entity 1: register_32 File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registers/register_file.v
    Info (12023): Found entity 1: register_file File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_file.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registers/mdr.v
    Info (12023): Found entity 1: mdr File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/mdr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/alu.v
    Info (12023): Found entity 1: alu File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/adder_32bit.v
    Info (12023): Found entity 1: adder_32bit File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/adder_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/datapath_tb_and.v
    Info (12023): Found entity 1: datapath_tb_and File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 2
Info (12127): Elaborating entity "datapath_tb_and" for the top level hierarchy
Warning (10755): Verilog HDL warning at datapath_tb_and.v(47): assignments to clock create a combinational loop File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 47
Info (10264): Verilog HDL Case Statement information at datapath_tb_and.v(52): all case item expressions in this case statement are onehot File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 52
Warning (10240): Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable "clear", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable "BusDataSelect", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable "GP_addr", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable "e_MAR", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable "e_Z", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable "e_PC", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable "e_MDR", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable "e_IR", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable "e_Y", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable "e_GP", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable "e_HI", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable "e_LO", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable "incPC", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable "MDR_read", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable "alu_op", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at datapath_tb_and.v(68): inferring latch(es) for variable "Mdatain", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[0]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[1]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[2]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[3]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[4]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[5]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[6]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[7]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[8]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[9]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[10]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[11]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[12]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[13]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[14]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[15]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[16]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[17]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[18]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[19]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[20]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[21]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[22]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[23]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[24]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[25]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[26]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[27]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[28]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[29]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[30]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "Mdatain[31]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "alu_op[0]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "alu_op[1]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "alu_op[2]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "alu_op[3]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "MDR_read" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "incPC" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "e_LO" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "e_HI" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "e_GP" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "e_Y" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "e_IR" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "e_MDR" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "e_PC" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "e_Z" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "e_MAR" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "GP_addr[0]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "GP_addr[1]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "GP_addr[2]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "GP_addr[3]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "BusDataSelect[0]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "BusDataSelect[1]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "BusDataSelect[2]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "BusDataSelect[3]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "BusDataSelect[4]" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (10041): Inferred latch for "clear" at datapath_tb_and.v(68) File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 68
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:DUT" File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 39
Info (12128): Elaborating entity "register_file" for hierarchy "datapath:DUT|register_file:GP_reg" File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v Line: 43
Warning (10240): Verilog HDL Always Construct warning at register_file.v(16): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_file.v Line: 16
Info (12128): Elaborating entity "program_counter" for hierarchy "datapath:DUT|program_counter:PC" File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v Line: 63
Info (12128): Elaborating entity "register_32" for hierarchy "datapath:DUT|register_32:IR" File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v Line: 64
Info (12128): Elaborating entity "alu" for hierarchy "datapath:DUT|alu:ALU" File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v Line: 69
Info (12128): Elaborating entity "adder_32bit" for hierarchy "datapath:DUT|alu:ALU|adder_32bit:u_adder" File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/alu.v Line: 45
Info (12128): Elaborating entity "full_adder" for hierarchy "datapath:DUT|alu:ALU|adder_32bit:u_adder|full_adder:adder_gen[0].fa_inst" File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/adder_32bit.v Line: 21
Info (12128): Elaborating entity "subtractor_32bit" for hierarchy "datapath:DUT|alu:ALU|subtractor_32bit:u_sub" File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/alu.v Line: 53
Info (12128): Elaborating entity "booth_multiplier" for hierarchy "datapath:DUT|alu:ALU|booth_multiplier:u_mult" File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/alu.v Line: 60
Warning (10199): Verilog HDL Case Statement warning at booth_multiplier.v(26): case item expression never matches the case expression File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/booth_multiplier.v Line: 26
Info (10264): Verilog HDL Case Statement information at booth_multiplier.v(25): all case item expressions in this case statement are onehot File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/booth_multiplier.v Line: 25
Info (12128): Elaborating entity "divider" for hierarchy "datapath:DUT|alu:ALU|divider:u_div" File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/ALU/alu.v Line: 68
Info (12128): Elaborating entity "register_64" for hierarchy "datapath:DUT|register_64:Z" File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v Line: 71
Info (12128): Elaborating entity "mdr" for hierarchy "datapath:DUT|mdr:MDR" File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v Line: 77
Info (12128): Elaborating entity "bus" for hierarchy "datapath:DUT|bus:bus" File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v Line: 84
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clock" is missing source, defaulting to GND File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Testbenches/datapath_tb_and.v Line: 4
Info (144001): Generated suppressed messages file D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/output_files/Mini_SRC_CPU.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Fri Feb 07 06:16:42 2025
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:18


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/output_files/Mini_SRC_CPU.map.smsg.


