
Amaltheia.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4f0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ab4  0800b690  0800b690  0000c690  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c144  0800c144  0000e1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c144  0800c144  0000d144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c14c  0800c14c  0000e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c14c  0800c14c  0000d14c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c150  0800c150  0000d150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800c154  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000690  200001d4  0800c328  0000e1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000864  0800c328  0000e864  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f927  00000000  00000000  0000e204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025f8  00000000  00000000  0001db2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da0  00000000  00000000  00020128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a93  00000000  00000000  00020ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018077  00000000  00000000  0002195b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013008  00000000  00000000  000399d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d529  00000000  00000000  0004c9da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d9f03  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b10  00000000  00000000  000d9f48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  000dea58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b678 	.word	0x0800b678

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	0800b678 	.word	0x0800b678

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000eec:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000ef0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000ef4:	f003 0301 	and.w	r3, r3, #1
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d013      	beq.n	8000f24 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000efc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f00:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000f04:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d00b      	beq.n	8000f24 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000f0c:	e000      	b.n	8000f10 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000f0e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000f10:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d0f9      	beq.n	8000f0e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000f1a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	b2d2      	uxtb	r2, r2
 8000f22:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000f24:	687b      	ldr	r3, [r7, #4]
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	370c      	adds	r7, #12
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr

08000f32 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Define the ITM port for SWV
int _write(int file, char *ptr, int len) {
 8000f32:	b580      	push	{r7, lr}
 8000f34:	b086      	sub	sp, #24
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	60f8      	str	r0, [r7, #12]
 8000f3a:	60b9      	str	r1, [r7, #8]
 8000f3c:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++) {
 8000f3e:	2300      	movs	r3, #0
 8000f40:	617b      	str	r3, [r7, #20]
 8000f42:	e009      	b.n	8000f58 <_write+0x26>
        ITM_SendChar((*ptr++));
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	1c5a      	adds	r2, r3, #1
 8000f48:	60ba      	str	r2, [r7, #8]
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff ffc9 	bl	8000ee4 <ITM_SendChar>
    for (int i = 0; i < len; i++) {
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	3301      	adds	r3, #1
 8000f56:	617b      	str	r3, [r7, #20]
 8000f58:	697a      	ldr	r2, [r7, #20]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	dbf1      	blt.n	8000f44 <_write+0x12>
    }
    return len;
 8000f60:	687b      	ldr	r3, [r7, #4]
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3718      	adds	r7, #24
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
	...

08000f6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000f70:	ed2d 8b02 	vpush	{d8}
 8000f74:	b0c6      	sub	sp, #280	@ 0x118
 8000f76:	af1a      	add	r7, sp, #104	@ 0x68
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f78:	f001 fb92 	bl	80026a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f7c:	f000 fbe8 	bl	8001750 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f80:	f000 fda2 	bl	8001ac8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f84:	f000 fd68 	bl	8001a58 <MX_DMA_Init>
  MX_I2C1_Init();
 8000f88:	f000 fc4a 	bl	8001820 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000f8c:	f000 fd3a 	bl	8001a04 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000f90:	f000 fc74 	bl	800187c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000f94:	f000 fd0c 	bl	80019b0 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8000f98:	f000 fca6 	bl	80018e8 <MX_SPI2_Init>
  MX_SPI5_Init();
 8000f9c:	f000 fcd6 	bl	800194c <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */
	printf("\r\n=== FLIGHT CONTROLLER BOOT ===\r\n");
 8000fa0:	4836      	ldr	r0, [pc, #216]	@ (800107c <main+0x110>)
 8000fa2:	f007 fce9 	bl	8008978 <puts>

	// --- 1. Initialize Telemetry Structure ---
	telem_data.header = 0xDEADBEEF;
 8000fa6:	4b36      	ldr	r3, [pc, #216]	@ (8001080 <main+0x114>)
 8000fa8:	4a36      	ldr	r2, [pc, #216]	@ (8001084 <main+0x118>)
 8000faa:	601a      	str	r2, [r3, #0]
	telem_data.magic_footer = 0xAB;
 8000fac:	4b34      	ldr	r3, [pc, #208]	@ (8001080 <main+0x114>)
 8000fae:	22ab      	movs	r2, #171	@ 0xab
 8000fb0:	775a      	strb	r2, [r3, #29]
	telem_data.timestamp = 0.0f;
 8000fb2:	4b33      	ldr	r3, [pc, #204]	@ (8001080 <main+0x114>)
 8000fb4:	f04f 0200 	mov.w	r2, #0
 8000fb8:	605a      	str	r2, [r3, #4]
	telem_data.voltage = 12.0f;
 8000fba:	4b31      	ldr	r3, [pc, #196]	@ (8001080 <main+0x114>)
 8000fbc:	4a32      	ldr	r2, [pc, #200]	@ (8001088 <main+0x11c>)
 8000fbe:	619a      	str	r2, [r3, #24]
	telem_data.sensor_status = 0;
 8000fc0:	4b2f      	ldr	r3, [pc, #188]	@ (8001080 <main+0x114>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	771a      	strb	r2, [r3, #28]
	// Fill with test pattern to verify DMA is reading memory
	// memset(&telem_data.roll, 0xAA, 12);

	// --- 2. Start SPI5 Circular DMA ---
	// Slave Mode: Waits for ESP8266 to pull CS Low
	if (HAL_SPI_TransmitReceive_DMA(&hspi5, (uint8_t*)&telem_data, spi_rx_buffer, sizeof(Telemetry_Packet_t)) != HAL_OK) {
 8000fc6:	231e      	movs	r3, #30
 8000fc8:	4a30      	ldr	r2, [pc, #192]	@ (800108c <main+0x120>)
 8000fca:	492d      	ldr	r1, [pc, #180]	@ (8001080 <main+0x114>)
 8000fcc:	4830      	ldr	r0, [pc, #192]	@ (8001090 <main+0x124>)
 8000fce:	f004 fc29 	bl	8005824 <HAL_SPI_TransmitReceive_DMA>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d00c      	beq.n	8000ff2 <main+0x86>
		printf("SPI5 DMA Start Failed!\r\n");
 8000fd8:	482e      	ldr	r0, [pc, #184]	@ (8001094 <main+0x128>)
 8000fda:	f007 fccd 	bl	8008978 <puts>
		while(1) {
			HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 8000fde:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000fe2:	482d      	ldr	r0, [pc, #180]	@ (8001098 <main+0x12c>)
 8000fe4:	f002 faa3 	bl	800352e <HAL_GPIO_TogglePin>
			HAL_Delay(50);
 8000fe8:	2032      	movs	r0, #50	@ 0x32
 8000fea:	f001 fbcb 	bl	8002784 <HAL_Delay>
			HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 8000fee:	bf00      	nop
 8000ff0:	e7f5      	b.n	8000fde <main+0x72>
		}
	} else {
		printf("SPI5 DMA Started (Circular Mode)\r\n");
 8000ff2:	482a      	ldr	r0, [pc, #168]	@ (800109c <main+0x130>)
 8000ff4:	f007 fcc0 	bl	8008978 <puts>
	}

	// --- 3. Start Lidar DMA ---
	HAL_UART_Receive_DMA(&huart1, lidar_dma_buffer, LIDAR_BUF_SIZE);
 8000ff8:	2280      	movs	r2, #128	@ 0x80
 8000ffa:	4929      	ldr	r1, [pc, #164]	@ (80010a0 <main+0x134>)
 8000ffc:	4829      	ldr	r0, [pc, #164]	@ (80010a4 <main+0x138>)
 8000ffe:	f005 f8fb 	bl	80061f8 <HAL_UART_Receive_DMA>
	printf("Lidar DMA Started\r\n");
 8001002:	4829      	ldr	r0, [pc, #164]	@ (80010a8 <main+0x13c>)
 8001004:	f007 fcb8 	bl	8008978 <puts>

	I2C1_Scan();
 8001008:	f000 ff1c 	bl	8001e44 <I2C1_Scan>

	// --- SENSOR SETUP ---
	uint8_t current_status = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf

	// Gyro (SPI1)
	memset(&gyro_raw, 0, sizeof(gyro_raw));
 8001012:	2206      	movs	r2, #6
 8001014:	2100      	movs	r1, #0
 8001016:	4825      	ldr	r0, [pc, #148]	@ (80010ac <main+0x140>)
 8001018:	f007 fd8e 	bl	8008b38 <memset>
	if (!I3GD20_Init(&i3gd20, &hspi1)) {
 800101c:	4924      	ldr	r1, [pc, #144]	@ (80010b0 <main+0x144>)
 800101e:	4825      	ldr	r0, [pc, #148]	@ (80010b4 <main+0x148>)
 8001020:	f006 faaa 	bl	8007578 <I3GD20_Init>
 8001024:	4603      	mov	r3, r0
 8001026:	f083 0301 	eor.w	r3, r3, #1
 800102a:	b2db      	uxtb	r3, r3
 800102c:	2b00      	cmp	r3, #0
 800102e:	d003      	beq.n	8001038 <main+0xcc>
		printf("I3GD20 init FAILED\r\n");
 8001030:	4821      	ldr	r0, [pc, #132]	@ (80010b8 <main+0x14c>)
 8001032:	f007 fca1 	bl	8008978 <puts>
 8001036:	e00d      	b.n	8001054 <main+0xe8>
	} else {
		printf("I3GD20 init OK\r\n");
 8001038:	4820      	ldr	r0, [pc, #128]	@ (80010bc <main+0x150>)
 800103a:	f007 fc9d 	bl	8008978 <puts>
		I3GD20_CalibrateZeroRate(&i3gd20, 1000);
 800103e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001042:	481c      	ldr	r0, [pc, #112]	@ (80010b4 <main+0x148>)
 8001044:	f006 fb26 	bl	8007694 <I3GD20_CalibrateZeroRate>
		current_status |= 0x01;
 8001048:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 800104c:	f043 0301 	orr.w	r3, r3, #1
 8001050:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
	}

	// Accel/Mag (I2C1)
	memset(&imu, 0, sizeof(imu));
 8001054:	2210      	movs	r2, #16
 8001056:	2100      	movs	r1, #0
 8001058:	4819      	ldr	r0, [pc, #100]	@ (80010c0 <main+0x154>)
 800105a:	f007 fd6d 	bl	8008b38 <memset>
	if (!LSM303_Init(&imu, &hi2c1, LSM303_ACCEL_SCALE_2G)) {
 800105e:	2200      	movs	r2, #0
 8001060:	4918      	ldr	r1, [pc, #96]	@ (80010c4 <main+0x158>)
 8001062:	4817      	ldr	r0, [pc, #92]	@ (80010c0 <main+0x154>)
 8001064:	f006 fd96 	bl	8007b94 <LSM303_Init>
 8001068:	4603      	mov	r3, r0
 800106a:	f083 0301 	eor.w	r3, r3, #1
 800106e:	b2db      	uxtb	r3, r3
 8001070:	2b00      	cmp	r3, #0
 8001072:	d02b      	beq.n	80010cc <main+0x160>
		printf("LSM303 init FAILED\r\n");
 8001074:	4814      	ldr	r0, [pc, #80]	@ (80010c8 <main+0x15c>)
 8001076:	f007 fc7f 	bl	8008978 <puts>
 800107a:	e030      	b.n	80010de <main+0x172>
 800107c:	0800b690 	.word	0x0800b690
 8001080:	200006a8 	.word	0x200006a8
 8001084:	deadbeef 	.word	0xdeadbeef
 8001088:	41400000 	.word	0x41400000
 800108c:	200006c8 	.word	0x200006c8
 8001090:	200002f4 	.word	0x200002f4
 8001094:	0800b6b4 	.word	0x0800b6b4
 8001098:	40020c00 	.word	0x40020c00
 800109c:	0800b6cc 	.word	0x0800b6cc
 80010a0:	20000620 	.word	0x20000620
 80010a4:	2000040c 	.word	0x2000040c
 80010a8:	0800b6f0 	.word	0x0800b6f0
 80010ac:	20000588 	.word	0x20000588
 80010b0:	20000244 	.word	0x20000244
 80010b4:	20000578 	.word	0x20000578
 80010b8:	0800b704 	.word	0x0800b704
 80010bc:	0800b718 	.word	0x0800b718
 80010c0:	2000055c 	.word	0x2000055c
 80010c4:	200001f0 	.word	0x200001f0
 80010c8:	0800b728 	.word	0x0800b728
	} else {
		printf("LSM303 init OK\r\n");
 80010cc:	48cf      	ldr	r0, [pc, #828]	@ (800140c <main+0x4a0>)
 80010ce:	f007 fc53 	bl	8008978 <puts>
		current_status |= 0x06;
 80010d2:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80010d6:	f043 0306 	orr.w	r3, r3, #6
 80010da:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
	}

	// --- CONTROL INIT ---
	PID_Init(&pid_roll,  1.0f, 0.0f, 0.0f, 0.01f, 100.0f);
 80010de:	ed9f 2acc 	vldr	s4, [pc, #816]	@ 8001410 <main+0x4a4>
 80010e2:	eddf 1acc 	vldr	s3, [pc, #816]	@ 8001414 <main+0x4a8>
 80010e6:	ed9f 1acc 	vldr	s2, [pc, #816]	@ 8001418 <main+0x4ac>
 80010ea:	eddf 0acb 	vldr	s1, [pc, #812]	@ 8001418 <main+0x4ac>
 80010ee:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80010f2:	48ca      	ldr	r0, [pc, #808]	@ (800141c <main+0x4b0>)
 80010f4:	f006 f95e 	bl	80073b4 <PID_Init>
	PID_Init(&pid_pitch, 1.0f, 0.0f, 0.0f, 0.01f, 100.0f);
 80010f8:	ed9f 2ac5 	vldr	s4, [pc, #788]	@ 8001410 <main+0x4a4>
 80010fc:	eddf 1ac5 	vldr	s3, [pc, #788]	@ 8001414 <main+0x4a8>
 8001100:	ed9f 1ac5 	vldr	s2, [pc, #788]	@ 8001418 <main+0x4ac>
 8001104:	eddf 0ac4 	vldr	s1, [pc, #784]	@ 8001418 <main+0x4ac>
 8001108:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800110c:	48c4      	ldr	r0, [pc, #784]	@ (8001420 <main+0x4b4>)
 800110e:	f006 f951 	bl	80073b4 <PID_Init>
	PID_Init(&pid_yaw,   1.0f, 0.0f, 0.0f, 0.01f, 100.0f);
 8001112:	ed9f 2abf 	vldr	s4, [pc, #764]	@ 8001410 <main+0x4a4>
 8001116:	eddf 1abf 	vldr	s3, [pc, #764]	@ 8001414 <main+0x4a8>
 800111a:	ed9f 1abf 	vldr	s2, [pc, #764]	@ 8001418 <main+0x4ac>
 800111e:	eddf 0abe 	vldr	s1, [pc, #760]	@ 8001418 <main+0x4ac>
 8001122:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001126:	48bf      	ldr	r0, [pc, #764]	@ (8001424 <main+0x4b8>)
 8001128:	f006 f944 	bl	80073b4 <PID_Init>

	Kalman_Init(&kf_roll,  0.003f, 0.03f);
 800112c:	eddf 0abe 	vldr	s1, [pc, #760]	@ 8001428 <main+0x4bc>
 8001130:	ed9f 0abe 	vldr	s0, [pc, #760]	@ 800142c <main+0x4c0>
 8001134:	48be      	ldr	r0, [pc, #760]	@ (8001430 <main+0x4c4>)
 8001136:	f006 fb83 	bl	8007840 <Kalman_Init>
	Kalman_Init(&kf_pitch, 0.003f, 0.03f);
 800113a:	eddf 0abb 	vldr	s1, [pc, #748]	@ 8001428 <main+0x4bc>
 800113e:	ed9f 0abb 	vldr	s0, [pc, #748]	@ 800142c <main+0x4c0>
 8001142:	48bc      	ldr	r0, [pc, #752]	@ (8001434 <main+0x4c8>)
 8001144:	f006 fb7c 	bl	8007840 <Kalman_Init>
	Kalman_Init(&kf_yaw,   0.005f, 0.1f);
 8001148:	eddf 0abb 	vldr	s1, [pc, #748]	@ 8001438 <main+0x4cc>
 800114c:	ed9f 0abb 	vldr	s0, [pc, #748]	@ 800143c <main+0x4d0>
 8001150:	48bb      	ldr	r0, [pc, #748]	@ (8001440 <main+0x4d4>)
 8001152:	f006 fb75 	bl	8007840 <Kalman_Init>

	memset(&raw, 0, sizeof(raw));
 8001156:	220c      	movs	r2, #12
 8001158:	2100      	movs	r1, #0
 800115a:	48ba      	ldr	r0, [pc, #744]	@ (8001444 <main+0x4d8>)
 800115c:	f007 fcec 	bl	8008b38 <memset>
	uint32_t last = HAL_GetTick();
 8001160:	f001 fb04 	bl	800276c <HAL_GetTick>
 8001164:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8

	printf("Initialization Complete. Entering Loop.\r\n");
 8001168:	48b7      	ldr	r0, [pc, #732]	@ (8001448 <main+0x4dc>)
 800116a:	f007 fc05 	bl	8008978 <puts>
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		// --- SPI5 WATCHDOG ------------------------------------------------
		// If SPI state gets stuck or errors out (due to ESP boot noise)
		if (hspi5.State == HAL_SPI_STATE_READY || hspi5.ErrorCode != HAL_SPI_ERROR_NONE)
 800116e:	4bb7      	ldr	r3, [pc, #732]	@ (800144c <main+0x4e0>)
 8001170:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001174:	b2db      	uxtb	r3, r3
 8001176:	2b01      	cmp	r3, #1
 8001178:	d003      	beq.n	8001182 <main+0x216>
 800117a:	4bb4      	ldr	r3, [pc, #720]	@ (800144c <main+0x4e0>)
 800117c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800117e:	2b00      	cmp	r3, #0
 8001180:	d00b      	beq.n	800119a <main+0x22e>
		{
			// Reset Logic
			HAL_SPI_Abort(&hspi5);
 8001182:	48b2      	ldr	r0, [pc, #712]	@ (800144c <main+0x4e0>)
 8001184:	f004 fc4a 	bl	8005a1c <HAL_SPI_Abort>
			hspi5.ErrorCode = HAL_SPI_ERROR_NONE;
 8001188:	4bb0      	ldr	r3, [pc, #704]	@ (800144c <main+0x4e0>)
 800118a:	2200      	movs	r2, #0
 800118c:	655a      	str	r2, [r3, #84]	@ 0x54
			HAL_SPI_TransmitReceive_DMA(&hspi5, (uint8_t*)&telem_data, spi_rx_buffer, sizeof(Telemetry_Packet_t));
 800118e:	231e      	movs	r3, #30
 8001190:	4aaf      	ldr	r2, [pc, #700]	@ (8001450 <main+0x4e4>)
 8001192:	49b0      	ldr	r1, [pc, #704]	@ (8001454 <main+0x4e8>)
 8001194:	48ad      	ldr	r0, [pc, #692]	@ (800144c <main+0x4e0>)
 8001196:	f004 fb45 	bl	8005824 <HAL_SPI_TransmitReceive_DMA>
		}
		// ------------------------------------------------------------------

		// 1. Process Lidar
		Process_Lidar_DMA();
 800119a:	f000 fdb1 	bl	8001d00 <Process_Lidar_DMA>

		uint32_t now = HAL_GetTick();
 800119e:	f001 fae5 	bl	800276c <HAL_GetTick>
 80011a2:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4

		// 2. Run Control Loop at 100Hz (10ms)
		if (now - last >= 10) {
 80011a6:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80011aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80011ae:	1ad3      	subs	r3, r2, r3
 80011b0:	2b09      	cmp	r3, #9
 80011b2:	d9dc      	bls.n	800116e <main+0x202>

			float dt_sec = (now - last) / 1000.0f;
 80011b4:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80011b8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	ee07 3a90 	vmov	s15, r3
 80011c2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80011c6:	eddf 6aa4 	vldr	s13, [pc, #656]	@ 8001458 <main+0x4ec>
 80011ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011ce:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
			last = now;
 80011d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80011d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

			// Heartbeat LED (Slow Blink to show alive)
			static uint32_t led_timer = 0;
			if (now - led_timer > 500) {
 80011da:	4ba0      	ldr	r3, [pc, #640]	@ (800145c <main+0x4f0>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80011e8:	d908      	bls.n	80011fc <main+0x290>
				HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 80011ea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011ee:	489c      	ldr	r0, [pc, #624]	@ (8001460 <main+0x4f4>)
 80011f0:	f002 f99d 	bl	800352e <HAL_GPIO_TogglePin>
				led_timer = now;
 80011f4:	4a99      	ldr	r2, [pc, #612]	@ (800145c <main+0x4f0>)
 80011f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80011fa:	6013      	str	r3, [r2, #0]
			static float ax_g = 0, ay_g = 0, az_g = 0;
			static float mx_G = 0, my_G = 0, mz_G = 0;
			static float gx = 0, gy = 0, gz = 0;

			// --- Reads ---
			if (LSM303_ReadAccel(&imu, &raw)) {
 80011fc:	4991      	ldr	r1, [pc, #580]	@ (8001444 <main+0x4d8>)
 80011fe:	4899      	ldr	r0, [pc, #612]	@ (8001464 <main+0x4f8>)
 8001200:	f006 fd7e 	bl	8007d00 <LSM303_ReadAccel>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d02c      	beq.n	8001264 <main+0x2f8>
				ax_g = raw.ax * imu.accel_g_per_lsb;
 800120a:	4b8e      	ldr	r3, [pc, #568]	@ (8001444 <main+0x4d8>)
 800120c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001210:	ee07 3a90 	vmov	s15, r3
 8001214:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001218:	4b92      	ldr	r3, [pc, #584]	@ (8001464 <main+0x4f8>)
 800121a:	edd3 7a02 	vldr	s15, [r3, #8]
 800121e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001222:	4b91      	ldr	r3, [pc, #580]	@ (8001468 <main+0x4fc>)
 8001224:	edc3 7a00 	vstr	s15, [r3]
				ay_g = raw.ay * imu.accel_g_per_lsb;
 8001228:	4b86      	ldr	r3, [pc, #536]	@ (8001444 <main+0x4d8>)
 800122a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800122e:	ee07 3a90 	vmov	s15, r3
 8001232:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001236:	4b8b      	ldr	r3, [pc, #556]	@ (8001464 <main+0x4f8>)
 8001238:	edd3 7a02 	vldr	s15, [r3, #8]
 800123c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001240:	4b8a      	ldr	r3, [pc, #552]	@ (800146c <main+0x500>)
 8001242:	edc3 7a00 	vstr	s15, [r3]
				az_g = raw.az * imu.accel_g_per_lsb;
 8001246:	4b7f      	ldr	r3, [pc, #508]	@ (8001444 <main+0x4d8>)
 8001248:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800124c:	ee07 3a90 	vmov	s15, r3
 8001250:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001254:	4b83      	ldr	r3, [pc, #524]	@ (8001464 <main+0x4f8>)
 8001256:	edd3 7a02 	vldr	s15, [r3, #8]
 800125a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800125e:	4b84      	ldr	r3, [pc, #528]	@ (8001470 <main+0x504>)
 8001260:	edc3 7a00 	vstr	s15, [r3]
			}

			if (LSM303_ReadMag(&imu, &raw)) {
 8001264:	4977      	ldr	r1, [pc, #476]	@ (8001444 <main+0x4d8>)
 8001266:	487f      	ldr	r0, [pc, #508]	@ (8001464 <main+0x4f8>)
 8001268:	f006 fd82 	bl	8007d70 <LSM303_ReadMag>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d02c      	beq.n	80012cc <main+0x360>
				mx_G = raw.mx * imu.mag_gauss_per_lsb;
 8001272:	4b74      	ldr	r3, [pc, #464]	@ (8001444 <main+0x4d8>)
 8001274:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001278:	ee07 3a90 	vmov	s15, r3
 800127c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001280:	4b78      	ldr	r3, [pc, #480]	@ (8001464 <main+0x4f8>)
 8001282:	edd3 7a03 	vldr	s15, [r3, #12]
 8001286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800128a:	4b7a      	ldr	r3, [pc, #488]	@ (8001474 <main+0x508>)
 800128c:	edc3 7a00 	vstr	s15, [r3]
				my_G = raw.my * imu.mag_gauss_per_lsb;
 8001290:	4b6c      	ldr	r3, [pc, #432]	@ (8001444 <main+0x4d8>)
 8001292:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001296:	ee07 3a90 	vmov	s15, r3
 800129a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800129e:	4b71      	ldr	r3, [pc, #452]	@ (8001464 <main+0x4f8>)
 80012a0:	edd3 7a03 	vldr	s15, [r3, #12]
 80012a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012a8:	4b73      	ldr	r3, [pc, #460]	@ (8001478 <main+0x50c>)
 80012aa:	edc3 7a00 	vstr	s15, [r3]
				mz_G = raw.mz * imu.mag_gauss_per_lsb;
 80012ae:	4b65      	ldr	r3, [pc, #404]	@ (8001444 <main+0x4d8>)
 80012b0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80012b4:	ee07 3a90 	vmov	s15, r3
 80012b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012bc:	4b69      	ldr	r3, [pc, #420]	@ (8001464 <main+0x4f8>)
 80012be:	edd3 7a03 	vldr	s15, [r3, #12]
 80012c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012c6:	4b6d      	ldr	r3, [pc, #436]	@ (800147c <main+0x510>)
 80012c8:	edc3 7a00 	vstr	s15, [r3]
			}

			if (i3gd20.initialized && I3GD20_ReadGyro(&i3gd20, &gyro_raw)) {
 80012cc:	4b6c      	ldr	r3, [pc, #432]	@ (8001480 <main+0x514>)
 80012ce:	7b9b      	ldrb	r3, [r3, #14]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d05d      	beq.n	8001390 <main+0x424>
 80012d4:	496b      	ldr	r1, [pc, #428]	@ (8001484 <main+0x518>)
 80012d6:	486a      	ldr	r0, [pc, #424]	@ (8001480 <main+0x514>)
 80012d8:	f006 fa50 	bl	800777c <I3GD20_ReadGyro>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d056      	beq.n	8001390 <main+0x424>
				float gx_phys = gyro_raw.gx * i3gd20.dps_per_lsb;
 80012e2:	4b68      	ldr	r3, [pc, #416]	@ (8001484 <main+0x518>)
 80012e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012e8:	ee07 3a90 	vmov	s15, r3
 80012ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f0:	4b63      	ldr	r3, [pc, #396]	@ (8001480 <main+0x514>)
 80012f2:	edd3 7a01 	vldr	s15, [r3, #4]
 80012f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012fa:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
				float gy_phys = gyro_raw.gy * i3gd20.dps_per_lsb;
 80012fe:	4b61      	ldr	r3, [pc, #388]	@ (8001484 <main+0x518>)
 8001300:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001304:	ee07 3a90 	vmov	s15, r3
 8001308:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800130c:	4b5c      	ldr	r3, [pc, #368]	@ (8001480 <main+0x514>)
 800130e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001316:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
				float gz_phys = gyro_raw.gz * i3gd20.dps_per_lsb;
 800131a:	4b5a      	ldr	r3, [pc, #360]	@ (8001484 <main+0x518>)
 800131c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001320:	ee07 3a90 	vmov	s15, r3
 8001324:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001328:	4b55      	ldr	r3, [pc, #340]	@ (8001480 <main+0x514>)
 800132a:	edd3 7a01 	vldr	s15, [r3, #4]
 800132e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001332:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94

				gx = gy_phys;
 8001336:	4a54      	ldr	r2, [pc, #336]	@ (8001488 <main+0x51c>)
 8001338:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800133c:	6013      	str	r3, [r2, #0]
				gy = gx_phys;
 800133e:	4a53      	ldr	r2, [pc, #332]	@ (800148c <main+0x520>)
 8001340:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001344:	6013      	str	r3, [r2, #0]
				gz = -gz_phys;
 8001346:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 800134a:	eef1 7a67 	vneg.f32	s15, s15
 800134e:	4b50      	ldr	r3, [pc, #320]	@ (8001490 <main+0x524>)
 8001350:	edc3 7a00 	vstr	s15, [r3]

				Kalman_Predict(&kf_roll, gx, dt_sec);
 8001354:	4b4c      	ldr	r3, [pc, #304]	@ (8001488 <main+0x51c>)
 8001356:	edd3 7a00 	vldr	s15, [r3]
 800135a:	edd7 0a28 	vldr	s1, [r7, #160]	@ 0xa0
 800135e:	eeb0 0a67 	vmov.f32	s0, s15
 8001362:	4833      	ldr	r0, [pc, #204]	@ (8001430 <main+0x4c4>)
 8001364:	f006 fa88 	bl	8007878 <Kalman_Predict>
				Kalman_Predict(&kf_pitch, gy, dt_sec);
 8001368:	4b48      	ldr	r3, [pc, #288]	@ (800148c <main+0x520>)
 800136a:	edd3 7a00 	vldr	s15, [r3]
 800136e:	edd7 0a28 	vldr	s1, [r7, #160]	@ 0xa0
 8001372:	eeb0 0a67 	vmov.f32	s0, s15
 8001376:	482f      	ldr	r0, [pc, #188]	@ (8001434 <main+0x4c8>)
 8001378:	f006 fa7e 	bl	8007878 <Kalman_Predict>
				Kalman_Predict(&kf_yaw, gz, dt_sec);
 800137c:	4b44      	ldr	r3, [pc, #272]	@ (8001490 <main+0x524>)
 800137e:	edd3 7a00 	vldr	s15, [r3]
 8001382:	edd7 0a28 	vldr	s1, [r7, #160]	@ 0xa0
 8001386:	eeb0 0a67 	vmov.f32	s0, s15
 800138a:	482d      	ldr	r0, [pc, #180]	@ (8001440 <main+0x4d4>)
 800138c:	f006 fa74 	bl	8007878 <Kalman_Predict>
			}

			// --- Fusion ---
			float ax = ax_g;
 8001390:	4b35      	ldr	r3, [pc, #212]	@ (8001468 <main+0x4fc>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
			float ay = ay_g;
 8001398:	4b34      	ldr	r3, [pc, #208]	@ (800146c <main+0x500>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			float az = az_g;
 80013a0:	4b33      	ldr	r3, [pc, #204]	@ (8001470 <main+0x504>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			float mx = mx_G - 0.24f;
 80013a8:	4b32      	ldr	r3, [pc, #200]	@ (8001474 <main+0x508>)
 80013aa:	edd3 7a00 	vldr	s15, [r3]
 80013ae:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001494 <main+0x528>
 80013b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80013b6:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
			float my = -(my_G - 0.24f);
 80013ba:	4b2f      	ldr	r3, [pc, #188]	@ (8001478 <main+0x50c>)
 80013bc:	edd3 7a00 	vldr	s15, [r3]
 80013c0:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8001494 <main+0x528>
 80013c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80013c8:	eef1 7a67 	vneg.f32	s15, s15
 80013cc:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
			float mz = -(mz_G + 0.08f);
 80013d0:	4b2a      	ldr	r3, [pc, #168]	@ (800147c <main+0x510>)
 80013d2:	edd3 7a00 	vldr	s15, [r3]
 80013d6:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001498 <main+0x52c>
 80013da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013de:	eef1 7a67 	vneg.f32	s15, s15
 80013e2:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c

			float accel_roll = atan2f(ay, az) * 57.29578f;
 80013e6:	edd7 0a22 	vldr	s1, [r7, #136]	@ 0x88
 80013ea:	ed97 0a23 	vldr	s0, [r7, #140]	@ 0x8c
 80013ee:	f009 fa37 	bl	800a860 <atan2f>
 80013f2:	eef0 7a40 	vmov.f32	s15, s0
 80013f6:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800149c <main+0x530>
 80013fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013fe:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
			float accel_pitch = atan2f(-ax, sqrtf(ay*ay + az*az)) * 57.29578f;
 8001402:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8001406:	eeb1 8a67 	vneg.f32	s16, s15
 800140a:	e049      	b.n	80014a0 <main+0x534>
 800140c:	0800b73c 	.word	0x0800b73c
 8001410:	42c80000 	.word	0x42c80000
 8001414:	3c23d70a 	.word	0x3c23d70a
 8001418:	00000000 	.word	0x00000000
 800141c:	200005cc 	.word	0x200005cc
 8001420:	200005e8 	.word	0x200005e8
 8001424:	20000604 	.word	0x20000604
 8001428:	3cf5c28f 	.word	0x3cf5c28f
 800142c:	3b449ba6 	.word	0x3b449ba6
 8001430:	2000059c 	.word	0x2000059c
 8001434:	200005ac 	.word	0x200005ac
 8001438:	3dcccccd 	.word	0x3dcccccd
 800143c:	3ba3d70a 	.word	0x3ba3d70a
 8001440:	200005bc 	.word	0x200005bc
 8001444:	2000056c 	.word	0x2000056c
 8001448:	0800b74c 	.word	0x0800b74c
 800144c:	200002f4 	.word	0x200002f4
 8001450:	200006c8 	.word	0x200006c8
 8001454:	200006a8 	.word	0x200006a8
 8001458:	447a0000 	.word	0x447a0000
 800145c:	200006e8 	.word	0x200006e8
 8001460:	40020c00 	.word	0x40020c00
 8001464:	2000055c 	.word	0x2000055c
 8001468:	200006ec 	.word	0x200006ec
 800146c:	200006f0 	.word	0x200006f0
 8001470:	200006f4 	.word	0x200006f4
 8001474:	200006f8 	.word	0x200006f8
 8001478:	200006fc 	.word	0x200006fc
 800147c:	20000700 	.word	0x20000700
 8001480:	20000578 	.word	0x20000578
 8001484:	20000588 	.word	0x20000588
 8001488:	20000704 	.word	0x20000704
 800148c:	20000708 	.word	0x20000708
 8001490:	2000070c 	.word	0x2000070c
 8001494:	3e75c28f 	.word	0x3e75c28f
 8001498:	3da3d70a 	.word	0x3da3d70a
 800149c:	42652ee1 	.word	0x42652ee1
 80014a0:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80014a4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80014a8:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80014ac:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80014b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014b4:	eeb0 0a67 	vmov.f32	s0, s15
 80014b8:	f009 f9d4 	bl	800a864 <sqrtf>
 80014bc:	eef0 7a40 	vmov.f32	s15, s0
 80014c0:	eef0 0a67 	vmov.f32	s1, s15
 80014c4:	eeb0 0a48 	vmov.f32	s0, s16
 80014c8:	f009 f9ca 	bl	800a860 <atan2f>
 80014cc:	eef0 7a40 	vmov.f32	s15, s0
 80014d0:	ed1f 7a0e 	vldr	s14, [pc, #-56]	@ 800149c <main+0x530>
 80014d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014d8:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74

			float est_roll  = Kalman_Update(&kf_roll,  accel_roll);
 80014dc:	ed97 0a1e 	vldr	s0, [r7, #120]	@ 0x78
 80014e0:	488e      	ldr	r0, [pc, #568]	@ (800171c <main+0x7b0>)
 80014e2:	f006 f9f5 	bl	80078d0 <Kalman_Update>
 80014e6:	ed87 0a1c 	vstr	s0, [r7, #112]	@ 0x70
			float est_pitch = Kalman_Update(&kf_pitch, accel_pitch);
 80014ea:	ed97 0a1d 	vldr	s0, [r7, #116]	@ 0x74
 80014ee:	488c      	ldr	r0, [pc, #560]	@ (8001720 <main+0x7b4>)
 80014f0:	f006 f9ee 	bl	80078d0 <Kalman_Update>
 80014f4:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c

			float phi = est_roll * 0.0174533f;
 80014f8:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80014fc:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 8001724 <main+0x7b8>
 8001500:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001504:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
			float theta = est_pitch * 0.0174533f;
 8001508:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800150c:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8001724 <main+0x7b8>
 8001510:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001514:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
			float By = my * cosf(phi) - mz * sinf(phi);
 8001518:	ed97 0a1a 	vldr	s0, [r7, #104]	@ 0x68
 800151c:	f009 f9c0 	bl	800a8a0 <cosf>
 8001520:	eeb0 7a40 	vmov.f32	s14, s0
 8001524:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8001528:	ee27 8a27 	vmul.f32	s16, s14, s15
 800152c:	ed97 0a1a 	vldr	s0, [r7, #104]	@ 0x68
 8001530:	f009 f9fa 	bl	800a928 <sinf>
 8001534:	eeb0 7a40 	vmov.f32	s14, s0
 8001538:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 800153c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001540:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001544:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
			float Bx = mx * cosf(theta) + (my * sinf(phi) + mz * cosf(phi)) * sinf(theta);
 8001548:	ed97 0a19 	vldr	s0, [r7, #100]	@ 0x64
 800154c:	f009 f9a8 	bl	800a8a0 <cosf>
 8001550:	eeb0 7a40 	vmov.f32	s14, s0
 8001554:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8001558:	ee27 8a27 	vmul.f32	s16, s14, s15
 800155c:	ed97 0a1a 	vldr	s0, [r7, #104]	@ 0x68
 8001560:	f009 f9e2 	bl	800a928 <sinf>
 8001564:	eeb0 7a40 	vmov.f32	s14, s0
 8001568:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800156c:	ee67 8a27 	vmul.f32	s17, s14, s15
 8001570:	ed97 0a1a 	vldr	s0, [r7, #104]	@ 0x68
 8001574:	f009 f994 	bl	800a8a0 <cosf>
 8001578:	eeb0 7a40 	vmov.f32	s14, s0
 800157c:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001580:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001584:	ee78 8aa7 	vadd.f32	s17, s17, s15
 8001588:	ed97 0a19 	vldr	s0, [r7, #100]	@ 0x64
 800158c:	f009 f9cc 	bl	800a928 <sinf>
 8001590:	eef0 7a40 	vmov.f32	s15, s0
 8001594:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001598:	ee78 7a27 	vadd.f32	s15, s16, s15
 800159c:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
			float mag_yaw = atan2f(-By, Bx) * 57.29578f;
 80015a0:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80015a4:	eef1 7a67 	vneg.f32	s15, s15
 80015a8:	edd7 0a17 	vldr	s1, [r7, #92]	@ 0x5c
 80015ac:	eeb0 0a67 	vmov.f32	s0, s15
 80015b0:	f009 f956 	bl	800a860 <atan2f>
 80015b4:	eef0 7a40 	vmov.f32	s15, s0
 80015b8:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8001728 <main+0x7bc>
 80015bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015c0:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58

			float est_yaw = Kalman_Update(&kf_yaw, mag_yaw);
 80015c4:	ed97 0a16 	vldr	s0, [r7, #88]	@ 0x58
 80015c8:	4858      	ldr	r0, [pc, #352]	@ (800172c <main+0x7c0>)
 80015ca:	f006 f981 	bl	80078d0 <Kalman_Update>
 80015ce:	ed87 0a15 	vstr	s0, [r7, #84]	@ 0x54

			// --- Update Telemetry (Atomic Block) ---
			telem_data.header = 0xDEADBEEF;
 80015d2:	4b57      	ldr	r3, [pc, #348]	@ (8001730 <main+0x7c4>)
 80015d4:	4a57      	ldr	r2, [pc, #348]	@ (8001734 <main+0x7c8>)
 80015d6:	601a      	str	r2, [r3, #0]
			telem_data.timestamp = dt_sec;
 80015d8:	4a55      	ldr	r2, [pc, #340]	@ (8001730 <main+0x7c4>)
 80015da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80015de:	6053      	str	r3, [r2, #4]
			telem_data.roll = est_roll;
 80015e0:	4a53      	ldr	r2, [pc, #332]	@ (8001730 <main+0x7c4>)
 80015e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80015e4:	6093      	str	r3, [r2, #8]
			telem_data.pitch = est_pitch;
 80015e6:	4a52      	ldr	r2, [pc, #328]	@ (8001730 <main+0x7c4>)
 80015e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80015ea:	60d3      	str	r3, [r2, #12]
			telem_data.yaw = est_yaw;
 80015ec:	4a50      	ldr	r2, [pc, #320]	@ (8001730 <main+0x7c4>)
 80015ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015f0:	6113      	str	r3, [r2, #16]
			telem_data.altitude = range_dist_cm;
 80015f2:	4b51      	ldr	r3, [pc, #324]	@ (8001738 <main+0x7cc>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a4e      	ldr	r2, [pc, #312]	@ (8001730 <main+0x7c4>)
 80015f8:	6153      	str	r3, [r2, #20]
			telem_data.voltage = 15.0f;
 80015fa:	4b4d      	ldr	r3, [pc, #308]	@ (8001730 <main+0x7c4>)
 80015fc:	4a4f      	ldr	r2, [pc, #316]	@ (800173c <main+0x7d0>)
 80015fe:	619a      	str	r2, [r3, #24]
			telem_data.sensor_status = current_status;
 8001600:	4a4b      	ldr	r2, [pc, #300]	@ (8001730 <main+0x7c4>)
 8001602:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8001606:	7713      	strb	r3, [r2, #28]
			telem_data.magic_footer = 0xAB;
 8001608:	4b49      	ldr	r3, [pc, #292]	@ (8001730 <main+0x7c4>)
 800160a:	22ab      	movs	r2, #171	@ 0xab
 800160c:	775a      	strb	r2, [r3, #29]

			// --- Print to UART (Debug) ---
			// This will now appear on your Serial Terminal (Termite/Putty)
			printf("DATA,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.1f,%.2f,%.2f,%.2f,%.4f\r\n",
 800160e:	4b4c      	ldr	r3, [pc, #304]	@ (8001740 <main+0x7d4>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4618      	mov	r0, r3
 8001614:	f7fe ffa0 	bl	8000558 <__aeabi_f2d>
 8001618:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
 800161c:	4b49      	ldr	r3, [pc, #292]	@ (8001744 <main+0x7d8>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4618      	mov	r0, r3
 8001622:	f7fe ff99 	bl	8000558 <__aeabi_f2d>
 8001626:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
 800162a:	4b47      	ldr	r3, [pc, #284]	@ (8001748 <main+0x7dc>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4618      	mov	r0, r3
 8001630:	f7fe ff92 	bl	8000558 <__aeabi_f2d>
 8001634:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
 8001638:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800163c:	f7fe ff8c 	bl	8000558 <__aeabi_f2d>
 8001640:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
 8001644:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001648:	f7fe ff86 	bl	8000558 <__aeabi_f2d>
 800164c:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
 8001650:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8001654:	f7fe ff80 	bl	8000558 <__aeabi_f2d>
 8001658:	e9c7 0108 	strd	r0, r1, [r7, #32]
 800165c:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8001660:	f7fe ff7a 	bl	8000558 <__aeabi_f2d>
 8001664:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001668:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800166c:	f7fe ff74 	bl	8000558 <__aeabi_f2d>
 8001670:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001674:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8001676:	f7fe ff6f 	bl	8000558 <__aeabi_f2d>
 800167a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800167e:	4b2e      	ldr	r3, [pc, #184]	@ (8001738 <main+0x7cc>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4618      	mov	r0, r3
 8001684:	f7fe ff68 	bl	8000558 <__aeabi_f2d>
 8001688:	e9c7 0100 	strd	r0, r1, [r7]
 800168c:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800168e:	f7fe ff63 	bl	8000558 <__aeabi_f2d>
 8001692:	4682      	mov	sl, r0
 8001694:	468b      	mov	fp, r1
 8001696:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001698:	f7fe ff5e 	bl	8000558 <__aeabi_f2d>
 800169c:	4680      	mov	r8, r0
 800169e:	4689      	mov	r9, r1
 80016a0:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80016a2:	f7fe ff59 	bl	8000558 <__aeabi_f2d>
 80016a6:	4604      	mov	r4, r0
 80016a8:	460d      	mov	r5, r1
 80016aa:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 80016ae:	f7fe ff53 	bl	8000558 <__aeabi_f2d>
 80016b2:	4602      	mov	r2, r0
 80016b4:	460b      	mov	r3, r1
 80016b6:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 80016ba:	e9cd 4516 	strd	r4, r5, [sp, #88]	@ 0x58
 80016be:	e9cd 8914 	strd	r8, r9, [sp, #80]	@ 0x50
 80016c2:	e9cd ab12 	strd	sl, fp, [sp, #72]	@ 0x48
 80016c6:	ed97 7b00 	vldr	d7, [r7]
 80016ca:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 80016ce:	ed97 7b02 	vldr	d7, [r7, #8]
 80016d2:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80016d6:	ed97 7b04 	vldr	d7, [r7, #16]
 80016da:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80016de:	ed97 7b06 	vldr	d7, [r7, #24]
 80016e2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80016e6:	ed97 7b08 	vldr	d7, [r7, #32]
 80016ea:	ed8d 7b08 	vstr	d7, [sp, #32]
 80016ee:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 80016f2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80016f6:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80016fa:	ed8d 7b04 	vstr	d7, [sp, #16]
 80016fe:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8001702:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001706:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 800170a:	ed8d 7b00 	vstr	d7, [sp]
 800170e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001712:	480e      	ldr	r0, [pc, #56]	@ (800174c <main+0x7e0>)
 8001714:	f007 f8c8 	bl	80088a8 <iprintf>
	{
 8001718:	e529      	b.n	800116e <main+0x202>
 800171a:	bf00      	nop
 800171c:	2000059c 	.word	0x2000059c
 8001720:	200005ac 	.word	0x200005ac
 8001724:	3c8efa39 	.word	0x3c8efa39
 8001728:	42652ee1 	.word	0x42652ee1
 800172c:	200005bc 	.word	0x200005bc
 8001730:	200006a8 	.word	0x200006a8
 8001734:	deadbeef 	.word	0xdeadbeef
 8001738:	200006a4 	.word	0x200006a4
 800173c:	41700000 	.word	0x41700000
 8001740:	20000704 	.word	0x20000704
 8001744:	20000708 	.word	0x20000708
 8001748:	2000070c 	.word	0x2000070c
 800174c:	0800b778 	.word	0x0800b778

08001750 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b094      	sub	sp, #80	@ 0x50
 8001754:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001756:	f107 0320 	add.w	r3, r7, #32
 800175a:	2230      	movs	r2, #48	@ 0x30
 800175c:	2100      	movs	r1, #0
 800175e:	4618      	mov	r0, r3
 8001760:	f007 f9ea 	bl	8008b38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001764:	f107 030c 	add.w	r3, r7, #12
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	60da      	str	r2, [r3, #12]
 8001772:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001774:	2300      	movs	r3, #0
 8001776:	60bb      	str	r3, [r7, #8]
 8001778:	4b27      	ldr	r3, [pc, #156]	@ (8001818 <SystemClock_Config+0xc8>)
 800177a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800177c:	4a26      	ldr	r2, [pc, #152]	@ (8001818 <SystemClock_Config+0xc8>)
 800177e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001782:	6413      	str	r3, [r2, #64]	@ 0x40
 8001784:	4b24      	ldr	r3, [pc, #144]	@ (8001818 <SystemClock_Config+0xc8>)
 8001786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001788:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800178c:	60bb      	str	r3, [r7, #8]
 800178e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001790:	2300      	movs	r3, #0
 8001792:	607b      	str	r3, [r7, #4]
 8001794:	4b21      	ldr	r3, [pc, #132]	@ (800181c <SystemClock_Config+0xcc>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a20      	ldr	r2, [pc, #128]	@ (800181c <SystemClock_Config+0xcc>)
 800179a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800179e:	6013      	str	r3, [r2, #0]
 80017a0:	4b1e      	ldr	r3, [pc, #120]	@ (800181c <SystemClock_Config+0xcc>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80017a8:	607b      	str	r3, [r7, #4]
 80017aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017ac:	2301      	movs	r3, #1
 80017ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017b6:	2302      	movs	r3, #2
 80017b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80017be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80017c0:	2304      	movs	r3, #4
 80017c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80017c4:	2348      	movs	r3, #72	@ 0x48
 80017c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017c8:	2302      	movs	r3, #2
 80017ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80017cc:	2303      	movs	r3, #3
 80017ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017d0:	f107 0320 	add.w	r3, r7, #32
 80017d4:	4618      	mov	r0, r3
 80017d6:	f003 f817 	bl	8004808 <HAL_RCC_OscConfig>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80017e0:	f000 fb5c 	bl	8001e9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017e4:	230f      	movs	r3, #15
 80017e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017e8:	2302      	movs	r3, #2
 80017ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017ec:	2300      	movs	r3, #0
 80017ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017f6:	2300      	movs	r3, #0
 80017f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017fa:	f107 030c 	add.w	r3, r7, #12
 80017fe:	2102      	movs	r1, #2
 8001800:	4618      	mov	r0, r3
 8001802:	f003 fa79 	bl	8004cf8 <HAL_RCC_ClockConfig>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800180c:	f000 fb46 	bl	8001e9c <Error_Handler>
  }
}
 8001810:	bf00      	nop
 8001812:	3750      	adds	r7, #80	@ 0x50
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40023800 	.word	0x40023800
 800181c:	40007000 	.word	0x40007000

08001820 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001824:	4b12      	ldr	r3, [pc, #72]	@ (8001870 <MX_I2C1_Init+0x50>)
 8001826:	4a13      	ldr	r2, [pc, #76]	@ (8001874 <MX_I2C1_Init+0x54>)
 8001828:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800182a:	4b11      	ldr	r3, [pc, #68]	@ (8001870 <MX_I2C1_Init+0x50>)
 800182c:	4a12      	ldr	r2, [pc, #72]	@ (8001878 <MX_I2C1_Init+0x58>)
 800182e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001830:	4b0f      	ldr	r3, [pc, #60]	@ (8001870 <MX_I2C1_Init+0x50>)
 8001832:	2200      	movs	r2, #0
 8001834:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001836:	4b0e      	ldr	r3, [pc, #56]	@ (8001870 <MX_I2C1_Init+0x50>)
 8001838:	2200      	movs	r2, #0
 800183a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800183c:	4b0c      	ldr	r3, [pc, #48]	@ (8001870 <MX_I2C1_Init+0x50>)
 800183e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001842:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001844:	4b0a      	ldr	r3, [pc, #40]	@ (8001870 <MX_I2C1_Init+0x50>)
 8001846:	2200      	movs	r2, #0
 8001848:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800184a:	4b09      	ldr	r3, [pc, #36]	@ (8001870 <MX_I2C1_Init+0x50>)
 800184c:	2200      	movs	r2, #0
 800184e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001850:	4b07      	ldr	r3, [pc, #28]	@ (8001870 <MX_I2C1_Init+0x50>)
 8001852:	2200      	movs	r2, #0
 8001854:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001856:	4b06      	ldr	r3, [pc, #24]	@ (8001870 <MX_I2C1_Init+0x50>)
 8001858:	2200      	movs	r2, #0
 800185a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800185c:	4804      	ldr	r0, [pc, #16]	@ (8001870 <MX_I2C1_Init+0x50>)
 800185e:	f001 fe81 	bl	8003564 <HAL_I2C_Init>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001868:	f000 fb18 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800186c:	bf00      	nop
 800186e:	bd80      	pop	{r7, pc}
 8001870:	200001f0 	.word	0x200001f0
 8001874:	40005400 	.word	0x40005400
 8001878:	00061a80 	.word	0x00061a80

0800187c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001880:	4b17      	ldr	r3, [pc, #92]	@ (80018e0 <MX_SPI1_Init+0x64>)
 8001882:	4a18      	ldr	r2, [pc, #96]	@ (80018e4 <MX_SPI1_Init+0x68>)
 8001884:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001886:	4b16      	ldr	r3, [pc, #88]	@ (80018e0 <MX_SPI1_Init+0x64>)
 8001888:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800188c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800188e:	4b14      	ldr	r3, [pc, #80]	@ (80018e0 <MX_SPI1_Init+0x64>)
 8001890:	2200      	movs	r2, #0
 8001892:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001894:	4b12      	ldr	r3, [pc, #72]	@ (80018e0 <MX_SPI1_Init+0x64>)
 8001896:	2200      	movs	r2, #0
 8001898:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800189a:	4b11      	ldr	r3, [pc, #68]	@ (80018e0 <MX_SPI1_Init+0x64>)
 800189c:	2202      	movs	r2, #2
 800189e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80018a0:	4b0f      	ldr	r3, [pc, #60]	@ (80018e0 <MX_SPI1_Init+0x64>)
 80018a2:	2201      	movs	r2, #1
 80018a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018a6:	4b0e      	ldr	r3, [pc, #56]	@ (80018e0 <MX_SPI1_Init+0x64>)
 80018a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018ae:	4b0c      	ldr	r3, [pc, #48]	@ (80018e0 <MX_SPI1_Init+0x64>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018b4:	4b0a      	ldr	r3, [pc, #40]	@ (80018e0 <MX_SPI1_Init+0x64>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018ba:	4b09      	ldr	r3, [pc, #36]	@ (80018e0 <MX_SPI1_Init+0x64>)
 80018bc:	2200      	movs	r2, #0
 80018be:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018c0:	4b07      	ldr	r3, [pc, #28]	@ (80018e0 <MX_SPI1_Init+0x64>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018c6:	4b06      	ldr	r3, [pc, #24]	@ (80018e0 <MX_SPI1_Init+0x64>)
 80018c8:	220a      	movs	r2, #10
 80018ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018cc:	4804      	ldr	r0, [pc, #16]	@ (80018e0 <MX_SPI1_Init+0x64>)
 80018ce:	f003 fc33 	bl	8005138 <HAL_SPI_Init>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80018d8:	f000 fae0 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018dc:	bf00      	nop
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	20000244 	.word	0x20000244
 80018e4:	40013000 	.word	0x40013000

080018e8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80018ec:	4b15      	ldr	r3, [pc, #84]	@ (8001944 <MX_SPI2_Init+0x5c>)
 80018ee:	4a16      	ldr	r2, [pc, #88]	@ (8001948 <MX_SPI2_Init+0x60>)
 80018f0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80018f2:	4b14      	ldr	r3, [pc, #80]	@ (8001944 <MX_SPI2_Init+0x5c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80018f8:	4b12      	ldr	r3, [pc, #72]	@ (8001944 <MX_SPI2_Init+0x5c>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80018fe:	4b11      	ldr	r3, [pc, #68]	@ (8001944 <MX_SPI2_Init+0x5c>)
 8001900:	2200      	movs	r2, #0
 8001902:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001904:	4b0f      	ldr	r3, [pc, #60]	@ (8001944 <MX_SPI2_Init+0x5c>)
 8001906:	2200      	movs	r2, #0
 8001908:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800190a:	4b0e      	ldr	r3, [pc, #56]	@ (8001944 <MX_SPI2_Init+0x5c>)
 800190c:	2200      	movs	r2, #0
 800190e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001910:	4b0c      	ldr	r3, [pc, #48]	@ (8001944 <MX_SPI2_Init+0x5c>)
 8001912:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001916:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001918:	4b0a      	ldr	r3, [pc, #40]	@ (8001944 <MX_SPI2_Init+0x5c>)
 800191a:	2200      	movs	r2, #0
 800191c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800191e:	4b09      	ldr	r3, [pc, #36]	@ (8001944 <MX_SPI2_Init+0x5c>)
 8001920:	2200      	movs	r2, #0
 8001922:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001924:	4b07      	ldr	r3, [pc, #28]	@ (8001944 <MX_SPI2_Init+0x5c>)
 8001926:	2200      	movs	r2, #0
 8001928:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800192a:	4b06      	ldr	r3, [pc, #24]	@ (8001944 <MX_SPI2_Init+0x5c>)
 800192c:	220a      	movs	r2, #10
 800192e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001930:	4804      	ldr	r0, [pc, #16]	@ (8001944 <MX_SPI2_Init+0x5c>)
 8001932:	f003 fc01 	bl	8005138 <HAL_SPI_Init>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <MX_SPI2_Init+0x58>
  {
    Error_Handler();
 800193c:	f000 faae 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001940:	bf00      	nop
 8001942:	bd80      	pop	{r7, pc}
 8001944:	2000029c 	.word	0x2000029c
 8001948:	40003800 	.word	0x40003800

0800194c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001950:	4b15      	ldr	r3, [pc, #84]	@ (80019a8 <MX_SPI5_Init+0x5c>)
 8001952:	4a16      	ldr	r2, [pc, #88]	@ (80019ac <MX_SPI5_Init+0x60>)
 8001954:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_SLAVE;
 8001956:	4b14      	ldr	r3, [pc, #80]	@ (80019a8 <MX_SPI5_Init+0x5c>)
 8001958:	2200      	movs	r2, #0
 800195a:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800195c:	4b12      	ldr	r3, [pc, #72]	@ (80019a8 <MX_SPI5_Init+0x5c>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001962:	4b11      	ldr	r3, [pc, #68]	@ (80019a8 <MX_SPI5_Init+0x5c>)
 8001964:	2200      	movs	r2, #0
 8001966:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001968:	4b0f      	ldr	r3, [pc, #60]	@ (80019a8 <MX_SPI5_Init+0x5c>)
 800196a:	2200      	movs	r2, #0
 800196c:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 800196e:	4b0e      	ldr	r3, [pc, #56]	@ (80019a8 <MX_SPI5_Init+0x5c>)
 8001970:	2201      	movs	r2, #1
 8001972:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 8001974:	4b0c      	ldr	r3, [pc, #48]	@ (80019a8 <MX_SPI5_Init+0x5c>)
 8001976:	2200      	movs	r2, #0
 8001978:	619a      	str	r2, [r3, #24]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800197a:	4b0b      	ldr	r3, [pc, #44]	@ (80019a8 <MX_SPI5_Init+0x5c>)
 800197c:	2200      	movs	r2, #0
 800197e:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001980:	4b09      	ldr	r3, [pc, #36]	@ (80019a8 <MX_SPI5_Init+0x5c>)
 8001982:	2200      	movs	r2, #0
 8001984:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001986:	4b08      	ldr	r3, [pc, #32]	@ (80019a8 <MX_SPI5_Init+0x5c>)
 8001988:	2200      	movs	r2, #0
 800198a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 800198c:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <MX_SPI5_Init+0x5c>)
 800198e:	220a      	movs	r2, #10
 8001990:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001992:	4805      	ldr	r0, [pc, #20]	@ (80019a8 <MX_SPI5_Init+0x5c>)
 8001994:	f003 fbd0 	bl	8005138 <HAL_SPI_Init>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_SPI5_Init+0x56>
  {
    Error_Handler();
 800199e:	f000 fa7d 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	200002f4 	.word	0x200002f4
 80019ac:	40015000 	.word	0x40015000

080019b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019b4:	4b11      	ldr	r3, [pc, #68]	@ (80019fc <MX_USART1_UART_Init+0x4c>)
 80019b6:	4a12      	ldr	r2, [pc, #72]	@ (8001a00 <MX_USART1_UART_Init+0x50>)
 80019b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019ba:	4b10      	ldr	r3, [pc, #64]	@ (80019fc <MX_USART1_UART_Init+0x4c>)
 80019bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019c2:	4b0e      	ldr	r3, [pc, #56]	@ (80019fc <MX_USART1_UART_Init+0x4c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019c8:	4b0c      	ldr	r3, [pc, #48]	@ (80019fc <MX_USART1_UART_Init+0x4c>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019ce:	4b0b      	ldr	r3, [pc, #44]	@ (80019fc <MX_USART1_UART_Init+0x4c>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019d4:	4b09      	ldr	r3, [pc, #36]	@ (80019fc <MX_USART1_UART_Init+0x4c>)
 80019d6:	220c      	movs	r2, #12
 80019d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019da:	4b08      	ldr	r3, [pc, #32]	@ (80019fc <MX_USART1_UART_Init+0x4c>)
 80019dc:	2200      	movs	r2, #0
 80019de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019e0:	4b06      	ldr	r3, [pc, #24]	@ (80019fc <MX_USART1_UART_Init+0x4c>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019e6:	4805      	ldr	r0, [pc, #20]	@ (80019fc <MX_USART1_UART_Init+0x4c>)
 80019e8:	f004 fbb6 	bl	8006158 <HAL_UART_Init>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80019f2:	f000 fa53 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	2000040c 	.word	0x2000040c
 8001a00:	40011000 	.word	0x40011000

08001a04 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a08:	4b11      	ldr	r3, [pc, #68]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a0a:	4a12      	ldr	r2, [pc, #72]	@ (8001a54 <MX_USART2_UART_Init+0x50>)
 8001a0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a0e:	4b10      	ldr	r3, [pc, #64]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a16:	4b0e      	ldr	r3, [pc, #56]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a22:	4b0b      	ldr	r3, [pc, #44]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a28:	4b09      	ldr	r3, [pc, #36]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a2a:	220c      	movs	r2, #12
 8001a2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a2e:	4b08      	ldr	r3, [pc, #32]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a34:	4b06      	ldr	r3, [pc, #24]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a3a:	4805      	ldr	r0, [pc, #20]	@ (8001a50 <MX_USART2_UART_Init+0x4c>)
 8001a3c:	f004 fb8c 	bl	8006158 <HAL_UART_Init>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a46:	f000 fa29 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a4a:	bf00      	nop
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000454 	.word	0x20000454
 8001a54:	40004400 	.word	0x40004400

08001a58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	607b      	str	r3, [r7, #4]
 8001a62:	4b18      	ldr	r3, [pc, #96]	@ (8001ac4 <MX_DMA_Init+0x6c>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a66:	4a17      	ldr	r2, [pc, #92]	@ (8001ac4 <MX_DMA_Init+0x6c>)
 8001a68:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a6e:	4b15      	ldr	r3, [pc, #84]	@ (8001ac4 <MX_DMA_Init+0x6c>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a76:	607b      	str	r3, [r7, #4]
 8001a78:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	203a      	movs	r0, #58	@ 0x3a
 8001a80:	f000 ff7f 	bl	8002982 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001a84:	203a      	movs	r0, #58	@ 0x3a
 8001a86:	f000 ff98 	bl	80029ba <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	203b      	movs	r0, #59	@ 0x3b
 8001a90:	f000 ff77 	bl	8002982 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001a94:	203b      	movs	r0, #59	@ 0x3b
 8001a96:	f000 ff90 	bl	80029ba <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	203c      	movs	r0, #60	@ 0x3c
 8001aa0:	f000 ff6f 	bl	8002982 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001aa4:	203c      	movs	r0, #60	@ 0x3c
 8001aa6:	f000 ff88 	bl	80029ba <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	2100      	movs	r1, #0
 8001aae:	2046      	movs	r0, #70	@ 0x46
 8001ab0:	f000 ff67 	bl	8002982 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001ab4:	2046      	movs	r0, #70	@ 0x46
 8001ab6:	f000 ff80 	bl	80029ba <HAL_NVIC_EnableIRQ>

}
 8001aba:	bf00      	nop
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40023800 	.word	0x40023800

08001ac8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b08c      	sub	sp, #48	@ 0x30
 8001acc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ace:	f107 031c 	add.w	r3, r7, #28
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]
 8001ad6:	605a      	str	r2, [r3, #4]
 8001ad8:	609a      	str	r2, [r3, #8]
 8001ada:	60da      	str	r2, [r3, #12]
 8001adc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ade:	2300      	movs	r3, #0
 8001ae0:	61bb      	str	r3, [r7, #24]
 8001ae2:	4b81      	ldr	r3, [pc, #516]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae6:	4a80      	ldr	r2, [pc, #512]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001ae8:	f043 0310 	orr.w	r3, r3, #16
 8001aec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aee:	4b7e      	ldr	r3, [pc, #504]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af2:	f003 0310 	and.w	r3, r3, #16
 8001af6:	61bb      	str	r3, [r7, #24]
 8001af8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	617b      	str	r3, [r7, #20]
 8001afe:	4b7a      	ldr	r3, [pc, #488]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b02:	4a79      	ldr	r2, [pc, #484]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001b04:	f043 0304 	orr.w	r3, r3, #4
 8001b08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b0a:	4b77      	ldr	r3, [pc, #476]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0e:	f003 0304 	and.w	r3, r3, #4
 8001b12:	617b      	str	r3, [r7, #20]
 8001b14:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b16:	2300      	movs	r3, #0
 8001b18:	613b      	str	r3, [r7, #16]
 8001b1a:	4b73      	ldr	r3, [pc, #460]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b1e:	4a72      	ldr	r2, [pc, #456]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001b20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b26:	4b70      	ldr	r3, [pc, #448]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b2e:	613b      	str	r3, [r7, #16]
 8001b30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b32:	2300      	movs	r3, #0
 8001b34:	60fb      	str	r3, [r7, #12]
 8001b36:	4b6c      	ldr	r3, [pc, #432]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3a:	4a6b      	ldr	r2, [pc, #428]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001b3c:	f043 0301 	orr.w	r3, r3, #1
 8001b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b42:	4b69      	ldr	r3, [pc, #420]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b46:	f003 0301 	and.w	r3, r3, #1
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60bb      	str	r3, [r7, #8]
 8001b52:	4b65      	ldr	r3, [pc, #404]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b56:	4a64      	ldr	r2, [pc, #400]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001b58:	f043 0302 	orr.w	r3, r3, #2
 8001b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5e:	4b62      	ldr	r3, [pc, #392]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b62:	f003 0302 	and.w	r3, r3, #2
 8001b66:	60bb      	str	r3, [r7, #8]
 8001b68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	607b      	str	r3, [r7, #4]
 8001b6e:	4b5e      	ldr	r3, [pc, #376]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b72:	4a5d      	ldr	r2, [pc, #372]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001b74:	f043 0308 	orr.w	r3, r3, #8
 8001b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b7a:	4b5b      	ldr	r3, [pc, #364]	@ (8001ce8 <MX_GPIO_Init+0x220>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7e:	f003 0308 	and.w	r3, r3, #8
 8001b82:	607b      	str	r3, [r7, #4]
 8001b84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001b86:	2200      	movs	r2, #0
 8001b88:	2108      	movs	r1, #8
 8001b8a:	4858      	ldr	r0, [pc, #352]	@ (8001cec <MX_GPIO_Init+0x224>)
 8001b8c:	f001 fcb6 	bl	80034fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001b90:	2201      	movs	r2, #1
 8001b92:	2101      	movs	r1, #1
 8001b94:	4856      	ldr	r0, [pc, #344]	@ (8001cf0 <MX_GPIO_Init+0x228>)
 8001b96:	f001 fcb1 	bl	80034fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001ba0:	4854      	ldr	r0, [pc, #336]	@ (8001cf4 <MX_GPIO_Init+0x22c>)
 8001ba2:	f001 fcab 	bl	80034fc <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ba6:	2304      	movs	r3, #4
 8001ba8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001baa:	2300      	movs	r3, #0
 8001bac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bb2:	f107 031c 	add.w	r3, r7, #28
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	484c      	ldr	r0, [pc, #304]	@ (8001cec <MX_GPIO_Init+0x224>)
 8001bba:	f001 fb1b 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001bbe:	2308      	movs	r3, #8
 8001bc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001bce:	f107 031c 	add.w	r3, r7, #28
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4845      	ldr	r0, [pc, #276]	@ (8001cec <MX_GPIO_Init+0x224>)
 8001bd6:	f001 fb0d 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4 PE5 MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|MEMS_INT2_Pin;
 8001bda:	2332      	movs	r3, #50	@ 0x32
 8001bdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001bde:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001be2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be4:	2300      	movs	r3, #0
 8001be6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001be8:	f107 031c 	add.w	r3, r7, #28
 8001bec:	4619      	mov	r1, r3
 8001bee:	483f      	ldr	r0, [pc, #252]	@ (8001cec <MX_GPIO_Init+0x224>)
 8001bf0:	f001 fb00 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c00:	2300      	movs	r3, #0
 8001c02:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001c04:	f107 031c 	add.w	r3, r7, #28
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4839      	ldr	r0, [pc, #228]	@ (8001cf0 <MX_GPIO_Init+0x228>)
 8001c0c:	f001 faf2 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001c10:	2308      	movs	r3, #8
 8001c12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c14:	2302      	movs	r3, #2
 8001c16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c20:	2305      	movs	r3, #5
 8001c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001c24:	f107 031c 	add.w	r3, r7, #28
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4831      	ldr	r0, [pc, #196]	@ (8001cf0 <MX_GPIO_Init+0x228>)
 8001c2c:	f001 fae2 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c30:	2301      	movs	r3, #1
 8001c32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c34:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001c38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c3e:	f107 031c 	add.w	r3, r7, #28
 8001c42:	4619      	mov	r1, r3
 8001c44:	482c      	ldr	r0, [pc, #176]	@ (8001cf8 <MX_GPIO_Init+0x230>)
 8001c46:	f001 fad5 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_IN_Pin PB12 */
  GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8001c4a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c50:	2302      	movs	r3, #2
 8001c52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c5c:	2305      	movs	r3, #5
 8001c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c60:	f107 031c 	add.w	r3, r7, #28
 8001c64:	4619      	mov	r1, r3
 8001c66:	4825      	ldr	r0, [pc, #148]	@ (8001cfc <MX_GPIO_Init+0x234>)
 8001c68:	f001 fac4 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001c6c:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001c70:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c72:	2301      	movs	r3, #1
 8001c74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c76:	2300      	movs	r3, #0
 8001c78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c7e:	f107 031c 	add.w	r3, r7, #28
 8001c82:	4619      	mov	r1, r3
 8001c84:	481b      	ldr	r0, [pc, #108]	@ (8001cf4 <MX_GPIO_Init+0x22c>)
 8001c86:	f001 fab5 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001c8a:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001c8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c90:	2302      	movs	r3, #2
 8001c92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c94:	2300      	movs	r3, #0
 8001c96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c9c:	2306      	movs	r3, #6
 8001c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ca0:	f107 031c 	add.w	r3, r7, #28
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4812      	ldr	r0, [pc, #72]	@ (8001cf0 <MX_GPIO_Init+0x228>)
 8001ca8:	f001 faa4 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8001cac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001cb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8001cba:	f107 031c 	add.w	r3, r7, #28
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	480d      	ldr	r0, [pc, #52]	@ (8001cf8 <MX_GPIO_Init+0x230>)
 8001cc2:	f001 fa97 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001cc6:	2320      	movs	r3, #32
 8001cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001cd2:	f107 031c 	add.w	r3, r7, #28
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4806      	ldr	r0, [pc, #24]	@ (8001cf4 <MX_GPIO_Init+0x22c>)
 8001cda:	f001 fa8b 	bl	80031f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001cde:	bf00      	nop
 8001ce0:	3730      	adds	r7, #48	@ 0x30
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	40020800 	.word	0x40020800
 8001cf4:	40020c00 	.word	0x40020c00
 8001cf8:	40020000 	.word	0x40020000
 8001cfc:	40020400 	.word	0x40020400

08001d00 <Process_Lidar_DMA>:

/* USER CODE BEGIN 4 */
void Process_Lidar_DMA(void) {
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
	uint8_t write_idx = (LIDAR_BUF_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx)) % LIDAR_BUF_SIZE;
 8001d06:	4b47      	ldr	r3, [pc, #284]	@ (8001e24 <Process_Lidar_DMA+0x124>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	b2da      	uxtb	r2, r3
 8001d0e:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8001d12:	1a9b      	subs	r3, r3, r2
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d1a:	71fb      	strb	r3, [r7, #7]
	while (lidar_read_idx != write_idx) {
 8001d1c:	e075      	b.n	8001e0a <Process_Lidar_DMA+0x10a>
		uint8_t b = lidar_dma_buffer[lidar_read_idx];
 8001d1e:	4b42      	ldr	r3, [pc, #264]	@ (8001e28 <Process_Lidar_DMA+0x128>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	461a      	mov	r2, r3
 8001d24:	4b41      	ldr	r3, [pc, #260]	@ (8001e2c <Process_Lidar_DMA+0x12c>)
 8001d26:	5c9b      	ldrb	r3, [r3, r2]
 8001d28:	71bb      	strb	r3, [r7, #6]
		switch(tf_state) {
 8001d2a:	4b41      	ldr	r3, [pc, #260]	@ (8001e30 <Process_Lidar_DMA+0x130>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d024      	beq.n	8001d7c <Process_Lidar_DMA+0x7c>
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	dc5b      	bgt.n	8001dee <Process_Lidar_DMA+0xee>
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d002      	beq.n	8001d40 <Process_Lidar_DMA+0x40>
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d00a      	beq.n	8001d54 <Process_Lidar_DMA+0x54>
 8001d3e:	e056      	b.n	8001dee <Process_Lidar_DMA+0xee>
		case 0: if (b == 0x59) { tf_state = 1; tf_checksum = 0x59; } break;
 8001d40:	79bb      	ldrb	r3, [r7, #6]
 8001d42:	2b59      	cmp	r3, #89	@ 0x59
 8001d44:	d150      	bne.n	8001de8 <Process_Lidar_DMA+0xe8>
 8001d46:	4b3a      	ldr	r3, [pc, #232]	@ (8001e30 <Process_Lidar_DMA+0x130>)
 8001d48:	2201      	movs	r2, #1
 8001d4a:	701a      	strb	r2, [r3, #0]
 8001d4c:	4b39      	ldr	r3, [pc, #228]	@ (8001e34 <Process_Lidar_DMA+0x134>)
 8001d4e:	2259      	movs	r2, #89	@ 0x59
 8001d50:	801a      	strh	r2, [r3, #0]
 8001d52:	e049      	b.n	8001de8 <Process_Lidar_DMA+0xe8>
		case 1: if (b == 0x59) { tf_state = 2; tf_idx = 0; tf_checksum += 0x59; } else tf_state = 0; break;
 8001d54:	79bb      	ldrb	r3, [r7, #6]
 8001d56:	2b59      	cmp	r3, #89	@ 0x59
 8001d58:	d10c      	bne.n	8001d74 <Process_Lidar_DMA+0x74>
 8001d5a:	4b35      	ldr	r3, [pc, #212]	@ (8001e30 <Process_Lidar_DMA+0x130>)
 8001d5c:	2202      	movs	r2, #2
 8001d5e:	701a      	strb	r2, [r3, #0]
 8001d60:	4b35      	ldr	r3, [pc, #212]	@ (8001e38 <Process_Lidar_DMA+0x138>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	701a      	strb	r2, [r3, #0]
 8001d66:	4b33      	ldr	r3, [pc, #204]	@ (8001e34 <Process_Lidar_DMA+0x134>)
 8001d68:	881b      	ldrh	r3, [r3, #0]
 8001d6a:	3359      	adds	r3, #89	@ 0x59
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	4b31      	ldr	r3, [pc, #196]	@ (8001e34 <Process_Lidar_DMA+0x134>)
 8001d70:	801a      	strh	r2, [r3, #0]
 8001d72:	e03c      	b.n	8001dee <Process_Lidar_DMA+0xee>
 8001d74:	4b2e      	ldr	r3, [pc, #184]	@ (8001e30 <Process_Lidar_DMA+0x130>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	701a      	strb	r2, [r3, #0]
 8001d7a:	e038      	b.n	8001dee <Process_Lidar_DMA+0xee>
		case 2:
			tf_buf[tf_idx++] = b;
 8001d7c:	4b2e      	ldr	r3, [pc, #184]	@ (8001e38 <Process_Lidar_DMA+0x138>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	1c5a      	adds	r2, r3, #1
 8001d82:	b2d1      	uxtb	r1, r2
 8001d84:	4a2c      	ldr	r2, [pc, #176]	@ (8001e38 <Process_Lidar_DMA+0x138>)
 8001d86:	7011      	strb	r1, [r2, #0]
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4a2c      	ldr	r2, [pc, #176]	@ (8001e3c <Process_Lidar_DMA+0x13c>)
 8001d8c:	79bb      	ldrb	r3, [r7, #6]
 8001d8e:	5453      	strb	r3, [r2, r1]
			if (tf_idx < 7) tf_checksum += b;
 8001d90:	4b29      	ldr	r3, [pc, #164]	@ (8001e38 <Process_Lidar_DMA+0x138>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	2b06      	cmp	r3, #6
 8001d96:	d807      	bhi.n	8001da8 <Process_Lidar_DMA+0xa8>
 8001d98:	79bb      	ldrb	r3, [r7, #6]
 8001d9a:	b29a      	uxth	r2, r3
 8001d9c:	4b25      	ldr	r3, [pc, #148]	@ (8001e34 <Process_Lidar_DMA+0x134>)
 8001d9e:	881b      	ldrh	r3, [r3, #0]
 8001da0:	4413      	add	r3, r2
 8001da2:	b29a      	uxth	r2, r3
 8001da4:	4b23      	ldr	r3, [pc, #140]	@ (8001e34 <Process_Lidar_DMA+0x134>)
 8001da6:	801a      	strh	r2, [r3, #0]
			if (tf_idx >= 7) {
 8001da8:	4b23      	ldr	r3, [pc, #140]	@ (8001e38 <Process_Lidar_DMA+0x138>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2b06      	cmp	r3, #6
 8001dae:	d91d      	bls.n	8001dec <Process_Lidar_DMA+0xec>
				if ((uint8_t)(tf_checksum & 0xFF) == tf_buf[6]) {
 8001db0:	4b20      	ldr	r3, [pc, #128]	@ (8001e34 <Process_Lidar_DMA+0x134>)
 8001db2:	881b      	ldrh	r3, [r3, #0]
 8001db4:	b2da      	uxtb	r2, r3
 8001db6:	4b21      	ldr	r3, [pc, #132]	@ (8001e3c <Process_Lidar_DMA+0x13c>)
 8001db8:	799b      	ldrb	r3, [r3, #6]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d110      	bne.n	8001de0 <Process_Lidar_DMA+0xe0>
					uint16_t dist_raw = tf_buf[0] + (tf_buf[1] << 8);
 8001dbe:	4b1f      	ldr	r3, [pc, #124]	@ (8001e3c <Process_Lidar_DMA+0x13c>)
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8001e3c <Process_Lidar_DMA+0x13c>)
 8001dc6:	785b      	ldrb	r3, [r3, #1]
 8001dc8:	021b      	lsls	r3, r3, #8
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	4413      	add	r3, r2
 8001dce:	80bb      	strh	r3, [r7, #4]
					range_dist_cm = (float)dist_raw;
 8001dd0:	88bb      	ldrh	r3, [r7, #4]
 8001dd2:	ee07 3a90 	vmov	s15, r3
 8001dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dda:	4b19      	ldr	r3, [pc, #100]	@ (8001e40 <Process_Lidar_DMA+0x140>)
 8001ddc:	edc3 7a00 	vstr	s15, [r3]
				}
				tf_state = 0;
 8001de0:	4b13      	ldr	r3, [pc, #76]	@ (8001e30 <Process_Lidar_DMA+0x130>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001de6:	e001      	b.n	8001dec <Process_Lidar_DMA+0xec>
		case 0: if (b == 0x59) { tf_state = 1; tf_checksum = 0x59; } break;
 8001de8:	bf00      	nop
 8001dea:	e000      	b.n	8001dee <Process_Lidar_DMA+0xee>
			break;
 8001dec:	bf00      	nop
		}
		lidar_read_idx++;
 8001dee:	4b0e      	ldr	r3, [pc, #56]	@ (8001e28 <Process_Lidar_DMA+0x128>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	3301      	adds	r3, #1
 8001df4:	b2da      	uxtb	r2, r3
 8001df6:	4b0c      	ldr	r3, [pc, #48]	@ (8001e28 <Process_Lidar_DMA+0x128>)
 8001df8:	701a      	strb	r2, [r3, #0]
		if (lidar_read_idx >= LIDAR_BUF_SIZE) lidar_read_idx = 0;
 8001dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8001e28 <Process_Lidar_DMA+0x128>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	b25b      	sxtb	r3, r3
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	da02      	bge.n	8001e0a <Process_Lidar_DMA+0x10a>
 8001e04:	4b08      	ldr	r3, [pc, #32]	@ (8001e28 <Process_Lidar_DMA+0x128>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	701a      	strb	r2, [r3, #0]
	while (lidar_read_idx != write_idx) {
 8001e0a:	4b07      	ldr	r3, [pc, #28]	@ (8001e28 <Process_Lidar_DMA+0x128>)
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	79fa      	ldrb	r2, [r7, #7]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d184      	bne.n	8001d1e <Process_Lidar_DMA+0x1e>
	}
}
 8001e14:	bf00      	nop
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	2000049c 	.word	0x2000049c
 8001e28:	200006a0 	.word	0x200006a0
 8001e2c:	20000620 	.word	0x20000620
 8001e30:	2000058e 	.word	0x2000058e
 8001e34:	2000059a 	.word	0x2000059a
 8001e38:	20000599 	.word	0x20000599
 8001e3c:	20000590 	.word	0x20000590
 8001e40:	200006a4 	.word	0x200006a4

08001e44 <I2C1_Scan>:

static void I2C1_Scan(void) {
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
	printf("I2C1 scan:\r\n");
 8001e4a:	4811      	ldr	r0, [pc, #68]	@ (8001e90 <I2C1_Scan+0x4c>)
 8001e4c:	f006 fd94 	bl	8008978 <puts>
	for (uint8_t addr = 1; addr < 0x7F; addr++) {
 8001e50:	2301      	movs	r3, #1
 8001e52:	71fb      	strb	r3, [r7, #7]
 8001e54:	e013      	b.n	8001e7e <I2C1_Scan+0x3a>
		if (HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 1, 5) == HAL_OK) {
 8001e56:	79fb      	ldrb	r3, [r7, #7]
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	005b      	lsls	r3, r3, #1
 8001e5c:	b299      	uxth	r1, r3
 8001e5e:	2305      	movs	r3, #5
 8001e60:	2201      	movs	r2, #1
 8001e62:	480c      	ldr	r0, [pc, #48]	@ (8001e94 <I2C1_Scan+0x50>)
 8001e64:	f001 ffee 	bl	8003e44 <HAL_I2C_IsDeviceReady>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d104      	bne.n	8001e78 <I2C1_Scan+0x34>
			printf("  - 0x%02X FOUND\r\n", addr);
 8001e6e:	79fb      	ldrb	r3, [r7, #7]
 8001e70:	4619      	mov	r1, r3
 8001e72:	4809      	ldr	r0, [pc, #36]	@ (8001e98 <I2C1_Scan+0x54>)
 8001e74:	f006 fd18 	bl	80088a8 <iprintf>
	for (uint8_t addr = 1; addr < 0x7F; addr++) {
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	71fb      	strb	r3, [r7, #7]
 8001e7e:	79fb      	ldrb	r3, [r7, #7]
 8001e80:	2b7e      	cmp	r3, #126	@ 0x7e
 8001e82:	d9e8      	bls.n	8001e56 <I2C1_Scan+0x12>
		}
	}
}
 8001e84:	bf00      	nop
 8001e86:	bf00      	nop
 8001e88:	3708      	adds	r7, #8
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	0800b7c8 	.word	0x0800b7c8
 8001e94:	200001f0 	.word	0x200001f0
 8001e98:	0800b7d4 	.word	0x0800b7d4

08001e9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ea0:	b672      	cpsid	i
}
 8001ea2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ea4:	bf00      	nop
 8001ea6:	e7fd      	b.n	8001ea4 <Error_Handler+0x8>

08001ea8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	607b      	str	r3, [r7, #4]
 8001eb2:	4b10      	ldr	r3, [pc, #64]	@ (8001ef4 <HAL_MspInit+0x4c>)
 8001eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb6:	4a0f      	ldr	r2, [pc, #60]	@ (8001ef4 <HAL_MspInit+0x4c>)
 8001eb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ebc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef4 <HAL_MspInit+0x4c>)
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ec6:	607b      	str	r3, [r7, #4]
 8001ec8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	603b      	str	r3, [r7, #0]
 8001ece:	4b09      	ldr	r3, [pc, #36]	@ (8001ef4 <HAL_MspInit+0x4c>)
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed2:	4a08      	ldr	r2, [pc, #32]	@ (8001ef4 <HAL_MspInit+0x4c>)
 8001ed4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ed8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eda:	4b06      	ldr	r3, [pc, #24]	@ (8001ef4 <HAL_MspInit+0x4c>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ede:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ee2:	603b      	str	r3, [r7, #0]
 8001ee4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ee6:	2007      	movs	r0, #7
 8001ee8:	f000 fd40 	bl	800296c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eec:	bf00      	nop
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40023800 	.word	0x40023800

08001ef8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b08a      	sub	sp, #40	@ 0x28
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f00:	f107 0314 	add.w	r3, r7, #20
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	605a      	str	r2, [r3, #4]
 8001f0a:	609a      	str	r2, [r3, #8]
 8001f0c:	60da      	str	r2, [r3, #12]
 8001f0e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a19      	ldr	r2, [pc, #100]	@ (8001f7c <HAL_I2C_MspInit+0x84>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d12c      	bne.n	8001f74 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	613b      	str	r3, [r7, #16]
 8001f1e:	4b18      	ldr	r3, [pc, #96]	@ (8001f80 <HAL_I2C_MspInit+0x88>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f22:	4a17      	ldr	r2, [pc, #92]	@ (8001f80 <HAL_I2C_MspInit+0x88>)
 8001f24:	f043 0302 	orr.w	r3, r3, #2
 8001f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f2a:	4b15      	ldr	r3, [pc, #84]	@ (8001f80 <HAL_I2C_MspInit+0x88>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	613b      	str	r3, [r7, #16]
 8001f34:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001f36:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001f3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f3c:	2312      	movs	r3, #18
 8001f3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f40:	2300      	movs	r3, #0
 8001f42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f44:	2300      	movs	r3, #0
 8001f46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f48:	2304      	movs	r3, #4
 8001f4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f4c:	f107 0314 	add.w	r3, r7, #20
 8001f50:	4619      	mov	r1, r3
 8001f52:	480c      	ldr	r0, [pc, #48]	@ (8001f84 <HAL_I2C_MspInit+0x8c>)
 8001f54:	f001 f94e 	bl	80031f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f58:	2300      	movs	r3, #0
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	4b08      	ldr	r3, [pc, #32]	@ (8001f80 <HAL_I2C_MspInit+0x88>)
 8001f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f60:	4a07      	ldr	r2, [pc, #28]	@ (8001f80 <HAL_I2C_MspInit+0x88>)
 8001f62:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f66:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f68:	4b05      	ldr	r3, [pc, #20]	@ (8001f80 <HAL_I2C_MspInit+0x88>)
 8001f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f70:	60fb      	str	r3, [r7, #12]
 8001f72:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f74:	bf00      	nop
 8001f76:	3728      	adds	r7, #40	@ 0x28
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	40005400 	.word	0x40005400
 8001f80:	40023800 	.word	0x40023800
 8001f84:	40020400 	.word	0x40020400

08001f88 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b08e      	sub	sp, #56	@ 0x38
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	605a      	str	r2, [r3, #4]
 8001f9a:	609a      	str	r2, [r3, #8]
 8001f9c:	60da      	str	r2, [r3, #12]
 8001f9e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a89      	ldr	r2, [pc, #548]	@ (80021cc <HAL_SPI_MspInit+0x244>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d12c      	bne.n	8002004 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */
    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	623b      	str	r3, [r7, #32]
 8001fae:	4b88      	ldr	r3, [pc, #544]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb2:	4a87      	ldr	r2, [pc, #540]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 8001fb4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001fb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fba:	4b85      	ldr	r3, [pc, #532]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 8001fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fbe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fc2:	623b      	str	r3, [r7, #32]
 8001fc4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	61fb      	str	r3, [r7, #28]
 8001fca:	4b81      	ldr	r3, [pc, #516]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fce:	4a80      	ldr	r2, [pc, #512]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fd6:	4b7e      	ldr	r3, [pc, #504]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	61fb      	str	r3, [r7, #28]
 8001fe0:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SCK_I3G4250D_Pin|MISO_I3G4250D_Pin|MOSI_I3G4250D_Pin;
 8001fe2:	23e0      	movs	r3, #224	@ 0xe0
 8001fe4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ff2:	2305      	movs	r3, #5
 8001ff4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4875      	ldr	r0, [pc, #468]	@ (80021d4 <HAL_SPI_MspInit+0x24c>)
 8001ffe:	f001 f8f9 	bl	80031f4 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002002:	e0df      	b.n	80021c4 <HAL_SPI_MspInit+0x23c>
  else if(hspi->Instance==SPI2)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a73      	ldr	r2, [pc, #460]	@ (80021d8 <HAL_SPI_MspInit+0x250>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d12d      	bne.n	800206a <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	61bb      	str	r3, [r7, #24]
 8002012:	4b6f      	ldr	r3, [pc, #444]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 8002014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002016:	4a6e      	ldr	r2, [pc, #440]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 8002018:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800201c:	6413      	str	r3, [r2, #64]	@ 0x40
 800201e:	4b6c      	ldr	r3, [pc, #432]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 8002020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002022:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002026:	61bb      	str	r3, [r7, #24]
 8002028:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800202a:	2300      	movs	r3, #0
 800202c:	617b      	str	r3, [r7, #20]
 800202e:	4b68      	ldr	r3, [pc, #416]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002032:	4a67      	ldr	r2, [pc, #412]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 8002034:	f043 0302 	orr.w	r3, r3, #2
 8002038:	6313      	str	r3, [r2, #48]	@ 0x30
 800203a:	4b65      	ldr	r3, [pc, #404]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002046:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800204a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204c:	2302      	movs	r3, #2
 800204e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002050:	2300      	movs	r3, #0
 8002052:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002054:	2303      	movs	r3, #3
 8002056:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002058:	2305      	movs	r3, #5
 800205a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800205c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002060:	4619      	mov	r1, r3
 8002062:	485e      	ldr	r0, [pc, #376]	@ (80021dc <HAL_SPI_MspInit+0x254>)
 8002064:	f001 f8c6 	bl	80031f4 <HAL_GPIO_Init>
}
 8002068:	e0ac      	b.n	80021c4 <HAL_SPI_MspInit+0x23c>
  else if(hspi->Instance==SPI5)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a5c      	ldr	r2, [pc, #368]	@ (80021e0 <HAL_SPI_MspInit+0x258>)
 8002070:	4293      	cmp	r3, r2
 8002072:	f040 80a7 	bne.w	80021c4 <HAL_SPI_MspInit+0x23c>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	4b55      	ldr	r3, [pc, #340]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 800207c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207e:	4a54      	ldr	r2, [pc, #336]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 8002080:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002084:	6453      	str	r3, [r2, #68]	@ 0x44
 8002086:	4b52      	ldr	r3, [pc, #328]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 8002088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800208e:	613b      	str	r3, [r7, #16]
 8002090:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	4b4e      	ldr	r3, [pc, #312]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	4a4d      	ldr	r2, [pc, #308]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 800209c:	f043 0302 	orr.w	r3, r3, #2
 80020a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a2:	4b4b      	ldr	r3, [pc, #300]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	f003 0302 	and.w	r3, r3, #2
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020ae:	2300      	movs	r3, #0
 80020b0:	60bb      	str	r3, [r7, #8]
 80020b2:	4b47      	ldr	r3, [pc, #284]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b6:	4a46      	ldr	r2, [pc, #280]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 80020b8:	f043 0310 	orr.w	r3, r3, #16
 80020bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020be:	4b44      	ldr	r3, [pc, #272]	@ (80021d0 <HAL_SPI_MspInit+0x248>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c2:	f003 0310 	and.w	r3, r3, #16
 80020c6:	60bb      	str	r3, [r7, #8]
 80020c8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80020ca:	2303      	movs	r3, #3
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ce:	2302      	movs	r3, #2
 80020d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d6:	2303      	movs	r3, #3
 80020d8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 80020da:	2306      	movs	r3, #6
 80020dc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020e2:	4619      	mov	r1, r3
 80020e4:	483d      	ldr	r0, [pc, #244]	@ (80021dc <HAL_SPI_MspInit+0x254>)
 80020e6:	f001 f885 	bl	80031f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80020ea:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80020ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f0:	2302      	movs	r3, #2
 80020f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f4:	2300      	movs	r3, #0
 80020f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f8:	2303      	movs	r3, #3
 80020fa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 80020fc:	2306      	movs	r3, #6
 80020fe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002100:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002104:	4619      	mov	r1, r3
 8002106:	4837      	ldr	r0, [pc, #220]	@ (80021e4 <HAL_SPI_MspInit+0x25c>)
 8002108:	f001 f874 	bl	80031f4 <HAL_GPIO_Init>
    hdma_spi5_rx.Instance = DMA2_Stream3;
 800210c:	4b36      	ldr	r3, [pc, #216]	@ (80021e8 <HAL_SPI_MspInit+0x260>)
 800210e:	4a37      	ldr	r2, [pc, #220]	@ (80021ec <HAL_SPI_MspInit+0x264>)
 8002110:	601a      	str	r2, [r3, #0]
    hdma_spi5_rx.Init.Channel = DMA_CHANNEL_2;
 8002112:	4b35      	ldr	r3, [pc, #212]	@ (80021e8 <HAL_SPI_MspInit+0x260>)
 8002114:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002118:	605a      	str	r2, [r3, #4]
    hdma_spi5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800211a:	4b33      	ldr	r3, [pc, #204]	@ (80021e8 <HAL_SPI_MspInit+0x260>)
 800211c:	2200      	movs	r2, #0
 800211e:	609a      	str	r2, [r3, #8]
    hdma_spi5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002120:	4b31      	ldr	r3, [pc, #196]	@ (80021e8 <HAL_SPI_MspInit+0x260>)
 8002122:	2200      	movs	r2, #0
 8002124:	60da      	str	r2, [r3, #12]
    hdma_spi5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002126:	4b30      	ldr	r3, [pc, #192]	@ (80021e8 <HAL_SPI_MspInit+0x260>)
 8002128:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800212c:	611a      	str	r2, [r3, #16]
    hdma_spi5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800212e:	4b2e      	ldr	r3, [pc, #184]	@ (80021e8 <HAL_SPI_MspInit+0x260>)
 8002130:	2200      	movs	r2, #0
 8002132:	615a      	str	r2, [r3, #20]
    hdma_spi5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002134:	4b2c      	ldr	r3, [pc, #176]	@ (80021e8 <HAL_SPI_MspInit+0x260>)
 8002136:	2200      	movs	r2, #0
 8002138:	619a      	str	r2, [r3, #24]
    hdma_spi5_rx.Init.Mode = DMA_NORMAL;
 800213a:	4b2b      	ldr	r3, [pc, #172]	@ (80021e8 <HAL_SPI_MspInit+0x260>)
 800213c:	2200      	movs	r2, #0
 800213e:	61da      	str	r2, [r3, #28]
    hdma_spi5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002140:	4b29      	ldr	r3, [pc, #164]	@ (80021e8 <HAL_SPI_MspInit+0x260>)
 8002142:	2200      	movs	r2, #0
 8002144:	621a      	str	r2, [r3, #32]
    hdma_spi5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002146:	4b28      	ldr	r3, [pc, #160]	@ (80021e8 <HAL_SPI_MspInit+0x260>)
 8002148:	2200      	movs	r2, #0
 800214a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi5_rx) != HAL_OK)
 800214c:	4826      	ldr	r0, [pc, #152]	@ (80021e8 <HAL_SPI_MspInit+0x260>)
 800214e:	f000 fc4f 	bl	80029f0 <HAL_DMA_Init>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <HAL_SPI_MspInit+0x1d4>
      Error_Handler();
 8002158:	f7ff fea0 	bl	8001e9c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi5_rx);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4a22      	ldr	r2, [pc, #136]	@ (80021e8 <HAL_SPI_MspInit+0x260>)
 8002160:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002162:	4a21      	ldr	r2, [pc, #132]	@ (80021e8 <HAL_SPI_MspInit+0x260>)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi5_tx.Instance = DMA2_Stream4;
 8002168:	4b21      	ldr	r3, [pc, #132]	@ (80021f0 <HAL_SPI_MspInit+0x268>)
 800216a:	4a22      	ldr	r2, [pc, #136]	@ (80021f4 <HAL_SPI_MspInit+0x26c>)
 800216c:	601a      	str	r2, [r3, #0]
    hdma_spi5_tx.Init.Channel = DMA_CHANNEL_2;
 800216e:	4b20      	ldr	r3, [pc, #128]	@ (80021f0 <HAL_SPI_MspInit+0x268>)
 8002170:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002174:	605a      	str	r2, [r3, #4]
    hdma_spi5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002176:	4b1e      	ldr	r3, [pc, #120]	@ (80021f0 <HAL_SPI_MspInit+0x268>)
 8002178:	2240      	movs	r2, #64	@ 0x40
 800217a:	609a      	str	r2, [r3, #8]
    hdma_spi5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800217c:	4b1c      	ldr	r3, [pc, #112]	@ (80021f0 <HAL_SPI_MspInit+0x268>)
 800217e:	2200      	movs	r2, #0
 8002180:	60da      	str	r2, [r3, #12]
    hdma_spi5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002182:	4b1b      	ldr	r3, [pc, #108]	@ (80021f0 <HAL_SPI_MspInit+0x268>)
 8002184:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002188:	611a      	str	r2, [r3, #16]
    hdma_spi5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800218a:	4b19      	ldr	r3, [pc, #100]	@ (80021f0 <HAL_SPI_MspInit+0x268>)
 800218c:	2200      	movs	r2, #0
 800218e:	615a      	str	r2, [r3, #20]
    hdma_spi5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002190:	4b17      	ldr	r3, [pc, #92]	@ (80021f0 <HAL_SPI_MspInit+0x268>)
 8002192:	2200      	movs	r2, #0
 8002194:	619a      	str	r2, [r3, #24]
    hdma_spi5_tx.Init.Mode = DMA_NORMAL;
 8002196:	4b16      	ldr	r3, [pc, #88]	@ (80021f0 <HAL_SPI_MspInit+0x268>)
 8002198:	2200      	movs	r2, #0
 800219a:	61da      	str	r2, [r3, #28]
    hdma_spi5_tx.Init.Priority = DMA_PRIORITY_LOW;
 800219c:	4b14      	ldr	r3, [pc, #80]	@ (80021f0 <HAL_SPI_MspInit+0x268>)
 800219e:	2200      	movs	r2, #0
 80021a0:	621a      	str	r2, [r3, #32]
    hdma_spi5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021a2:	4b13      	ldr	r3, [pc, #76]	@ (80021f0 <HAL_SPI_MspInit+0x268>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi5_tx) != HAL_OK)
 80021a8:	4811      	ldr	r0, [pc, #68]	@ (80021f0 <HAL_SPI_MspInit+0x268>)
 80021aa:	f000 fc21 	bl	80029f0 <HAL_DMA_Init>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <HAL_SPI_MspInit+0x230>
      Error_Handler();
 80021b4:	f7ff fe72 	bl	8001e9c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi5_tx);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	4a0d      	ldr	r2, [pc, #52]	@ (80021f0 <HAL_SPI_MspInit+0x268>)
 80021bc:	649a      	str	r2, [r3, #72]	@ 0x48
 80021be:	4a0c      	ldr	r2, [pc, #48]	@ (80021f0 <HAL_SPI_MspInit+0x268>)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80021c4:	bf00      	nop
 80021c6:	3738      	adds	r7, #56	@ 0x38
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	40013000 	.word	0x40013000
 80021d0:	40023800 	.word	0x40023800
 80021d4:	40020000 	.word	0x40020000
 80021d8:	40003800 	.word	0x40003800
 80021dc:	40020400 	.word	0x40020400
 80021e0:	40015000 	.word	0x40015000
 80021e4:	40021000 	.word	0x40021000
 80021e8:	2000034c 	.word	0x2000034c
 80021ec:	40026458 	.word	0x40026458
 80021f0:	200003ac 	.word	0x200003ac
 80021f4:	40026470 	.word	0x40026470

080021f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b08c      	sub	sp, #48	@ 0x30
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002200:	f107 031c 	add.w	r3, r7, #28
 8002204:	2200      	movs	r2, #0
 8002206:	601a      	str	r2, [r3, #0]
 8002208:	605a      	str	r2, [r3, #4]
 800220a:	609a      	str	r2, [r3, #8]
 800220c:	60da      	str	r2, [r3, #12]
 800220e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a75      	ldr	r2, [pc, #468]	@ (80023ec <HAL_UART_MspInit+0x1f4>)
 8002216:	4293      	cmp	r3, r2
 8002218:	f040 80b2 	bne.w	8002380 <HAL_UART_MspInit+0x188>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */
    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800221c:	2300      	movs	r3, #0
 800221e:	61bb      	str	r3, [r7, #24]
 8002220:	4b73      	ldr	r3, [pc, #460]	@ (80023f0 <HAL_UART_MspInit+0x1f8>)
 8002222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002224:	4a72      	ldr	r2, [pc, #456]	@ (80023f0 <HAL_UART_MspInit+0x1f8>)
 8002226:	f043 0310 	orr.w	r3, r3, #16
 800222a:	6453      	str	r3, [r2, #68]	@ 0x44
 800222c:	4b70      	ldr	r3, [pc, #448]	@ (80023f0 <HAL_UART_MspInit+0x1f8>)
 800222e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002230:	f003 0310 	and.w	r3, r3, #16
 8002234:	61bb      	str	r3, [r7, #24]
 8002236:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002238:	2300      	movs	r3, #0
 800223a:	617b      	str	r3, [r7, #20]
 800223c:	4b6c      	ldr	r3, [pc, #432]	@ (80023f0 <HAL_UART_MspInit+0x1f8>)
 800223e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002240:	4a6b      	ldr	r2, [pc, #428]	@ (80023f0 <HAL_UART_MspInit+0x1f8>)
 8002242:	f043 0301 	orr.w	r3, r3, #1
 8002246:	6313      	str	r3, [r2, #48]	@ 0x30
 8002248:	4b69      	ldr	r3, [pc, #420]	@ (80023f0 <HAL_UART_MspInit+0x1f8>)
 800224a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224c:	f003 0301 	and.w	r3, r3, #1
 8002250:	617b      	str	r3, [r7, #20]
 8002252:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002254:	2300      	movs	r3, #0
 8002256:	613b      	str	r3, [r7, #16]
 8002258:	4b65      	ldr	r3, [pc, #404]	@ (80023f0 <HAL_UART_MspInit+0x1f8>)
 800225a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225c:	4a64      	ldr	r2, [pc, #400]	@ (80023f0 <HAL_UART_MspInit+0x1f8>)
 800225e:	f043 0302 	orr.w	r3, r3, #2
 8002262:	6313      	str	r3, [r2, #48]	@ 0x30
 8002264:	4b62      	ldr	r3, [pc, #392]	@ (80023f0 <HAL_UART_MspInit+0x1f8>)
 8002266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002268:	f003 0302 	and.w	r3, r3, #2
 800226c:	613b      	str	r3, [r7, #16]
 800226e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002270:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002274:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002276:	2302      	movs	r3, #2
 8002278:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227a:	2300      	movs	r3, #0
 800227c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800227e:	2303      	movs	r3, #3
 8002280:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002282:	2307      	movs	r3, #7
 8002284:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002286:	f107 031c 	add.w	r3, r7, #28
 800228a:	4619      	mov	r1, r3
 800228c:	4859      	ldr	r0, [pc, #356]	@ (80023f4 <HAL_UART_MspInit+0x1fc>)
 800228e:	f000 ffb1 	bl	80031f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002292:	2380      	movs	r3, #128	@ 0x80
 8002294:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002296:	2302      	movs	r3, #2
 8002298:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229a:	2300      	movs	r3, #0
 800229c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800229e:	2303      	movs	r3, #3
 80022a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022a2:	2307      	movs	r3, #7
 80022a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022a6:	f107 031c 	add.w	r3, r7, #28
 80022aa:	4619      	mov	r1, r3
 80022ac:	4852      	ldr	r0, [pc, #328]	@ (80023f8 <HAL_UART_MspInit+0x200>)
 80022ae:	f000 ffa1 	bl	80031f4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80022b2:	4b52      	ldr	r3, [pc, #328]	@ (80023fc <HAL_UART_MspInit+0x204>)
 80022b4:	4a52      	ldr	r2, [pc, #328]	@ (8002400 <HAL_UART_MspInit+0x208>)
 80022b6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80022b8:	4b50      	ldr	r3, [pc, #320]	@ (80023fc <HAL_UART_MspInit+0x204>)
 80022ba:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80022be:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022c0:	4b4e      	ldr	r3, [pc, #312]	@ (80023fc <HAL_UART_MspInit+0x204>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022c6:	4b4d      	ldr	r3, [pc, #308]	@ (80023fc <HAL_UART_MspInit+0x204>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022cc:	4b4b      	ldr	r3, [pc, #300]	@ (80023fc <HAL_UART_MspInit+0x204>)
 80022ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022d2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022d4:	4b49      	ldr	r3, [pc, #292]	@ (80023fc <HAL_UART_MspInit+0x204>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022da:	4b48      	ldr	r3, [pc, #288]	@ (80023fc <HAL_UART_MspInit+0x204>)
 80022dc:	2200      	movs	r2, #0
 80022de:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80022e0:	4b46      	ldr	r3, [pc, #280]	@ (80023fc <HAL_UART_MspInit+0x204>)
 80022e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022e6:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022e8:	4b44      	ldr	r3, [pc, #272]	@ (80023fc <HAL_UART_MspInit+0x204>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022ee:	4b43      	ldr	r3, [pc, #268]	@ (80023fc <HAL_UART_MspInit+0x204>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80022f4:	4841      	ldr	r0, [pc, #260]	@ (80023fc <HAL_UART_MspInit+0x204>)
 80022f6:	f000 fb7b 	bl	80029f0 <HAL_DMA_Init>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8002300:	f7ff fdcc 	bl	8001e9c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4a3d      	ldr	r2, [pc, #244]	@ (80023fc <HAL_UART_MspInit+0x204>)
 8002308:	63da      	str	r2, [r3, #60]	@ 0x3c
 800230a:	4a3c      	ldr	r2, [pc, #240]	@ (80023fc <HAL_UART_MspInit+0x204>)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002310:	4b3c      	ldr	r3, [pc, #240]	@ (8002404 <HAL_UART_MspInit+0x20c>)
 8002312:	4a3d      	ldr	r2, [pc, #244]	@ (8002408 <HAL_UART_MspInit+0x210>)
 8002314:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002316:	4b3b      	ldr	r3, [pc, #236]	@ (8002404 <HAL_UART_MspInit+0x20c>)
 8002318:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800231c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800231e:	4b39      	ldr	r3, [pc, #228]	@ (8002404 <HAL_UART_MspInit+0x20c>)
 8002320:	2240      	movs	r2, #64	@ 0x40
 8002322:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002324:	4b37      	ldr	r3, [pc, #220]	@ (8002404 <HAL_UART_MspInit+0x20c>)
 8002326:	2200      	movs	r2, #0
 8002328:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800232a:	4b36      	ldr	r3, [pc, #216]	@ (8002404 <HAL_UART_MspInit+0x20c>)
 800232c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002330:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002332:	4b34      	ldr	r3, [pc, #208]	@ (8002404 <HAL_UART_MspInit+0x20c>)
 8002334:	2200      	movs	r2, #0
 8002336:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002338:	4b32      	ldr	r3, [pc, #200]	@ (8002404 <HAL_UART_MspInit+0x20c>)
 800233a:	2200      	movs	r2, #0
 800233c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 800233e:	4b31      	ldr	r3, [pc, #196]	@ (8002404 <HAL_UART_MspInit+0x20c>)
 8002340:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002344:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002346:	4b2f      	ldr	r3, [pc, #188]	@ (8002404 <HAL_UART_MspInit+0x20c>)
 8002348:	2200      	movs	r2, #0
 800234a:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800234c:	4b2d      	ldr	r3, [pc, #180]	@ (8002404 <HAL_UART_MspInit+0x20c>)
 800234e:	2200      	movs	r2, #0
 8002350:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002352:	482c      	ldr	r0, [pc, #176]	@ (8002404 <HAL_UART_MspInit+0x20c>)
 8002354:	f000 fb4c 	bl	80029f0 <HAL_DMA_Init>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <HAL_UART_MspInit+0x16a>
    {
      Error_Handler();
 800235e:	f7ff fd9d 	bl	8001e9c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a27      	ldr	r2, [pc, #156]	@ (8002404 <HAL_UART_MspInit+0x20c>)
 8002366:	639a      	str	r2, [r3, #56]	@ 0x38
 8002368:	4a26      	ldr	r2, [pc, #152]	@ (8002404 <HAL_UART_MspInit+0x20c>)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800236e:	2200      	movs	r2, #0
 8002370:	2100      	movs	r1, #0
 8002372:	2025      	movs	r0, #37	@ 0x25
 8002374:	f000 fb05 	bl	8002982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002378:	2025      	movs	r0, #37	@ 0x25
 800237a:	f000 fb1e 	bl	80029ba <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800237e:	e030      	b.n	80023e2 <HAL_UART_MspInit+0x1ea>
  else if(huart->Instance==USART2)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a21      	ldr	r2, [pc, #132]	@ (800240c <HAL_UART_MspInit+0x214>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d12b      	bne.n	80023e2 <HAL_UART_MspInit+0x1ea>
    __HAL_RCC_USART2_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	60fb      	str	r3, [r7, #12]
 800238e:	4b18      	ldr	r3, [pc, #96]	@ (80023f0 <HAL_UART_MspInit+0x1f8>)
 8002390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002392:	4a17      	ldr	r2, [pc, #92]	@ (80023f0 <HAL_UART_MspInit+0x1f8>)
 8002394:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002398:	6413      	str	r3, [r2, #64]	@ 0x40
 800239a:	4b15      	ldr	r3, [pc, #84]	@ (80023f0 <HAL_UART_MspInit+0x1f8>)
 800239c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	60bb      	str	r3, [r7, #8]
 80023aa:	4b11      	ldr	r3, [pc, #68]	@ (80023f0 <HAL_UART_MspInit+0x1f8>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ae:	4a10      	ldr	r2, [pc, #64]	@ (80023f0 <HAL_UART_MspInit+0x1f8>)
 80023b0:	f043 0301 	orr.w	r3, r3, #1
 80023b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023b6:	4b0e      	ldr	r3, [pc, #56]	@ (80023f0 <HAL_UART_MspInit+0x1f8>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	60bb      	str	r3, [r7, #8]
 80023c0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80023c2:	230c      	movs	r3, #12
 80023c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c6:	2302      	movs	r3, #2
 80023c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ca:	2300      	movs	r3, #0
 80023cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ce:	2303      	movs	r3, #3
 80023d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023d2:	2307      	movs	r3, #7
 80023d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d6:	f107 031c 	add.w	r3, r7, #28
 80023da:	4619      	mov	r1, r3
 80023dc:	4805      	ldr	r0, [pc, #20]	@ (80023f4 <HAL_UART_MspInit+0x1fc>)
 80023de:	f000 ff09 	bl	80031f4 <HAL_GPIO_Init>
}
 80023e2:	bf00      	nop
 80023e4:	3730      	adds	r7, #48	@ 0x30
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	40011000 	.word	0x40011000
 80023f0:	40023800 	.word	0x40023800
 80023f4:	40020000 	.word	0x40020000
 80023f8:	40020400 	.word	0x40020400
 80023fc:	2000049c 	.word	0x2000049c
 8002400:	40026440 	.word	0x40026440
 8002404:	200004fc 	.word	0x200004fc
 8002408:	400264b8 	.word	0x400264b8
 800240c:	40004400 	.word	0x40004400

08002410 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002414:	bf00      	nop
 8002416:	e7fd      	b.n	8002414 <NMI_Handler+0x4>

08002418 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800241c:	bf00      	nop
 800241e:	e7fd      	b.n	800241c <HardFault_Handler+0x4>

08002420 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002424:	bf00      	nop
 8002426:	e7fd      	b.n	8002424 <MemManage_Handler+0x4>

08002428 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800242c:	bf00      	nop
 800242e:	e7fd      	b.n	800242c <BusFault_Handler+0x4>

08002430 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002434:	bf00      	nop
 8002436:	e7fd      	b.n	8002434 <UsageFault_Handler+0x4>

08002438 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr

08002446 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002446:	b480      	push	{r7}
 8002448:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800244a:	bf00      	nop
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002458:	bf00      	nop
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr

08002462 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002466:	f000 f96d 	bl	8002744 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800246a:	bf00      	nop
 800246c:	bd80      	pop	{r7, pc}
	...

08002470 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002474:	4802      	ldr	r0, [pc, #8]	@ (8002480 <USART1_IRQHandler+0x10>)
 8002476:	f003 fee5 	bl	8006244 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800247a:	bf00      	nop
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	2000040c 	.word	0x2000040c

08002484 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002488:	4802      	ldr	r0, [pc, #8]	@ (8002494 <DMA2_Stream2_IRQHandler+0x10>)
 800248a:	f000 fc49 	bl	8002d20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800248e:	bf00      	nop
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	2000049c 	.word	0x2000049c

08002498 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_rx);
 800249c:	4802      	ldr	r0, [pc, #8]	@ (80024a8 <DMA2_Stream3_IRQHandler+0x10>)
 800249e:	f000 fc3f 	bl	8002d20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80024a2:	bf00      	nop
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	2000034c 	.word	0x2000034c

080024ac <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_tx);
 80024b0:	4802      	ldr	r0, [pc, #8]	@ (80024bc <DMA2_Stream4_IRQHandler+0x10>)
 80024b2:	f000 fc35 	bl	8002d20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 80024b6:	bf00      	nop
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	200003ac 	.word	0x200003ac

080024c0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80024c4:	4802      	ldr	r0, [pc, #8]	@ (80024d0 <DMA2_Stream7_IRQHandler+0x10>)
 80024c6:	f000 fc2b 	bl	8002d20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80024ca:	bf00      	nop
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	200004fc 	.word	0x200004fc

080024d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  return 1;
 80024d8:	2301      	movs	r3, #1
}
 80024da:	4618      	mov	r0, r3
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <_kill>:

int _kill(int pid, int sig)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024ee:	f006 fb75 	bl	8008bdc <__errno>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2216      	movs	r2, #22
 80024f6:	601a      	str	r2, [r3, #0]
  return -1;
 80024f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}

08002504 <_exit>:

void _exit (int status)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800250c:	f04f 31ff 	mov.w	r1, #4294967295
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f7ff ffe7 	bl	80024e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002516:	bf00      	nop
 8002518:	e7fd      	b.n	8002516 <_exit+0x12>

0800251a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800251a:	b580      	push	{r7, lr}
 800251c:	b086      	sub	sp, #24
 800251e:	af00      	add	r7, sp, #0
 8002520:	60f8      	str	r0, [r7, #12]
 8002522:	60b9      	str	r1, [r7, #8]
 8002524:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002526:	2300      	movs	r3, #0
 8002528:	617b      	str	r3, [r7, #20]
 800252a:	e00a      	b.n	8002542 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800252c:	f3af 8000 	nop.w
 8002530:	4601      	mov	r1, r0
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	1c5a      	adds	r2, r3, #1
 8002536:	60ba      	str	r2, [r7, #8]
 8002538:	b2ca      	uxtb	r2, r1
 800253a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	3301      	adds	r3, #1
 8002540:	617b      	str	r3, [r7, #20]
 8002542:	697a      	ldr	r2, [r7, #20]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	429a      	cmp	r2, r3
 8002548:	dbf0      	blt.n	800252c <_read+0x12>
  }

  return len;
 800254a:	687b      	ldr	r3, [r7, #4]
}
 800254c:	4618      	mov	r0, r3
 800254e:	3718      	adds	r7, #24
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}

08002554 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800255c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002560:	4618      	mov	r0, r3
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800257c:	605a      	str	r2, [r3, #4]
  return 0;
 800257e:	2300      	movs	r3, #0
}
 8002580:	4618      	mov	r0, r3
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <_isatty>:

int _isatty(int file)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002594:	2301      	movs	r3, #1
}
 8002596:	4618      	mov	r0, r3
 8002598:	370c      	adds	r7, #12
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr

080025a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025a2:	b480      	push	{r7}
 80025a4:	b085      	sub	sp, #20
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	60f8      	str	r0, [r7, #12]
 80025aa:	60b9      	str	r1, [r7, #8]
 80025ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3714      	adds	r7, #20
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b086      	sub	sp, #24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025c4:	4a14      	ldr	r2, [pc, #80]	@ (8002618 <_sbrk+0x5c>)
 80025c6:	4b15      	ldr	r3, [pc, #84]	@ (800261c <_sbrk+0x60>)
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025d0:	4b13      	ldr	r3, [pc, #76]	@ (8002620 <_sbrk+0x64>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d102      	bne.n	80025de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025d8:	4b11      	ldr	r3, [pc, #68]	@ (8002620 <_sbrk+0x64>)
 80025da:	4a12      	ldr	r2, [pc, #72]	@ (8002624 <_sbrk+0x68>)
 80025dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025de:	4b10      	ldr	r3, [pc, #64]	@ (8002620 <_sbrk+0x64>)
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4413      	add	r3, r2
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d207      	bcs.n	80025fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025ec:	f006 faf6 	bl	8008bdc <__errno>
 80025f0:	4603      	mov	r3, r0
 80025f2:	220c      	movs	r2, #12
 80025f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025f6:	f04f 33ff 	mov.w	r3, #4294967295
 80025fa:	e009      	b.n	8002610 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025fc:	4b08      	ldr	r3, [pc, #32]	@ (8002620 <_sbrk+0x64>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002602:	4b07      	ldr	r3, [pc, #28]	@ (8002620 <_sbrk+0x64>)
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4413      	add	r3, r2
 800260a:	4a05      	ldr	r2, [pc, #20]	@ (8002620 <_sbrk+0x64>)
 800260c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800260e:	68fb      	ldr	r3, [r7, #12]
}
 8002610:	4618      	mov	r0, r3
 8002612:	3718      	adds	r7, #24
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	20020000 	.word	0x20020000
 800261c:	00000400 	.word	0x00000400
 8002620:	20000710 	.word	0x20000710
 8002624:	20000868 	.word	0x20000868

08002628 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800262c:	4b06      	ldr	r3, [pc, #24]	@ (8002648 <SystemInit+0x20>)
 800262e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002632:	4a05      	ldr	r2, [pc, #20]	@ (8002648 <SystemInit+0x20>)
 8002634:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002638:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800263c:	bf00      	nop
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	e000ed00 	.word	0xe000ed00

0800264c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800264c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002684 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002650:	f7ff ffea 	bl	8002628 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002654:	480c      	ldr	r0, [pc, #48]	@ (8002688 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002656:	490d      	ldr	r1, [pc, #52]	@ (800268c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002658:	4a0d      	ldr	r2, [pc, #52]	@ (8002690 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800265a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800265c:	e002      	b.n	8002664 <LoopCopyDataInit>

0800265e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800265e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002660:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002662:	3304      	adds	r3, #4

08002664 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002664:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002666:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002668:	d3f9      	bcc.n	800265e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800266a:	4a0a      	ldr	r2, [pc, #40]	@ (8002694 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800266c:	4c0a      	ldr	r4, [pc, #40]	@ (8002698 <LoopFillZerobss+0x22>)
  movs r3, #0
 800266e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002670:	e001      	b.n	8002676 <LoopFillZerobss>

08002672 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002672:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002674:	3204      	adds	r2, #4

08002676 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002676:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002678:	d3fb      	bcc.n	8002672 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800267a:	f006 fab5 	bl	8008be8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800267e:	f7fe fc75 	bl	8000f6c <main>
  bx  lr    
 8002682:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002684:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002688:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800268c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002690:	0800c154 	.word	0x0800c154
  ldr r2, =_sbss
 8002694:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002698:	20000864 	.word	0x20000864

0800269c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800269c:	e7fe      	b.n	800269c <ADC_IRQHandler>
	...

080026a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026a4:	4b0e      	ldr	r3, [pc, #56]	@ (80026e0 <HAL_Init+0x40>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a0d      	ldr	r2, [pc, #52]	@ (80026e0 <HAL_Init+0x40>)
 80026aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026b0:	4b0b      	ldr	r3, [pc, #44]	@ (80026e0 <HAL_Init+0x40>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a0a      	ldr	r2, [pc, #40]	@ (80026e0 <HAL_Init+0x40>)
 80026b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026bc:	4b08      	ldr	r3, [pc, #32]	@ (80026e0 <HAL_Init+0x40>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a07      	ldr	r2, [pc, #28]	@ (80026e0 <HAL_Init+0x40>)
 80026c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026c8:	2003      	movs	r0, #3
 80026ca:	f000 f94f 	bl	800296c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026ce:	2000      	movs	r0, #0
 80026d0:	f000 f808 	bl	80026e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026d4:	f7ff fbe8 	bl	8001ea8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	40023c00 	.word	0x40023c00

080026e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026ec:	4b12      	ldr	r3, [pc, #72]	@ (8002738 <HAL_InitTick+0x54>)
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	4b12      	ldr	r3, [pc, #72]	@ (800273c <HAL_InitTick+0x58>)
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	4619      	mov	r1, r3
 80026f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80026fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002702:	4618      	mov	r0, r3
 8002704:	f000 f967 	bl	80029d6 <HAL_SYSTICK_Config>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e00e      	b.n	8002730 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2b0f      	cmp	r3, #15
 8002716:	d80a      	bhi.n	800272e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002718:	2200      	movs	r2, #0
 800271a:	6879      	ldr	r1, [r7, #4]
 800271c:	f04f 30ff 	mov.w	r0, #4294967295
 8002720:	f000 f92f 	bl	8002982 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002724:	4a06      	ldr	r2, [pc, #24]	@ (8002740 <HAL_InitTick+0x5c>)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800272a:	2300      	movs	r3, #0
 800272c:	e000      	b.n	8002730 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
}
 8002730:	4618      	mov	r0, r3
 8002732:	3708      	adds	r7, #8
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20000000 	.word	0x20000000
 800273c:	20000008 	.word	0x20000008
 8002740:	20000004 	.word	0x20000004

08002744 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002748:	4b06      	ldr	r3, [pc, #24]	@ (8002764 <HAL_IncTick+0x20>)
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	461a      	mov	r2, r3
 800274e:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <HAL_IncTick+0x24>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4413      	add	r3, r2
 8002754:	4a04      	ldr	r2, [pc, #16]	@ (8002768 <HAL_IncTick+0x24>)
 8002756:	6013      	str	r3, [r2, #0]
}
 8002758:	bf00      	nop
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	20000008 	.word	0x20000008
 8002768:	20000714 	.word	0x20000714

0800276c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  return uwTick;
 8002770:	4b03      	ldr	r3, [pc, #12]	@ (8002780 <HAL_GetTick+0x14>)
 8002772:	681b      	ldr	r3, [r3, #0]
}
 8002774:	4618      	mov	r0, r3
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	20000714 	.word	0x20000714

08002784 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800278c:	f7ff ffee 	bl	800276c <HAL_GetTick>
 8002790:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800279c:	d005      	beq.n	80027aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800279e:	4b0a      	ldr	r3, [pc, #40]	@ (80027c8 <HAL_Delay+0x44>)
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	461a      	mov	r2, r3
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	4413      	add	r3, r2
 80027a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027aa:	bf00      	nop
 80027ac:	f7ff ffde 	bl	800276c <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	68fa      	ldr	r2, [r7, #12]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d8f7      	bhi.n	80027ac <HAL_Delay+0x28>
  {
  }
}
 80027bc:	bf00      	nop
 80027be:	bf00      	nop
 80027c0:	3710      	adds	r7, #16
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	20000008 	.word	0x20000008

080027cc <__NVIC_SetPriorityGrouping>:
{
 80027cc:	b480      	push	{r7}
 80027ce:	b085      	sub	sp, #20
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f003 0307 	and.w	r3, r3, #7
 80027da:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002810 <__NVIC_SetPriorityGrouping+0x44>)
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027e2:	68ba      	ldr	r2, [r7, #8]
 80027e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027e8:	4013      	ands	r3, r2
 80027ea:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027fe:	4a04      	ldr	r2, [pc, #16]	@ (8002810 <__NVIC_SetPriorityGrouping+0x44>)
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	60d3      	str	r3, [r2, #12]
}
 8002804:	bf00      	nop
 8002806:	3714      	adds	r7, #20
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr
 8002810:	e000ed00 	.word	0xe000ed00

08002814 <__NVIC_GetPriorityGrouping>:
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002818:	4b04      	ldr	r3, [pc, #16]	@ (800282c <__NVIC_GetPriorityGrouping+0x18>)
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	0a1b      	lsrs	r3, r3, #8
 800281e:	f003 0307 	and.w	r3, r3, #7
}
 8002822:	4618      	mov	r0, r3
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr
 800282c:	e000ed00 	.word	0xe000ed00

08002830 <__NVIC_EnableIRQ>:
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	4603      	mov	r3, r0
 8002838:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800283a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800283e:	2b00      	cmp	r3, #0
 8002840:	db0b      	blt.n	800285a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002842:	79fb      	ldrb	r3, [r7, #7]
 8002844:	f003 021f 	and.w	r2, r3, #31
 8002848:	4907      	ldr	r1, [pc, #28]	@ (8002868 <__NVIC_EnableIRQ+0x38>)
 800284a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284e:	095b      	lsrs	r3, r3, #5
 8002850:	2001      	movs	r0, #1
 8002852:	fa00 f202 	lsl.w	r2, r0, r2
 8002856:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800285a:	bf00      	nop
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	e000e100 	.word	0xe000e100

0800286c <__NVIC_SetPriority>:
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	4603      	mov	r3, r0
 8002874:	6039      	str	r1, [r7, #0]
 8002876:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287c:	2b00      	cmp	r3, #0
 800287e:	db0a      	blt.n	8002896 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	b2da      	uxtb	r2, r3
 8002884:	490c      	ldr	r1, [pc, #48]	@ (80028b8 <__NVIC_SetPriority+0x4c>)
 8002886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800288a:	0112      	lsls	r2, r2, #4
 800288c:	b2d2      	uxtb	r2, r2
 800288e:	440b      	add	r3, r1
 8002890:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002894:	e00a      	b.n	80028ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	b2da      	uxtb	r2, r3
 800289a:	4908      	ldr	r1, [pc, #32]	@ (80028bc <__NVIC_SetPriority+0x50>)
 800289c:	79fb      	ldrb	r3, [r7, #7]
 800289e:	f003 030f 	and.w	r3, r3, #15
 80028a2:	3b04      	subs	r3, #4
 80028a4:	0112      	lsls	r2, r2, #4
 80028a6:	b2d2      	uxtb	r2, r2
 80028a8:	440b      	add	r3, r1
 80028aa:	761a      	strb	r2, [r3, #24]
}
 80028ac:	bf00      	nop
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr
 80028b8:	e000e100 	.word	0xe000e100
 80028bc:	e000ed00 	.word	0xe000ed00

080028c0 <NVIC_EncodePriority>:
{
 80028c0:	b480      	push	{r7}
 80028c2:	b089      	sub	sp, #36	@ 0x24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f003 0307 	and.w	r3, r3, #7
 80028d2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	f1c3 0307 	rsb	r3, r3, #7
 80028da:	2b04      	cmp	r3, #4
 80028dc:	bf28      	it	cs
 80028de:	2304      	movcs	r3, #4
 80028e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	3304      	adds	r3, #4
 80028e6:	2b06      	cmp	r3, #6
 80028e8:	d902      	bls.n	80028f0 <NVIC_EncodePriority+0x30>
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	3b03      	subs	r3, #3
 80028ee:	e000      	b.n	80028f2 <NVIC_EncodePriority+0x32>
 80028f0:	2300      	movs	r3, #0
 80028f2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f4:	f04f 32ff 	mov.w	r2, #4294967295
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	43da      	mvns	r2, r3
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	401a      	ands	r2, r3
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002908:	f04f 31ff 	mov.w	r1, #4294967295
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	fa01 f303 	lsl.w	r3, r1, r3
 8002912:	43d9      	mvns	r1, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002918:	4313      	orrs	r3, r2
}
 800291a:	4618      	mov	r0, r3
 800291c:	3724      	adds	r7, #36	@ 0x24
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
	...

08002928 <SysTick_Config>:
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	3b01      	subs	r3, #1
 8002934:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002938:	d301      	bcc.n	800293e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800293a:	2301      	movs	r3, #1
 800293c:	e00f      	b.n	800295e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800293e:	4a0a      	ldr	r2, [pc, #40]	@ (8002968 <SysTick_Config+0x40>)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	3b01      	subs	r3, #1
 8002944:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002946:	210f      	movs	r1, #15
 8002948:	f04f 30ff 	mov.w	r0, #4294967295
 800294c:	f7ff ff8e 	bl	800286c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002950:	4b05      	ldr	r3, [pc, #20]	@ (8002968 <SysTick_Config+0x40>)
 8002952:	2200      	movs	r2, #0
 8002954:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002956:	4b04      	ldr	r3, [pc, #16]	@ (8002968 <SysTick_Config+0x40>)
 8002958:	2207      	movs	r2, #7
 800295a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	e000e010 	.word	0xe000e010

0800296c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f7ff ff29 	bl	80027cc <__NVIC_SetPriorityGrouping>
}
 800297a:	bf00      	nop
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002982:	b580      	push	{r7, lr}
 8002984:	b086      	sub	sp, #24
 8002986:	af00      	add	r7, sp, #0
 8002988:	4603      	mov	r3, r0
 800298a:	60b9      	str	r1, [r7, #8]
 800298c:	607a      	str	r2, [r7, #4]
 800298e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002990:	2300      	movs	r3, #0
 8002992:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002994:	f7ff ff3e 	bl	8002814 <__NVIC_GetPriorityGrouping>
 8002998:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	68b9      	ldr	r1, [r7, #8]
 800299e:	6978      	ldr	r0, [r7, #20]
 80029a0:	f7ff ff8e 	bl	80028c0 <NVIC_EncodePriority>
 80029a4:	4602      	mov	r2, r0
 80029a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029aa:	4611      	mov	r1, r2
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7ff ff5d 	bl	800286c <__NVIC_SetPriority>
}
 80029b2:	bf00      	nop
 80029b4:	3718      	adds	r7, #24
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}

080029ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029ba:	b580      	push	{r7, lr}
 80029bc:	b082      	sub	sp, #8
 80029be:	af00      	add	r7, sp, #0
 80029c0:	4603      	mov	r3, r0
 80029c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7ff ff31 	bl	8002830 <__NVIC_EnableIRQ>
}
 80029ce:	bf00      	nop
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b082      	sub	sp, #8
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7ff ffa2 	bl	8002928 <SysTick_Config>
 80029e4:	4603      	mov	r3, r0
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3708      	adds	r7, #8
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
	...

080029f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80029f8:	2300      	movs	r3, #0
 80029fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80029fc:	f7ff feb6 	bl	800276c <HAL_GetTick>
 8002a00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d101      	bne.n	8002a0c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e099      	b.n	8002b40 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2202      	movs	r2, #2
 8002a10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f022 0201 	bic.w	r2, r2, #1
 8002a2a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a2c:	e00f      	b.n	8002a4e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a2e:	f7ff fe9d 	bl	800276c <HAL_GetTick>
 8002a32:	4602      	mov	r2, r0
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	2b05      	cmp	r3, #5
 8002a3a:	d908      	bls.n	8002a4e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2220      	movs	r2, #32
 8002a40:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2203      	movs	r2, #3
 8002a46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e078      	b.n	8002b40 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0301 	and.w	r3, r3, #1
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1e8      	bne.n	8002a2e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a64:	697a      	ldr	r2, [r7, #20]
 8002a66:	4b38      	ldr	r3, [pc, #224]	@ (8002b48 <HAL_DMA_Init+0x158>)
 8002a68:	4013      	ands	r3, r2
 8002a6a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685a      	ldr	r2, [r3, #4]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	691b      	ldr	r3, [r3, #16]
 8002a80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	699b      	ldr	r3, [r3, #24]
 8002a8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6a1b      	ldr	r3, [r3, #32]
 8002a98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a9a:	697a      	ldr	r2, [r7, #20]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa4:	2b04      	cmp	r3, #4
 8002aa6:	d107      	bne.n	8002ab8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	697a      	ldr	r2, [r7, #20]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	697a      	ldr	r2, [r7, #20]
 8002abe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	695b      	ldr	r3, [r3, #20]
 8002ac6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	f023 0307 	bic.w	r3, r3, #7
 8002ace:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad4:	697a      	ldr	r2, [r7, #20]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ade:	2b04      	cmp	r3, #4
 8002ae0:	d117      	bne.n	8002b12 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d00e      	beq.n	8002b12 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f000 fb01 	bl	80030fc <DMA_CheckFifoParam>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d008      	beq.n	8002b12 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2240      	movs	r2, #64	@ 0x40
 8002b04:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e016      	b.n	8002b40 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	697a      	ldr	r2, [r7, #20]
 8002b18:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f000 fab8 	bl	8003090 <DMA_CalcBaseAndBitshift>
 8002b20:	4603      	mov	r3, r0
 8002b22:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b28:	223f      	movs	r2, #63	@ 0x3f
 8002b2a:	409a      	lsls	r2, r3
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002b3e:	2300      	movs	r3, #0
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3718      	adds	r7, #24
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	f010803f 	.word	0xf010803f

08002b4c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b086      	sub	sp, #24
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	60b9      	str	r1, [r7, #8]
 8002b56:	607a      	str	r2, [r7, #4]
 8002b58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b62:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d101      	bne.n	8002b72 <HAL_DMA_Start_IT+0x26>
 8002b6e:	2302      	movs	r3, #2
 8002b70:	e040      	b.n	8002bf4 <HAL_DMA_Start_IT+0xa8>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2201      	movs	r2, #1
 8002b76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d12f      	bne.n	8002be6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2202      	movs	r2, #2
 8002b8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2200      	movs	r2, #0
 8002b92:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	68b9      	ldr	r1, [r7, #8]
 8002b9a:	68f8      	ldr	r0, [r7, #12]
 8002b9c:	f000 fa4a 	bl	8003034 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba4:	223f      	movs	r2, #63	@ 0x3f
 8002ba6:	409a      	lsls	r2, r3
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f042 0216 	orr.w	r2, r2, #22
 8002bba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d007      	beq.n	8002bd4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f042 0208 	orr.w	r2, r2, #8
 8002bd2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f042 0201 	orr.w	r2, r2, #1
 8002be2:	601a      	str	r2, [r3, #0]
 8002be4:	e005      	b.n	8002bf2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002bee:	2302      	movs	r3, #2
 8002bf0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002bf2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3718      	adds	r7, #24
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c08:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002c0a:	f7ff fdaf 	bl	800276c <HAL_GetTick>
 8002c0e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d008      	beq.n	8002c2e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2280      	movs	r2, #128	@ 0x80
 8002c20:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2200      	movs	r2, #0
 8002c26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e052      	b.n	8002cd4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f022 0216 	bic.w	r2, r2, #22
 8002c3c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	695a      	ldr	r2, [r3, #20]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c4c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d103      	bne.n	8002c5e <HAL_DMA_Abort+0x62>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d007      	beq.n	8002c6e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f022 0208 	bic.w	r2, r2, #8
 8002c6c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f022 0201 	bic.w	r2, r2, #1
 8002c7c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c7e:	e013      	b.n	8002ca8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c80:	f7ff fd74 	bl	800276c <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b05      	cmp	r3, #5
 8002c8c:	d90c      	bls.n	8002ca8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2220      	movs	r2, #32
 8002c92:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2203      	movs	r2, #3
 8002c98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e015      	b.n	8002cd4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d1e4      	bne.n	8002c80 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cba:	223f      	movs	r2, #63	@ 0x3f
 8002cbc:	409a      	lsls	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002cd2:	2300      	movs	r3, #0
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d004      	beq.n	8002cfa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2280      	movs	r2, #128	@ 0x80
 8002cf4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e00c      	b.n	8002d14 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2205      	movs	r2, #5
 8002cfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f022 0201 	bic.w	r2, r2, #1
 8002d10:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d12:	2300      	movs	r3, #0
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	370c      	adds	r7, #12
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d2c:	4b8e      	ldr	r3, [pc, #568]	@ (8002f68 <HAL_DMA_IRQHandler+0x248>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a8e      	ldr	r2, [pc, #568]	@ (8002f6c <HAL_DMA_IRQHandler+0x24c>)
 8002d32:	fba2 2303 	umull	r2, r3, r2, r3
 8002d36:	0a9b      	lsrs	r3, r3, #10
 8002d38:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d3e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d4a:	2208      	movs	r2, #8
 8002d4c:	409a      	lsls	r2, r3
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	4013      	ands	r3, r2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d01a      	beq.n	8002d8c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0304 	and.w	r3, r3, #4
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d013      	beq.n	8002d8c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 0204 	bic.w	r2, r2, #4
 8002d72:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d78:	2208      	movs	r2, #8
 8002d7a:	409a      	lsls	r2, r3
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d84:	f043 0201 	orr.w	r2, r3, #1
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d90:	2201      	movs	r2, #1
 8002d92:	409a      	lsls	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	4013      	ands	r3, r2
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d012      	beq.n	8002dc2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d00b      	beq.n	8002dc2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dae:	2201      	movs	r2, #1
 8002db0:	409a      	lsls	r2, r3
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dba:	f043 0202 	orr.w	r2, r3, #2
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc6:	2204      	movs	r2, #4
 8002dc8:	409a      	lsls	r2, r3
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	4013      	ands	r3, r2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d012      	beq.n	8002df8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0302 	and.w	r3, r3, #2
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d00b      	beq.n	8002df8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de4:	2204      	movs	r2, #4
 8002de6:	409a      	lsls	r2, r3
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002df0:	f043 0204 	orr.w	r2, r3, #4
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dfc:	2210      	movs	r2, #16
 8002dfe:	409a      	lsls	r2, r3
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	4013      	ands	r3, r2
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d043      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0308 	and.w	r3, r3, #8
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d03c      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e1a:	2210      	movs	r2, #16
 8002e1c:	409a      	lsls	r2, r3
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d018      	beq.n	8002e62 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d108      	bne.n	8002e50 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d024      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	4798      	blx	r3
 8002e4e:	e01f      	b.n	8002e90 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d01b      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e5c:	6878      	ldr	r0, [r7, #4]
 8002e5e:	4798      	blx	r3
 8002e60:	e016      	b.n	8002e90 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d107      	bne.n	8002e80 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 0208 	bic.w	r2, r2, #8
 8002e7e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d003      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e94:	2220      	movs	r2, #32
 8002e96:	409a      	lsls	r2, r3
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	f000 808f 	beq.w	8002fc0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0310 	and.w	r3, r3, #16
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 8087 	beq.w	8002fc0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb6:	2220      	movs	r2, #32
 8002eb8:	409a      	lsls	r2, r3
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b05      	cmp	r3, #5
 8002ec8:	d136      	bne.n	8002f38 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f022 0216 	bic.w	r2, r2, #22
 8002ed8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	695a      	ldr	r2, [r3, #20]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ee8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d103      	bne.n	8002efa <HAL_DMA_IRQHandler+0x1da>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d007      	beq.n	8002f0a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 0208 	bic.w	r2, r2, #8
 8002f08:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f0e:	223f      	movs	r2, #63	@ 0x3f
 8002f10:	409a      	lsls	r2, r3
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d07e      	beq.n	800302c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	4798      	blx	r3
        }
        return;
 8002f36:	e079      	b.n	800302c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d01d      	beq.n	8002f82 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d10d      	bne.n	8002f70 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d031      	beq.n	8002fc0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	4798      	blx	r3
 8002f64:	e02c      	b.n	8002fc0 <HAL_DMA_IRQHandler+0x2a0>
 8002f66:	bf00      	nop
 8002f68:	20000000 	.word	0x20000000
 8002f6c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d023      	beq.n	8002fc0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	4798      	blx	r3
 8002f80:	e01e      	b.n	8002fc0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d10f      	bne.n	8002fb0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f022 0210 	bic.w	r2, r2, #16
 8002f9e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d003      	beq.n	8002fc0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d032      	beq.n	800302e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d022      	beq.n	800301a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2205      	movs	r2, #5
 8002fd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0201 	bic.w	r2, r2, #1
 8002fea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	3301      	adds	r3, #1
 8002ff0:	60bb      	str	r3, [r7, #8]
 8002ff2:	697a      	ldr	r2, [r7, #20]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d307      	bcc.n	8003008 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0301 	and.w	r3, r3, #1
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1f2      	bne.n	8002fec <HAL_DMA_IRQHandler+0x2cc>
 8003006:	e000      	b.n	800300a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003008:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2201      	movs	r2, #1
 800300e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800301e:	2b00      	cmp	r3, #0
 8003020:	d005      	beq.n	800302e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	4798      	blx	r3
 800302a:	e000      	b.n	800302e <HAL_DMA_IRQHandler+0x30e>
        return;
 800302c:	bf00      	nop
    }
  }
}
 800302e:	3718      	adds	r7, #24
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003034:	b480      	push	{r7}
 8003036:	b085      	sub	sp, #20
 8003038:	af00      	add	r7, sp, #0
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	607a      	str	r2, [r7, #4]
 8003040:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003050:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	2b40      	cmp	r3, #64	@ 0x40
 8003060:	d108      	bne.n	8003074 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	68ba      	ldr	r2, [r7, #8]
 8003070:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003072:	e007      	b.n	8003084 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68ba      	ldr	r2, [r7, #8]
 800307a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	60da      	str	r2, [r3, #12]
}
 8003084:	bf00      	nop
 8003086:	3714      	adds	r7, #20
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003090:	b480      	push	{r7}
 8003092:	b085      	sub	sp, #20
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	b2db      	uxtb	r3, r3
 800309e:	3b10      	subs	r3, #16
 80030a0:	4a14      	ldr	r2, [pc, #80]	@ (80030f4 <DMA_CalcBaseAndBitshift+0x64>)
 80030a2:	fba2 2303 	umull	r2, r3, r2, r3
 80030a6:	091b      	lsrs	r3, r3, #4
 80030a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80030aa:	4a13      	ldr	r2, [pc, #76]	@ (80030f8 <DMA_CalcBaseAndBitshift+0x68>)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	4413      	add	r3, r2
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	461a      	mov	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2b03      	cmp	r3, #3
 80030bc:	d909      	bls.n	80030d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80030c6:	f023 0303 	bic.w	r3, r3, #3
 80030ca:	1d1a      	adds	r2, r3, #4
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80030d0:	e007      	b.n	80030e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80030da:	f023 0303 	bic.w	r3, r3, #3
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3714      	adds	r7, #20
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	aaaaaaab 	.word	0xaaaaaaab
 80030f8:	0800b9c0 	.word	0x0800b9c0

080030fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b085      	sub	sp, #20
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003104:	2300      	movs	r3, #0
 8003106:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800310c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d11f      	bne.n	8003156 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	2b03      	cmp	r3, #3
 800311a:	d856      	bhi.n	80031ca <DMA_CheckFifoParam+0xce>
 800311c:	a201      	add	r2, pc, #4	@ (adr r2, 8003124 <DMA_CheckFifoParam+0x28>)
 800311e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003122:	bf00      	nop
 8003124:	08003135 	.word	0x08003135
 8003128:	08003147 	.word	0x08003147
 800312c:	08003135 	.word	0x08003135
 8003130:	080031cb 	.word	0x080031cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003138:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d046      	beq.n	80031ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003144:	e043      	b.n	80031ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800314a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800314e:	d140      	bne.n	80031d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003154:	e03d      	b.n	80031d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800315e:	d121      	bne.n	80031a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	2b03      	cmp	r3, #3
 8003164:	d837      	bhi.n	80031d6 <DMA_CheckFifoParam+0xda>
 8003166:	a201      	add	r2, pc, #4	@ (adr r2, 800316c <DMA_CheckFifoParam+0x70>)
 8003168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800316c:	0800317d 	.word	0x0800317d
 8003170:	08003183 	.word	0x08003183
 8003174:	0800317d 	.word	0x0800317d
 8003178:	08003195 	.word	0x08003195
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	73fb      	strb	r3, [r7, #15]
      break;
 8003180:	e030      	b.n	80031e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003186:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d025      	beq.n	80031da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003192:	e022      	b.n	80031da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003198:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800319c:	d11f      	bne.n	80031de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80031a2:	e01c      	b.n	80031de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d903      	bls.n	80031b2 <DMA_CheckFifoParam+0xb6>
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	2b03      	cmp	r3, #3
 80031ae:	d003      	beq.n	80031b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80031b0:	e018      	b.n	80031e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	73fb      	strb	r3, [r7, #15]
      break;
 80031b6:	e015      	b.n	80031e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d00e      	beq.n	80031e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	73fb      	strb	r3, [r7, #15]
      break;
 80031c8:	e00b      	b.n	80031e2 <DMA_CheckFifoParam+0xe6>
      break;
 80031ca:	bf00      	nop
 80031cc:	e00a      	b.n	80031e4 <DMA_CheckFifoParam+0xe8>
      break;
 80031ce:	bf00      	nop
 80031d0:	e008      	b.n	80031e4 <DMA_CheckFifoParam+0xe8>
      break;
 80031d2:	bf00      	nop
 80031d4:	e006      	b.n	80031e4 <DMA_CheckFifoParam+0xe8>
      break;
 80031d6:	bf00      	nop
 80031d8:	e004      	b.n	80031e4 <DMA_CheckFifoParam+0xe8>
      break;
 80031da:	bf00      	nop
 80031dc:	e002      	b.n	80031e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80031de:	bf00      	nop
 80031e0:	e000      	b.n	80031e4 <DMA_CheckFifoParam+0xe8>
      break;
 80031e2:	bf00      	nop
    }
  } 
  
  return status; 
 80031e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3714      	adds	r7, #20
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop

080031f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b089      	sub	sp, #36	@ 0x24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031fe:	2300      	movs	r3, #0
 8003200:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003202:	2300      	movs	r3, #0
 8003204:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003206:	2300      	movs	r3, #0
 8003208:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800320a:	2300      	movs	r3, #0
 800320c:	61fb      	str	r3, [r7, #28]
 800320e:	e159      	b.n	80034c4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003210:	2201      	movs	r2, #1
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	697a      	ldr	r2, [r7, #20]
 8003220:	4013      	ands	r3, r2
 8003222:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003224:	693a      	ldr	r2, [r7, #16]
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	429a      	cmp	r2, r3
 800322a:	f040 8148 	bne.w	80034be <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	f003 0303 	and.w	r3, r3, #3
 8003236:	2b01      	cmp	r3, #1
 8003238:	d005      	beq.n	8003246 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003242:	2b02      	cmp	r3, #2
 8003244:	d130      	bne.n	80032a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	005b      	lsls	r3, r3, #1
 8003250:	2203      	movs	r2, #3
 8003252:	fa02 f303 	lsl.w	r3, r2, r3
 8003256:	43db      	mvns	r3, r3
 8003258:	69ba      	ldr	r2, [r7, #24]
 800325a:	4013      	ands	r3, r2
 800325c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	68da      	ldr	r2, [r3, #12]
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	fa02 f303 	lsl.w	r3, r2, r3
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	4313      	orrs	r3, r2
 800326e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800327c:	2201      	movs	r2, #1
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	fa02 f303 	lsl.w	r3, r2, r3
 8003284:	43db      	mvns	r3, r3
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	4013      	ands	r3, r2
 800328a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	091b      	lsrs	r3, r3, #4
 8003292:	f003 0201 	and.w	r2, r3, #1
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	fa02 f303 	lsl.w	r3, r2, r3
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	4313      	orrs	r3, r2
 80032a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f003 0303 	and.w	r3, r3, #3
 80032b0:	2b03      	cmp	r3, #3
 80032b2:	d017      	beq.n	80032e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	005b      	lsls	r3, r3, #1
 80032be:	2203      	movs	r2, #3
 80032c0:	fa02 f303 	lsl.w	r3, r2, r3
 80032c4:	43db      	mvns	r3, r3
 80032c6:	69ba      	ldr	r2, [r7, #24]
 80032c8:	4013      	ands	r3, r2
 80032ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	689a      	ldr	r2, [r3, #8]
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	4313      	orrs	r3, r2
 80032dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f003 0303 	and.w	r3, r3, #3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d123      	bne.n	8003338 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	08da      	lsrs	r2, r3, #3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	3208      	adds	r2, #8
 80032f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	f003 0307 	and.w	r3, r3, #7
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	220f      	movs	r2, #15
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	43db      	mvns	r3, r3
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	4013      	ands	r3, r2
 8003312:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	691a      	ldr	r2, [r3, #16]
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	f003 0307 	and.w	r3, r3, #7
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	fa02 f303 	lsl.w	r3, r2, r3
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	4313      	orrs	r3, r2
 8003328:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	08da      	lsrs	r2, r3, #3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	3208      	adds	r2, #8
 8003332:	69b9      	ldr	r1, [r7, #24]
 8003334:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	005b      	lsls	r3, r3, #1
 8003342:	2203      	movs	r2, #3
 8003344:	fa02 f303 	lsl.w	r3, r2, r3
 8003348:	43db      	mvns	r3, r3
 800334a:	69ba      	ldr	r2, [r7, #24]
 800334c:	4013      	ands	r3, r2
 800334e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f003 0203 	and.w	r2, r3, #3
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	fa02 f303 	lsl.w	r3, r2, r3
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	4313      	orrs	r3, r2
 8003364:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003374:	2b00      	cmp	r3, #0
 8003376:	f000 80a2 	beq.w	80034be <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800337a:	2300      	movs	r3, #0
 800337c:	60fb      	str	r3, [r7, #12]
 800337e:	4b57      	ldr	r3, [pc, #348]	@ (80034dc <HAL_GPIO_Init+0x2e8>)
 8003380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003382:	4a56      	ldr	r2, [pc, #344]	@ (80034dc <HAL_GPIO_Init+0x2e8>)
 8003384:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003388:	6453      	str	r3, [r2, #68]	@ 0x44
 800338a:	4b54      	ldr	r3, [pc, #336]	@ (80034dc <HAL_GPIO_Init+0x2e8>)
 800338c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800338e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003392:	60fb      	str	r3, [r7, #12]
 8003394:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003396:	4a52      	ldr	r2, [pc, #328]	@ (80034e0 <HAL_GPIO_Init+0x2ec>)
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	089b      	lsrs	r3, r3, #2
 800339c:	3302      	adds	r3, #2
 800339e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	f003 0303 	and.w	r3, r3, #3
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	220f      	movs	r2, #15
 80033ae:	fa02 f303 	lsl.w	r3, r2, r3
 80033b2:	43db      	mvns	r3, r3
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	4013      	ands	r3, r2
 80033b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a49      	ldr	r2, [pc, #292]	@ (80034e4 <HAL_GPIO_Init+0x2f0>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d019      	beq.n	80033f6 <HAL_GPIO_Init+0x202>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a48      	ldr	r2, [pc, #288]	@ (80034e8 <HAL_GPIO_Init+0x2f4>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d013      	beq.n	80033f2 <HAL_GPIO_Init+0x1fe>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a47      	ldr	r2, [pc, #284]	@ (80034ec <HAL_GPIO_Init+0x2f8>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d00d      	beq.n	80033ee <HAL_GPIO_Init+0x1fa>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a46      	ldr	r2, [pc, #280]	@ (80034f0 <HAL_GPIO_Init+0x2fc>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d007      	beq.n	80033ea <HAL_GPIO_Init+0x1f6>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a45      	ldr	r2, [pc, #276]	@ (80034f4 <HAL_GPIO_Init+0x300>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d101      	bne.n	80033e6 <HAL_GPIO_Init+0x1f2>
 80033e2:	2304      	movs	r3, #4
 80033e4:	e008      	b.n	80033f8 <HAL_GPIO_Init+0x204>
 80033e6:	2307      	movs	r3, #7
 80033e8:	e006      	b.n	80033f8 <HAL_GPIO_Init+0x204>
 80033ea:	2303      	movs	r3, #3
 80033ec:	e004      	b.n	80033f8 <HAL_GPIO_Init+0x204>
 80033ee:	2302      	movs	r3, #2
 80033f0:	e002      	b.n	80033f8 <HAL_GPIO_Init+0x204>
 80033f2:	2301      	movs	r3, #1
 80033f4:	e000      	b.n	80033f8 <HAL_GPIO_Init+0x204>
 80033f6:	2300      	movs	r3, #0
 80033f8:	69fa      	ldr	r2, [r7, #28]
 80033fa:	f002 0203 	and.w	r2, r2, #3
 80033fe:	0092      	lsls	r2, r2, #2
 8003400:	4093      	lsls	r3, r2
 8003402:	69ba      	ldr	r2, [r7, #24]
 8003404:	4313      	orrs	r3, r2
 8003406:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003408:	4935      	ldr	r1, [pc, #212]	@ (80034e0 <HAL_GPIO_Init+0x2ec>)
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	089b      	lsrs	r3, r3, #2
 800340e:	3302      	adds	r3, #2
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003416:	4b38      	ldr	r3, [pc, #224]	@ (80034f8 <HAL_GPIO_Init+0x304>)
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	43db      	mvns	r3, r3
 8003420:	69ba      	ldr	r2, [r7, #24]
 8003422:	4013      	ands	r3, r2
 8003424:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d003      	beq.n	800343a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003432:	69ba      	ldr	r2, [r7, #24]
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	4313      	orrs	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800343a:	4a2f      	ldr	r2, [pc, #188]	@ (80034f8 <HAL_GPIO_Init+0x304>)
 800343c:	69bb      	ldr	r3, [r7, #24]
 800343e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003440:	4b2d      	ldr	r3, [pc, #180]	@ (80034f8 <HAL_GPIO_Init+0x304>)
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	43db      	mvns	r3, r3
 800344a:	69ba      	ldr	r2, [r7, #24]
 800344c:	4013      	ands	r3, r2
 800344e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d003      	beq.n	8003464 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800345c:	69ba      	ldr	r2, [r7, #24]
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	4313      	orrs	r3, r2
 8003462:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003464:	4a24      	ldr	r2, [pc, #144]	@ (80034f8 <HAL_GPIO_Init+0x304>)
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800346a:	4b23      	ldr	r3, [pc, #140]	@ (80034f8 <HAL_GPIO_Init+0x304>)
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	43db      	mvns	r3, r3
 8003474:	69ba      	ldr	r2, [r7, #24]
 8003476:	4013      	ands	r3, r2
 8003478:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d003      	beq.n	800348e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003486:	69ba      	ldr	r2, [r7, #24]
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	4313      	orrs	r3, r2
 800348c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800348e:	4a1a      	ldr	r2, [pc, #104]	@ (80034f8 <HAL_GPIO_Init+0x304>)
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003494:	4b18      	ldr	r3, [pc, #96]	@ (80034f8 <HAL_GPIO_Init+0x304>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	43db      	mvns	r3, r3
 800349e:	69ba      	ldr	r2, [r7, #24]
 80034a0:	4013      	ands	r3, r2
 80034a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d003      	beq.n	80034b8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80034b0:	69ba      	ldr	r2, [r7, #24]
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034b8:	4a0f      	ldr	r2, [pc, #60]	@ (80034f8 <HAL_GPIO_Init+0x304>)
 80034ba:	69bb      	ldr	r3, [r7, #24]
 80034bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	3301      	adds	r3, #1
 80034c2:	61fb      	str	r3, [r7, #28]
 80034c4:	69fb      	ldr	r3, [r7, #28]
 80034c6:	2b0f      	cmp	r3, #15
 80034c8:	f67f aea2 	bls.w	8003210 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034cc:	bf00      	nop
 80034ce:	bf00      	nop
 80034d0:	3724      	adds	r7, #36	@ 0x24
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	40023800 	.word	0x40023800
 80034e0:	40013800 	.word	0x40013800
 80034e4:	40020000 	.word	0x40020000
 80034e8:	40020400 	.word	0x40020400
 80034ec:	40020800 	.word	0x40020800
 80034f0:	40020c00 	.word	0x40020c00
 80034f4:	40021000 	.word	0x40021000
 80034f8:	40013c00 	.word	0x40013c00

080034fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	460b      	mov	r3, r1
 8003506:	807b      	strh	r3, [r7, #2]
 8003508:	4613      	mov	r3, r2
 800350a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800350c:	787b      	ldrb	r3, [r7, #1]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d003      	beq.n	800351a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003512:	887a      	ldrh	r2, [r7, #2]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003518:	e003      	b.n	8003522 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800351a:	887b      	ldrh	r3, [r7, #2]
 800351c:	041a      	lsls	r2, r3, #16
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	619a      	str	r2, [r3, #24]
}
 8003522:	bf00      	nop
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr

0800352e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800352e:	b480      	push	{r7}
 8003530:	b085      	sub	sp, #20
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
 8003536:	460b      	mov	r3, r1
 8003538:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	695b      	ldr	r3, [r3, #20]
 800353e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003540:	887a      	ldrh	r2, [r7, #2]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	4013      	ands	r3, r2
 8003546:	041a      	lsls	r2, r3, #16
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	43d9      	mvns	r1, r3
 800354c:	887b      	ldrh	r3, [r7, #2]
 800354e:	400b      	ands	r3, r1
 8003550:	431a      	orrs	r2, r3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	619a      	str	r2, [r3, #24]
}
 8003556:	bf00      	nop
 8003558:	3714      	adds	r7, #20
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
	...

08003564 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e12b      	b.n	80037ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b00      	cmp	r3, #0
 8003580:	d106      	bne.n	8003590 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f7fe fcb4 	bl	8001ef8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2224      	movs	r2, #36	@ 0x24
 8003594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f022 0201 	bic.w	r2, r2, #1
 80035a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035c8:	f001 fd8e 	bl	80050e8 <HAL_RCC_GetPCLK1Freq>
 80035cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	4a81      	ldr	r2, [pc, #516]	@ (80037d8 <HAL_I2C_Init+0x274>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d807      	bhi.n	80035e8 <HAL_I2C_Init+0x84>
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	4a80      	ldr	r2, [pc, #512]	@ (80037dc <HAL_I2C_Init+0x278>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	bf94      	ite	ls
 80035e0:	2301      	movls	r3, #1
 80035e2:	2300      	movhi	r3, #0
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	e006      	b.n	80035f6 <HAL_I2C_Init+0x92>
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	4a7d      	ldr	r2, [pc, #500]	@ (80037e0 <HAL_I2C_Init+0x27c>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	bf94      	ite	ls
 80035f0:	2301      	movls	r3, #1
 80035f2:	2300      	movhi	r3, #0
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d001      	beq.n	80035fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e0e7      	b.n	80037ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	4a78      	ldr	r2, [pc, #480]	@ (80037e4 <HAL_I2C_Init+0x280>)
 8003602:	fba2 2303 	umull	r2, r3, r2, r3
 8003606:	0c9b      	lsrs	r3, r3, #18
 8003608:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	68ba      	ldr	r2, [r7, #8]
 800361a:	430a      	orrs	r2, r1
 800361c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	6a1b      	ldr	r3, [r3, #32]
 8003624:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	4a6a      	ldr	r2, [pc, #424]	@ (80037d8 <HAL_I2C_Init+0x274>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d802      	bhi.n	8003638 <HAL_I2C_Init+0xd4>
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	3301      	adds	r3, #1
 8003636:	e009      	b.n	800364c <HAL_I2C_Init+0xe8>
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800363e:	fb02 f303 	mul.w	r3, r2, r3
 8003642:	4a69      	ldr	r2, [pc, #420]	@ (80037e8 <HAL_I2C_Init+0x284>)
 8003644:	fba2 2303 	umull	r2, r3, r2, r3
 8003648:	099b      	lsrs	r3, r3, #6
 800364a:	3301      	adds	r3, #1
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	6812      	ldr	r2, [r2, #0]
 8003650:	430b      	orrs	r3, r1
 8003652:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	69db      	ldr	r3, [r3, #28]
 800365a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800365e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	495c      	ldr	r1, [pc, #368]	@ (80037d8 <HAL_I2C_Init+0x274>)
 8003668:	428b      	cmp	r3, r1
 800366a:	d819      	bhi.n	80036a0 <HAL_I2C_Init+0x13c>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	1e59      	subs	r1, r3, #1
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	fbb1 f3f3 	udiv	r3, r1, r3
 800367a:	1c59      	adds	r1, r3, #1
 800367c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003680:	400b      	ands	r3, r1
 8003682:	2b00      	cmp	r3, #0
 8003684:	d00a      	beq.n	800369c <HAL_I2C_Init+0x138>
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	1e59      	subs	r1, r3, #1
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	fbb1 f3f3 	udiv	r3, r1, r3
 8003694:	3301      	adds	r3, #1
 8003696:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800369a:	e051      	b.n	8003740 <HAL_I2C_Init+0x1dc>
 800369c:	2304      	movs	r3, #4
 800369e:	e04f      	b.n	8003740 <HAL_I2C_Init+0x1dc>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d111      	bne.n	80036cc <HAL_I2C_Init+0x168>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	1e58      	subs	r0, r3, #1
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6859      	ldr	r1, [r3, #4]
 80036b0:	460b      	mov	r3, r1
 80036b2:	005b      	lsls	r3, r3, #1
 80036b4:	440b      	add	r3, r1
 80036b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ba:	3301      	adds	r3, #1
 80036bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	bf0c      	ite	eq
 80036c4:	2301      	moveq	r3, #1
 80036c6:	2300      	movne	r3, #0
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	e012      	b.n	80036f2 <HAL_I2C_Init+0x18e>
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	1e58      	subs	r0, r3, #1
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6859      	ldr	r1, [r3, #4]
 80036d4:	460b      	mov	r3, r1
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	440b      	add	r3, r1
 80036da:	0099      	lsls	r1, r3, #2
 80036dc:	440b      	add	r3, r1
 80036de:	fbb0 f3f3 	udiv	r3, r0, r3
 80036e2:	3301      	adds	r3, #1
 80036e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	bf0c      	ite	eq
 80036ec:	2301      	moveq	r3, #1
 80036ee:	2300      	movne	r3, #0
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d001      	beq.n	80036fa <HAL_I2C_Init+0x196>
 80036f6:	2301      	movs	r3, #1
 80036f8:	e022      	b.n	8003740 <HAL_I2C_Init+0x1dc>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d10e      	bne.n	8003720 <HAL_I2C_Init+0x1bc>
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	1e58      	subs	r0, r3, #1
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6859      	ldr	r1, [r3, #4]
 800370a:	460b      	mov	r3, r1
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	440b      	add	r3, r1
 8003710:	fbb0 f3f3 	udiv	r3, r0, r3
 8003714:	3301      	adds	r3, #1
 8003716:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800371a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800371e:	e00f      	b.n	8003740 <HAL_I2C_Init+0x1dc>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	1e58      	subs	r0, r3, #1
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6859      	ldr	r1, [r3, #4]
 8003728:	460b      	mov	r3, r1
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	0099      	lsls	r1, r3, #2
 8003730:	440b      	add	r3, r1
 8003732:	fbb0 f3f3 	udiv	r3, r0, r3
 8003736:	3301      	adds	r3, #1
 8003738:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800373c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003740:	6879      	ldr	r1, [r7, #4]
 8003742:	6809      	ldr	r1, [r1, #0]
 8003744:	4313      	orrs	r3, r2
 8003746:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	69da      	ldr	r2, [r3, #28]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6a1b      	ldr	r3, [r3, #32]
 800375a:	431a      	orrs	r2, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	430a      	orrs	r2, r1
 8003762:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800376e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	6911      	ldr	r1, [r2, #16]
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	68d2      	ldr	r2, [r2, #12]
 800377a:	4311      	orrs	r1, r2
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	6812      	ldr	r2, [r2, #0]
 8003780:	430b      	orrs	r3, r1
 8003782:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	695a      	ldr	r2, [r3, #20]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	699b      	ldr	r3, [r3, #24]
 8003796:	431a      	orrs	r2, r3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	430a      	orrs	r2, r1
 800379e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f042 0201 	orr.w	r2, r2, #1
 80037ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2220      	movs	r2, #32
 80037ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3710      	adds	r7, #16
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	000186a0 	.word	0x000186a0
 80037dc:	001e847f 	.word	0x001e847f
 80037e0:	003d08ff 	.word	0x003d08ff
 80037e4:	431bde83 	.word	0x431bde83
 80037e8:	10624dd3 	.word	0x10624dd3

080037ec <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b088      	sub	sp, #32
 80037f0:	af02      	add	r7, sp, #8
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	4608      	mov	r0, r1
 80037f6:	4611      	mov	r1, r2
 80037f8:	461a      	mov	r2, r3
 80037fa:	4603      	mov	r3, r0
 80037fc:	817b      	strh	r3, [r7, #10]
 80037fe:	460b      	mov	r3, r1
 8003800:	813b      	strh	r3, [r7, #8]
 8003802:	4613      	mov	r3, r2
 8003804:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003806:	f7fe ffb1 	bl	800276c <HAL_GetTick>
 800380a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003812:	b2db      	uxtb	r3, r3
 8003814:	2b20      	cmp	r3, #32
 8003816:	f040 80d9 	bne.w	80039cc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	2319      	movs	r3, #25
 8003820:	2201      	movs	r2, #1
 8003822:	496d      	ldr	r1, [pc, #436]	@ (80039d8 <HAL_I2C_Mem_Write+0x1ec>)
 8003824:	68f8      	ldr	r0, [r7, #12]
 8003826:	f000 fdb9 	bl	800439c <I2C_WaitOnFlagUntilTimeout>
 800382a:	4603      	mov	r3, r0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d001      	beq.n	8003834 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003830:	2302      	movs	r3, #2
 8003832:	e0cc      	b.n	80039ce <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800383a:	2b01      	cmp	r3, #1
 800383c:	d101      	bne.n	8003842 <HAL_I2C_Mem_Write+0x56>
 800383e:	2302      	movs	r3, #2
 8003840:	e0c5      	b.n	80039ce <HAL_I2C_Mem_Write+0x1e2>
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2201      	movs	r2, #1
 8003846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0301 	and.w	r3, r3, #1
 8003854:	2b01      	cmp	r3, #1
 8003856:	d007      	beq.n	8003868 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f042 0201 	orr.w	r2, r2, #1
 8003866:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003876:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2221      	movs	r2, #33	@ 0x21
 800387c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2240      	movs	r2, #64	@ 0x40
 8003884:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6a3a      	ldr	r2, [r7, #32]
 8003892:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003898:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800389e:	b29a      	uxth	r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	4a4d      	ldr	r2, [pc, #308]	@ (80039dc <HAL_I2C_Mem_Write+0x1f0>)
 80038a8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80038aa:	88f8      	ldrh	r0, [r7, #6]
 80038ac:	893a      	ldrh	r2, [r7, #8]
 80038ae:	8979      	ldrh	r1, [r7, #10]
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	9301      	str	r3, [sp, #4]
 80038b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038b6:	9300      	str	r3, [sp, #0]
 80038b8:	4603      	mov	r3, r0
 80038ba:	68f8      	ldr	r0, [r7, #12]
 80038bc:	f000 fbf0 	bl	80040a0 <I2C_RequestMemoryWrite>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d052      	beq.n	800396c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e081      	b.n	80039ce <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038ca:	697a      	ldr	r2, [r7, #20]
 80038cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	f000 fe7e 	bl	80045d0 <I2C_WaitOnTXEFlagUntilTimeout>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00d      	beq.n	80038f6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038de:	2b04      	cmp	r3, #4
 80038e0:	d107      	bne.n	80038f2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038f0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e06b      	b.n	80039ce <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fa:	781a      	ldrb	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003906:	1c5a      	adds	r2, r3, #1
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003910:	3b01      	subs	r3, #1
 8003912:	b29a      	uxth	r2, r3
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800391c:	b29b      	uxth	r3, r3
 800391e:	3b01      	subs	r3, #1
 8003920:	b29a      	uxth	r2, r3
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	695b      	ldr	r3, [r3, #20]
 800392c:	f003 0304 	and.w	r3, r3, #4
 8003930:	2b04      	cmp	r3, #4
 8003932:	d11b      	bne.n	800396c <HAL_I2C_Mem_Write+0x180>
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003938:	2b00      	cmp	r3, #0
 800393a:	d017      	beq.n	800396c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003940:	781a      	ldrb	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394c:	1c5a      	adds	r2, r3, #1
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003956:	3b01      	subs	r3, #1
 8003958:	b29a      	uxth	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003962:	b29b      	uxth	r3, r3
 8003964:	3b01      	subs	r3, #1
 8003966:	b29a      	uxth	r2, r3
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003970:	2b00      	cmp	r3, #0
 8003972:	d1aa      	bne.n	80038ca <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003974:	697a      	ldr	r2, [r7, #20]
 8003976:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003978:	68f8      	ldr	r0, [r7, #12]
 800397a:	f000 fe71 	bl	8004660 <I2C_WaitOnBTFFlagUntilTimeout>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d00d      	beq.n	80039a0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003988:	2b04      	cmp	r3, #4
 800398a:	d107      	bne.n	800399c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800399a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e016      	b.n	80039ce <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2220      	movs	r2, #32
 80039b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80039c8:	2300      	movs	r3, #0
 80039ca:	e000      	b.n	80039ce <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80039cc:	2302      	movs	r3, #2
  }
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3718      	adds	r7, #24
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	00100002 	.word	0x00100002
 80039dc:	ffff0000 	.word	0xffff0000

080039e0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b08c      	sub	sp, #48	@ 0x30
 80039e4:	af02      	add	r7, sp, #8
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	4608      	mov	r0, r1
 80039ea:	4611      	mov	r1, r2
 80039ec:	461a      	mov	r2, r3
 80039ee:	4603      	mov	r3, r0
 80039f0:	817b      	strh	r3, [r7, #10]
 80039f2:	460b      	mov	r3, r1
 80039f4:	813b      	strh	r3, [r7, #8]
 80039f6:	4613      	mov	r3, r2
 80039f8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80039fa:	f7fe feb7 	bl	800276c <HAL_GetTick>
 80039fe:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	2b20      	cmp	r3, #32
 8003a0a:	f040 8214 	bne.w	8003e36 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a10:	9300      	str	r3, [sp, #0]
 8003a12:	2319      	movs	r3, #25
 8003a14:	2201      	movs	r2, #1
 8003a16:	497b      	ldr	r1, [pc, #492]	@ (8003c04 <HAL_I2C_Mem_Read+0x224>)
 8003a18:	68f8      	ldr	r0, [r7, #12]
 8003a1a:	f000 fcbf 	bl	800439c <I2C_WaitOnFlagUntilTimeout>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d001      	beq.n	8003a28 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003a24:	2302      	movs	r3, #2
 8003a26:	e207      	b.n	8003e38 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d101      	bne.n	8003a36 <HAL_I2C_Mem_Read+0x56>
 8003a32:	2302      	movs	r3, #2
 8003a34:	e200      	b.n	8003e38 <HAL_I2C_Mem_Read+0x458>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0301 	and.w	r3, r3, #1
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d007      	beq.n	8003a5c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f042 0201 	orr.w	r2, r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a6a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2222      	movs	r2, #34	@ 0x22
 8003a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2240      	movs	r2, #64	@ 0x40
 8003a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a86:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003a8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a92:	b29a      	uxth	r2, r3
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	4a5b      	ldr	r2, [pc, #364]	@ (8003c08 <HAL_I2C_Mem_Read+0x228>)
 8003a9c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a9e:	88f8      	ldrh	r0, [r7, #6]
 8003aa0:	893a      	ldrh	r2, [r7, #8]
 8003aa2:	8979      	ldrh	r1, [r7, #10]
 8003aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa6:	9301      	str	r3, [sp, #4]
 8003aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aaa:	9300      	str	r3, [sp, #0]
 8003aac:	4603      	mov	r3, r0
 8003aae:	68f8      	ldr	r0, [r7, #12]
 8003ab0:	f000 fb8c 	bl	80041cc <I2C_RequestMemoryRead>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d001      	beq.n	8003abe <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e1bc      	b.n	8003e38 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d113      	bne.n	8003aee <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	623b      	str	r3, [r7, #32]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	695b      	ldr	r3, [r3, #20]
 8003ad0:	623b      	str	r3, [r7, #32]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	623b      	str	r3, [r7, #32]
 8003ada:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aea:	601a      	str	r2, [r3, #0]
 8003aec:	e190      	b.n	8003e10 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d11b      	bne.n	8003b2e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b04:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b06:	2300      	movs	r3, #0
 8003b08:	61fb      	str	r3, [r7, #28]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	695b      	ldr	r3, [r3, #20]
 8003b10:	61fb      	str	r3, [r7, #28]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	699b      	ldr	r3, [r3, #24]
 8003b18:	61fb      	str	r3, [r7, #28]
 8003b1a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b2a:	601a      	str	r2, [r3, #0]
 8003b2c:	e170      	b.n	8003e10 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d11b      	bne.n	8003b6e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b44:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b54:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b56:	2300      	movs	r3, #0
 8003b58:	61bb      	str	r3, [r7, #24]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	695b      	ldr	r3, [r3, #20]
 8003b60:	61bb      	str	r3, [r7, #24]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	61bb      	str	r3, [r7, #24]
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	e150      	b.n	8003e10 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b6e:	2300      	movs	r3, #0
 8003b70:	617b      	str	r3, [r7, #20]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	695b      	ldr	r3, [r3, #20]
 8003b78:	617b      	str	r3, [r7, #20]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	617b      	str	r3, [r7, #20]
 8003b82:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003b84:	e144      	b.n	8003e10 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b8a:	2b03      	cmp	r3, #3
 8003b8c:	f200 80f1 	bhi.w	8003d72 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d123      	bne.n	8003be0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b9a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	f000 fda7 	bl	80046f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d001      	beq.n	8003bac <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e145      	b.n	8003e38 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	691a      	ldr	r2, [r3, #16]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb6:	b2d2      	uxtb	r2, r2
 8003bb8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bbe:	1c5a      	adds	r2, r3, #1
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc8:	3b01      	subs	r3, #1
 8003bca:	b29a      	uxth	r2, r3
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	b29a      	uxth	r2, r3
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003bde:	e117      	b.n	8003e10 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d14e      	bne.n	8003c86 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bea:	9300      	str	r3, [sp, #0]
 8003bec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bee:	2200      	movs	r2, #0
 8003bf0:	4906      	ldr	r1, [pc, #24]	@ (8003c0c <HAL_I2C_Mem_Read+0x22c>)
 8003bf2:	68f8      	ldr	r0, [r7, #12]
 8003bf4:	f000 fbd2 	bl	800439c <I2C_WaitOnFlagUntilTimeout>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d008      	beq.n	8003c10 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e11a      	b.n	8003e38 <HAL_I2C_Mem_Read+0x458>
 8003c02:	bf00      	nop
 8003c04:	00100002 	.word	0x00100002
 8003c08:	ffff0000 	.word	0xffff0000
 8003c0c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c1e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	691a      	ldr	r2, [r3, #16]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2a:	b2d2      	uxtb	r2, r2
 8003c2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c32:	1c5a      	adds	r2, r3, #1
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	3b01      	subs	r3, #1
 8003c4c:	b29a      	uxth	r2, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	691a      	ldr	r2, [r3, #16]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5c:	b2d2      	uxtb	r2, r2
 8003c5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c64:	1c5a      	adds	r2, r3, #1
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	b29a      	uxth	r2, r3
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	3b01      	subs	r3, #1
 8003c7e:	b29a      	uxth	r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c84:	e0c4      	b.n	8003e10 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c88:	9300      	str	r3, [sp, #0]
 8003c8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	496c      	ldr	r1, [pc, #432]	@ (8003e40 <HAL_I2C_Mem_Read+0x460>)
 8003c90:	68f8      	ldr	r0, [r7, #12]
 8003c92:	f000 fb83 	bl	800439c <I2C_WaitOnFlagUntilTimeout>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d001      	beq.n	8003ca0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e0cb      	b.n	8003e38 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	691a      	ldr	r2, [r3, #16]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cba:	b2d2      	uxtb	r2, r2
 8003cbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc2:	1c5a      	adds	r2, r3, #1
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	b29a      	uxth	r2, r3
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	b29a      	uxth	r2, r3
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce4:	9300      	str	r3, [sp, #0]
 8003ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce8:	2200      	movs	r2, #0
 8003cea:	4955      	ldr	r1, [pc, #340]	@ (8003e40 <HAL_I2C_Mem_Read+0x460>)
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f000 fb55 	bl	800439c <I2C_WaitOnFlagUntilTimeout>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d001      	beq.n	8003cfc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e09d      	b.n	8003e38 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	691a      	ldr	r2, [r3, #16]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d16:	b2d2      	uxtb	r2, r2
 8003d18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1e:	1c5a      	adds	r2, r3, #1
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d28:	3b01      	subs	r3, #1
 8003d2a:	b29a      	uxth	r2, r3
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	3b01      	subs	r3, #1
 8003d38:	b29a      	uxth	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	691a      	ldr	r2, [r3, #16]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d48:	b2d2      	uxtb	r2, r2
 8003d4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d50:	1c5a      	adds	r2, r3, #1
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d5a:	3b01      	subs	r3, #1
 8003d5c:	b29a      	uxth	r2, r3
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	3b01      	subs	r3, #1
 8003d6a:	b29a      	uxth	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003d70:	e04e      	b.n	8003e10 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d74:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003d76:	68f8      	ldr	r0, [r7, #12]
 8003d78:	f000 fcba 	bl	80046f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d001      	beq.n	8003d86 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e058      	b.n	8003e38 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	691a      	ldr	r2, [r3, #16]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d90:	b2d2      	uxtb	r2, r2
 8003d92:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d98:	1c5a      	adds	r2, r3, #1
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003da2:	3b01      	subs	r3, #1
 8003da4:	b29a      	uxth	r2, r3
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	3b01      	subs	r3, #1
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	695b      	ldr	r3, [r3, #20]
 8003dbe:	f003 0304 	and.w	r3, r3, #4
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	d124      	bne.n	8003e10 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dca:	2b03      	cmp	r3, #3
 8003dcc:	d107      	bne.n	8003dde <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ddc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	691a      	ldr	r2, [r3, #16]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de8:	b2d2      	uxtb	r2, r2
 8003dea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df0:	1c5a      	adds	r2, r3, #1
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	b29a      	uxth	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	f47f aeb6 	bne.w	8003b86 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2220      	movs	r2, #32
 8003e1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e32:	2300      	movs	r3, #0
 8003e34:	e000      	b.n	8003e38 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003e36:	2302      	movs	r3, #2
  }
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3728      	adds	r7, #40	@ 0x28
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	00010004 	.word	0x00010004

08003e44 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b08a      	sub	sp, #40	@ 0x28
 8003e48:	af02      	add	r7, sp, #8
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	607a      	str	r2, [r7, #4]
 8003e4e:	603b      	str	r3, [r7, #0]
 8003e50:	460b      	mov	r3, r1
 8003e52:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003e54:	f7fe fc8a 	bl	800276c <HAL_GetTick>
 8003e58:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	2b20      	cmp	r3, #32
 8003e68:	f040 8111 	bne.w	800408e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	9300      	str	r3, [sp, #0]
 8003e70:	2319      	movs	r3, #25
 8003e72:	2201      	movs	r2, #1
 8003e74:	4988      	ldr	r1, [pc, #544]	@ (8004098 <HAL_I2C_IsDeviceReady+0x254>)
 8003e76:	68f8      	ldr	r0, [r7, #12]
 8003e78:	f000 fa90 	bl	800439c <I2C_WaitOnFlagUntilTimeout>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d001      	beq.n	8003e86 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003e82:	2302      	movs	r3, #2
 8003e84:	e104      	b.n	8004090 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d101      	bne.n	8003e94 <HAL_I2C_IsDeviceReady+0x50>
 8003e90:	2302      	movs	r3, #2
 8003e92:	e0fd      	b.n	8004090 <HAL_I2C_IsDeviceReady+0x24c>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0301 	and.w	r3, r3, #1
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d007      	beq.n	8003eba <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f042 0201 	orr.w	r2, r2, #1
 8003eb8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ec8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2224      	movs	r2, #36	@ 0x24
 8003ece:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	4a70      	ldr	r2, [pc, #448]	@ (800409c <HAL_I2C_IsDeviceReady+0x258>)
 8003edc:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003eec:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	9300      	str	r3, [sp, #0]
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003efa:	68f8      	ldr	r0, [r7, #12]
 8003efc:	f000 fa4e 	bl	800439c <I2C_WaitOnFlagUntilTimeout>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d00d      	beq.n	8003f22 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f14:	d103      	bne.n	8003f1e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f1c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e0b6      	b.n	8004090 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f22:	897b      	ldrh	r3, [r7, #10]
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	461a      	mov	r2, r3
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f30:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003f32:	f7fe fc1b 	bl	800276c <HAL_GetTick>
 8003f36:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	695b      	ldr	r3, [r3, #20]
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	bf0c      	ite	eq
 8003f46:	2301      	moveq	r3, #1
 8003f48:	2300      	movne	r3, #0
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	695b      	ldr	r3, [r3, #20]
 8003f54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f5c:	bf0c      	ite	eq
 8003f5e:	2301      	moveq	r3, #1
 8003f60:	2300      	movne	r3, #0
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003f66:	e025      	b.n	8003fb4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f68:	f7fe fc00 	bl	800276c <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	683a      	ldr	r2, [r7, #0]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d302      	bcc.n	8003f7e <HAL_I2C_IsDeviceReady+0x13a>
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d103      	bne.n	8003f86 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	22a0      	movs	r2, #160	@ 0xa0
 8003f82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	695b      	ldr	r3, [r3, #20]
 8003f8c:	f003 0302 	and.w	r3, r3, #2
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	bf0c      	ite	eq
 8003f94:	2301      	moveq	r3, #1
 8003f96:	2300      	movne	r3, #0
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003faa:	bf0c      	ite	eq
 8003fac:	2301      	moveq	r3, #1
 8003fae:	2300      	movne	r3, #0
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	2ba0      	cmp	r3, #160	@ 0xa0
 8003fbe:	d005      	beq.n	8003fcc <HAL_I2C_IsDeviceReady+0x188>
 8003fc0:	7dfb      	ldrb	r3, [r7, #23]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d102      	bne.n	8003fcc <HAL_I2C_IsDeviceReady+0x188>
 8003fc6:	7dbb      	ldrb	r3, [r7, #22]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d0cd      	beq.n	8003f68 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2220      	movs	r2, #32
 8003fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	f003 0302 	and.w	r3, r3, #2
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d129      	bne.n	8004036 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ff0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	613b      	str	r3, [r7, #16]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	695b      	ldr	r3, [r3, #20]
 8003ffc:	613b      	str	r3, [r7, #16]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	699b      	ldr	r3, [r3, #24]
 8004004:	613b      	str	r3, [r7, #16]
 8004006:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	9300      	str	r3, [sp, #0]
 800400c:	2319      	movs	r3, #25
 800400e:	2201      	movs	r2, #1
 8004010:	4921      	ldr	r1, [pc, #132]	@ (8004098 <HAL_I2C_IsDeviceReady+0x254>)
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f000 f9c2 	bl	800439c <I2C_WaitOnFlagUntilTimeout>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e036      	b.n	8004090 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2220      	movs	r2, #32
 8004026:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8004032:	2300      	movs	r3, #0
 8004034:	e02c      	b.n	8004090 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004044:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800404e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	2319      	movs	r3, #25
 8004056:	2201      	movs	r2, #1
 8004058:	490f      	ldr	r1, [pc, #60]	@ (8004098 <HAL_I2C_IsDeviceReady+0x254>)
 800405a:	68f8      	ldr	r0, [r7, #12]
 800405c:	f000 f99e 	bl	800439c <I2C_WaitOnFlagUntilTimeout>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e012      	b.n	8004090 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800406a:	69bb      	ldr	r3, [r7, #24]
 800406c:	3301      	adds	r3, #1
 800406e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	429a      	cmp	r2, r3
 8004076:	f4ff af32 	bcc.w	8003ede <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2220      	movs	r2, #32
 800407e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e000      	b.n	8004090 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800408e:	2302      	movs	r3, #2
  }
}
 8004090:	4618      	mov	r0, r3
 8004092:	3720      	adds	r7, #32
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	00100002 	.word	0x00100002
 800409c:	ffff0000 	.word	0xffff0000

080040a0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b088      	sub	sp, #32
 80040a4:	af02      	add	r7, sp, #8
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	4608      	mov	r0, r1
 80040aa:	4611      	mov	r1, r2
 80040ac:	461a      	mov	r2, r3
 80040ae:	4603      	mov	r3, r0
 80040b0:	817b      	strh	r3, [r7, #10]
 80040b2:	460b      	mov	r3, r1
 80040b4:	813b      	strh	r3, [r7, #8]
 80040b6:	4613      	mov	r3, r2
 80040b8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040cc:	9300      	str	r3, [sp, #0]
 80040ce:	6a3b      	ldr	r3, [r7, #32]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040d6:	68f8      	ldr	r0, [r7, #12]
 80040d8:	f000 f960 	bl	800439c <I2C_WaitOnFlagUntilTimeout>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00d      	beq.n	80040fe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040f0:	d103      	bne.n	80040fa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040f8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	e05f      	b.n	80041be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80040fe:	897b      	ldrh	r3, [r7, #10]
 8004100:	b2db      	uxtb	r3, r3
 8004102:	461a      	mov	r2, r3
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800410c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800410e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004110:	6a3a      	ldr	r2, [r7, #32]
 8004112:	492d      	ldr	r1, [pc, #180]	@ (80041c8 <I2C_RequestMemoryWrite+0x128>)
 8004114:	68f8      	ldr	r0, [r7, #12]
 8004116:	f000 f9bb 	bl	8004490 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d001      	beq.n	8004124 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e04c      	b.n	80041be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004124:	2300      	movs	r3, #0
 8004126:	617b      	str	r3, [r7, #20]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	617b      	str	r3, [r7, #20]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	699b      	ldr	r3, [r3, #24]
 8004136:	617b      	str	r3, [r7, #20]
 8004138:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800413a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800413c:	6a39      	ldr	r1, [r7, #32]
 800413e:	68f8      	ldr	r0, [r7, #12]
 8004140:	f000 fa46 	bl	80045d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d00d      	beq.n	8004166 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414e:	2b04      	cmp	r3, #4
 8004150:	d107      	bne.n	8004162 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004160:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e02b      	b.n	80041be <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004166:	88fb      	ldrh	r3, [r7, #6]
 8004168:	2b01      	cmp	r3, #1
 800416a:	d105      	bne.n	8004178 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800416c:	893b      	ldrh	r3, [r7, #8]
 800416e:	b2da      	uxtb	r2, r3
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	611a      	str	r2, [r3, #16]
 8004176:	e021      	b.n	80041bc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004178:	893b      	ldrh	r3, [r7, #8]
 800417a:	0a1b      	lsrs	r3, r3, #8
 800417c:	b29b      	uxth	r3, r3
 800417e:	b2da      	uxtb	r2, r3
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004186:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004188:	6a39      	ldr	r1, [r7, #32]
 800418a:	68f8      	ldr	r0, [r7, #12]
 800418c:	f000 fa20 	bl	80045d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004190:	4603      	mov	r3, r0
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00d      	beq.n	80041b2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419a:	2b04      	cmp	r3, #4
 800419c:	d107      	bne.n	80041ae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e005      	b.n	80041be <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041b2:	893b      	ldrh	r3, [r7, #8]
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80041bc:	2300      	movs	r3, #0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3718      	adds	r7, #24
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	00010002 	.word	0x00010002

080041cc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b088      	sub	sp, #32
 80041d0:	af02      	add	r7, sp, #8
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	4608      	mov	r0, r1
 80041d6:	4611      	mov	r1, r2
 80041d8:	461a      	mov	r2, r3
 80041da:	4603      	mov	r3, r0
 80041dc:	817b      	strh	r3, [r7, #10]
 80041de:	460b      	mov	r3, r1
 80041e0:	813b      	strh	r3, [r7, #8]
 80041e2:	4613      	mov	r3, r2
 80041e4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80041f4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004204:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004208:	9300      	str	r3, [sp, #0]
 800420a:	6a3b      	ldr	r3, [r7, #32]
 800420c:	2200      	movs	r2, #0
 800420e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f000 f8c2 	bl	800439c <I2C_WaitOnFlagUntilTimeout>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00d      	beq.n	800423a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004228:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800422c:	d103      	bne.n	8004236 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004234:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e0aa      	b.n	8004390 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800423a:	897b      	ldrh	r3, [r7, #10]
 800423c:	b2db      	uxtb	r3, r3
 800423e:	461a      	mov	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004248:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800424a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800424c:	6a3a      	ldr	r2, [r7, #32]
 800424e:	4952      	ldr	r1, [pc, #328]	@ (8004398 <I2C_RequestMemoryRead+0x1cc>)
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	f000 f91d 	bl	8004490 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d001      	beq.n	8004260 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e097      	b.n	8004390 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004260:	2300      	movs	r3, #0
 8004262:	617b      	str	r3, [r7, #20]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	695b      	ldr	r3, [r3, #20]
 800426a:	617b      	str	r3, [r7, #20]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	617b      	str	r3, [r7, #20]
 8004274:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004278:	6a39      	ldr	r1, [r7, #32]
 800427a:	68f8      	ldr	r0, [r7, #12]
 800427c:	f000 f9a8 	bl	80045d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00d      	beq.n	80042a2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428a:	2b04      	cmp	r3, #4
 800428c:	d107      	bne.n	800429e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800429c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e076      	b.n	8004390 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80042a2:	88fb      	ldrh	r3, [r7, #6]
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d105      	bne.n	80042b4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042a8:	893b      	ldrh	r3, [r7, #8]
 80042aa:	b2da      	uxtb	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	611a      	str	r2, [r3, #16]
 80042b2:	e021      	b.n	80042f8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80042b4:	893b      	ldrh	r3, [r7, #8]
 80042b6:	0a1b      	lsrs	r3, r3, #8
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	b2da      	uxtb	r2, r3
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042c4:	6a39      	ldr	r1, [r7, #32]
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	f000 f982 	bl	80045d0 <I2C_WaitOnTXEFlagUntilTimeout>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00d      	beq.n	80042ee <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d6:	2b04      	cmp	r3, #4
 80042d8:	d107      	bne.n	80042ea <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042e8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e050      	b.n	8004390 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042ee:	893b      	ldrh	r3, [r7, #8]
 80042f0:	b2da      	uxtb	r2, r3
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042fa:	6a39      	ldr	r1, [r7, #32]
 80042fc:	68f8      	ldr	r0, [r7, #12]
 80042fe:	f000 f967 	bl	80045d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004302:	4603      	mov	r3, r0
 8004304:	2b00      	cmp	r3, #0
 8004306:	d00d      	beq.n	8004324 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430c:	2b04      	cmp	r3, #4
 800430e:	d107      	bne.n	8004320 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800431e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e035      	b.n	8004390 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004332:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004336:	9300      	str	r3, [sp, #0]
 8004338:	6a3b      	ldr	r3, [r7, #32]
 800433a:	2200      	movs	r2, #0
 800433c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004340:	68f8      	ldr	r0, [r7, #12]
 8004342:	f000 f82b 	bl	800439c <I2C_WaitOnFlagUntilTimeout>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d00d      	beq.n	8004368 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004356:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800435a:	d103      	bne.n	8004364 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004362:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004364:	2303      	movs	r3, #3
 8004366:	e013      	b.n	8004390 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004368:	897b      	ldrh	r3, [r7, #10]
 800436a:	b2db      	uxtb	r3, r3
 800436c:	f043 0301 	orr.w	r3, r3, #1
 8004370:	b2da      	uxtb	r2, r3
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437a:	6a3a      	ldr	r2, [r7, #32]
 800437c:	4906      	ldr	r1, [pc, #24]	@ (8004398 <I2C_RequestMemoryRead+0x1cc>)
 800437e:	68f8      	ldr	r0, [r7, #12]
 8004380:	f000 f886 	bl	8004490 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d001      	beq.n	800438e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e000      	b.n	8004390 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800438e:	2300      	movs	r3, #0
}
 8004390:	4618      	mov	r0, r3
 8004392:	3718      	adds	r7, #24
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}
 8004398:	00010002 	.word	0x00010002

0800439c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b084      	sub	sp, #16
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	603b      	str	r3, [r7, #0]
 80043a8:	4613      	mov	r3, r2
 80043aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043ac:	e048      	b.n	8004440 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b4:	d044      	beq.n	8004440 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043b6:	f7fe f9d9 	bl	800276c <HAL_GetTick>
 80043ba:	4602      	mov	r2, r0
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	1ad3      	subs	r3, r2, r3
 80043c0:	683a      	ldr	r2, [r7, #0]
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d302      	bcc.n	80043cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d139      	bne.n	8004440 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	0c1b      	lsrs	r3, r3, #16
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d10d      	bne.n	80043f2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	695b      	ldr	r3, [r3, #20]
 80043dc:	43da      	mvns	r2, r3
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	4013      	ands	r3, r2
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	bf0c      	ite	eq
 80043e8:	2301      	moveq	r3, #1
 80043ea:	2300      	movne	r3, #0
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	461a      	mov	r2, r3
 80043f0:	e00c      	b.n	800440c <I2C_WaitOnFlagUntilTimeout+0x70>
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	699b      	ldr	r3, [r3, #24]
 80043f8:	43da      	mvns	r2, r3
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	4013      	ands	r3, r2
 80043fe:	b29b      	uxth	r3, r3
 8004400:	2b00      	cmp	r3, #0
 8004402:	bf0c      	ite	eq
 8004404:	2301      	moveq	r3, #1
 8004406:	2300      	movne	r3, #0
 8004408:	b2db      	uxtb	r3, r3
 800440a:	461a      	mov	r2, r3
 800440c:	79fb      	ldrb	r3, [r7, #7]
 800440e:	429a      	cmp	r2, r3
 8004410:	d116      	bne.n	8004440 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2200      	movs	r2, #0
 8004416:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2220      	movs	r2, #32
 800441c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2200      	movs	r2, #0
 8004424:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800442c:	f043 0220 	orr.w	r2, r3, #32
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e023      	b.n	8004488 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	0c1b      	lsrs	r3, r3, #16
 8004444:	b2db      	uxtb	r3, r3
 8004446:	2b01      	cmp	r3, #1
 8004448:	d10d      	bne.n	8004466 <I2C_WaitOnFlagUntilTimeout+0xca>
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	695b      	ldr	r3, [r3, #20]
 8004450:	43da      	mvns	r2, r3
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	4013      	ands	r3, r2
 8004456:	b29b      	uxth	r3, r3
 8004458:	2b00      	cmp	r3, #0
 800445a:	bf0c      	ite	eq
 800445c:	2301      	moveq	r3, #1
 800445e:	2300      	movne	r3, #0
 8004460:	b2db      	uxtb	r3, r3
 8004462:	461a      	mov	r2, r3
 8004464:	e00c      	b.n	8004480 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	699b      	ldr	r3, [r3, #24]
 800446c:	43da      	mvns	r2, r3
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	4013      	ands	r3, r2
 8004472:	b29b      	uxth	r3, r3
 8004474:	2b00      	cmp	r3, #0
 8004476:	bf0c      	ite	eq
 8004478:	2301      	moveq	r3, #1
 800447a:	2300      	movne	r3, #0
 800447c:	b2db      	uxtb	r3, r3
 800447e:	461a      	mov	r2, r3
 8004480:	79fb      	ldrb	r3, [r7, #7]
 8004482:	429a      	cmp	r2, r3
 8004484:	d093      	beq.n	80043ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3710      	adds	r7, #16
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	60b9      	str	r1, [r7, #8]
 800449a:	607a      	str	r2, [r7, #4]
 800449c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800449e:	e071      	b.n	8004584 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044ae:	d123      	bne.n	80044f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044be:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80044c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2200      	movs	r2, #0
 80044ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2220      	movs	r2, #32
 80044d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2200      	movs	r2, #0
 80044dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e4:	f043 0204 	orr.w	r2, r3, #4
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e067      	b.n	80045c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044fe:	d041      	beq.n	8004584 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004500:	f7fe f934 	bl	800276c <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	687a      	ldr	r2, [r7, #4]
 800450c:	429a      	cmp	r2, r3
 800450e:	d302      	bcc.n	8004516 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d136      	bne.n	8004584 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	0c1b      	lsrs	r3, r3, #16
 800451a:	b2db      	uxtb	r3, r3
 800451c:	2b01      	cmp	r3, #1
 800451e:	d10c      	bne.n	800453a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	43da      	mvns	r2, r3
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	4013      	ands	r3, r2
 800452c:	b29b      	uxth	r3, r3
 800452e:	2b00      	cmp	r3, #0
 8004530:	bf14      	ite	ne
 8004532:	2301      	movne	r3, #1
 8004534:	2300      	moveq	r3, #0
 8004536:	b2db      	uxtb	r3, r3
 8004538:	e00b      	b.n	8004552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	699b      	ldr	r3, [r3, #24]
 8004540:	43da      	mvns	r2, r3
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	4013      	ands	r3, r2
 8004546:	b29b      	uxth	r3, r3
 8004548:	2b00      	cmp	r3, #0
 800454a:	bf14      	ite	ne
 800454c:	2301      	movne	r3, #1
 800454e:	2300      	moveq	r3, #0
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b00      	cmp	r3, #0
 8004554:	d016      	beq.n	8004584 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2200      	movs	r2, #0
 800455a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2220      	movs	r2, #32
 8004560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004570:	f043 0220 	orr.w	r2, r3, #32
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2200      	movs	r2, #0
 800457c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e021      	b.n	80045c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	0c1b      	lsrs	r3, r3, #16
 8004588:	b2db      	uxtb	r3, r3
 800458a:	2b01      	cmp	r3, #1
 800458c:	d10c      	bne.n	80045a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	695b      	ldr	r3, [r3, #20]
 8004594:	43da      	mvns	r2, r3
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	4013      	ands	r3, r2
 800459a:	b29b      	uxth	r3, r3
 800459c:	2b00      	cmp	r3, #0
 800459e:	bf14      	ite	ne
 80045a0:	2301      	movne	r3, #1
 80045a2:	2300      	moveq	r3, #0
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	e00b      	b.n	80045c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	699b      	ldr	r3, [r3, #24]
 80045ae:	43da      	mvns	r2, r3
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	4013      	ands	r3, r2
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	bf14      	ite	ne
 80045ba:	2301      	movne	r3, #1
 80045bc:	2300      	moveq	r3, #0
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	f47f af6d 	bne.w	80044a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80045c6:	2300      	movs	r3, #0
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3710      	adds	r7, #16
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b084      	sub	sp, #16
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	60b9      	str	r1, [r7, #8]
 80045da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045dc:	e034      	b.n	8004648 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80045de:	68f8      	ldr	r0, [r7, #12]
 80045e0:	f000 f8e3 	bl	80047aa <I2C_IsAcknowledgeFailed>
 80045e4:	4603      	mov	r3, r0
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d001      	beq.n	80045ee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e034      	b.n	8004658 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f4:	d028      	beq.n	8004648 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045f6:	f7fe f8b9 	bl	800276c <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	68ba      	ldr	r2, [r7, #8]
 8004602:	429a      	cmp	r2, r3
 8004604:	d302      	bcc.n	800460c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d11d      	bne.n	8004648 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	695b      	ldr	r3, [r3, #20]
 8004612:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004616:	2b80      	cmp	r3, #128	@ 0x80
 8004618:	d016      	beq.n	8004648 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2200      	movs	r2, #0
 800461e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2220      	movs	r2, #32
 8004624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2200      	movs	r2, #0
 800462c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004634:	f043 0220 	orr.w	r2, r3, #32
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2200      	movs	r2, #0
 8004640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e007      	b.n	8004658 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	695b      	ldr	r3, [r3, #20]
 800464e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004652:	2b80      	cmp	r3, #128	@ 0x80
 8004654:	d1c3      	bne.n	80045de <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3710      	adds	r7, #16
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}

08004660 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800466c:	e034      	b.n	80046d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800466e:	68f8      	ldr	r0, [r7, #12]
 8004670:	f000 f89b 	bl	80047aa <I2C_IsAcknowledgeFailed>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	d001      	beq.n	800467e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e034      	b.n	80046e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004684:	d028      	beq.n	80046d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004686:	f7fe f871 	bl	800276c <HAL_GetTick>
 800468a:	4602      	mov	r2, r0
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	68ba      	ldr	r2, [r7, #8]
 8004692:	429a      	cmp	r2, r3
 8004694:	d302      	bcc.n	800469c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d11d      	bne.n	80046d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	695b      	ldr	r3, [r3, #20]
 80046a2:	f003 0304 	and.w	r3, r3, #4
 80046a6:	2b04      	cmp	r3, #4
 80046a8:	d016      	beq.n	80046d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2200      	movs	r2, #0
 80046ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2220      	movs	r2, #32
 80046b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c4:	f043 0220 	orr.w	r2, r3, #32
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e007      	b.n	80046e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	f003 0304 	and.w	r3, r3, #4
 80046e2:	2b04      	cmp	r3, #4
 80046e4:	d1c3      	bne.n	800466e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80046e6:	2300      	movs	r3, #0
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3710      	adds	r7, #16
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80046fc:	e049      	b.n	8004792 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	695b      	ldr	r3, [r3, #20]
 8004704:	f003 0310 	and.w	r3, r3, #16
 8004708:	2b10      	cmp	r3, #16
 800470a:	d119      	bne.n	8004740 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f06f 0210 	mvn.w	r2, #16
 8004714:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2220      	movs	r2, #32
 8004720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e030      	b.n	80047a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004740:	f7fe f814 	bl	800276c <HAL_GetTick>
 8004744:	4602      	mov	r2, r0
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	1ad3      	subs	r3, r2, r3
 800474a:	68ba      	ldr	r2, [r7, #8]
 800474c:	429a      	cmp	r2, r3
 800474e:	d302      	bcc.n	8004756 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d11d      	bne.n	8004792 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	695b      	ldr	r3, [r3, #20]
 800475c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004760:	2b40      	cmp	r3, #64	@ 0x40
 8004762:	d016      	beq.n	8004792 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2200      	movs	r2, #0
 8004768:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2220      	movs	r2, #32
 800476e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477e:	f043 0220 	orr.w	r2, r3, #32
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e007      	b.n	80047a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	695b      	ldr	r3, [r3, #20]
 8004798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800479c:	2b40      	cmp	r3, #64	@ 0x40
 800479e:	d1ae      	bne.n	80046fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}

080047aa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80047aa:	b480      	push	{r7}
 80047ac:	b083      	sub	sp, #12
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	695b      	ldr	r3, [r3, #20]
 80047b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047c0:	d11b      	bne.n	80047fa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80047ca:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2220      	movs	r2, #32
 80047d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e6:	f043 0204 	orr.w	r2, r3, #4
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e000      	b.n	80047fc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80047fa:	2300      	movs	r3, #0
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	370c      	adds	r7, #12
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr

08004808 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b086      	sub	sp, #24
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d101      	bne.n	800481a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e267      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0301 	and.w	r3, r3, #1
 8004822:	2b00      	cmp	r3, #0
 8004824:	d075      	beq.n	8004912 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004826:	4b88      	ldr	r3, [pc, #544]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f003 030c 	and.w	r3, r3, #12
 800482e:	2b04      	cmp	r3, #4
 8004830:	d00c      	beq.n	800484c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004832:	4b85      	ldr	r3, [pc, #532]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800483a:	2b08      	cmp	r3, #8
 800483c:	d112      	bne.n	8004864 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800483e:	4b82      	ldr	r3, [pc, #520]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004846:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800484a:	d10b      	bne.n	8004864 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800484c:	4b7e      	ldr	r3, [pc, #504]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d05b      	beq.n	8004910 <HAL_RCC_OscConfig+0x108>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d157      	bne.n	8004910 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e242      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800486c:	d106      	bne.n	800487c <HAL_RCC_OscConfig+0x74>
 800486e:	4b76      	ldr	r3, [pc, #472]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a75      	ldr	r2, [pc, #468]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004874:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004878:	6013      	str	r3, [r2, #0]
 800487a:	e01d      	b.n	80048b8 <HAL_RCC_OscConfig+0xb0>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004884:	d10c      	bne.n	80048a0 <HAL_RCC_OscConfig+0x98>
 8004886:	4b70      	ldr	r3, [pc, #448]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a6f      	ldr	r2, [pc, #444]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 800488c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004890:	6013      	str	r3, [r2, #0]
 8004892:	4b6d      	ldr	r3, [pc, #436]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a6c      	ldr	r2, [pc, #432]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004898:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800489c:	6013      	str	r3, [r2, #0]
 800489e:	e00b      	b.n	80048b8 <HAL_RCC_OscConfig+0xb0>
 80048a0:	4b69      	ldr	r3, [pc, #420]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a68      	ldr	r2, [pc, #416]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 80048a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048aa:	6013      	str	r3, [r2, #0]
 80048ac:	4b66      	ldr	r3, [pc, #408]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a65      	ldr	r2, [pc, #404]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 80048b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d013      	beq.n	80048e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048c0:	f7fd ff54 	bl	800276c <HAL_GetTick>
 80048c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048c6:	e008      	b.n	80048da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048c8:	f7fd ff50 	bl	800276c <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b64      	cmp	r3, #100	@ 0x64
 80048d4:	d901      	bls.n	80048da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e207      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048da:	4b5b      	ldr	r3, [pc, #364]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d0f0      	beq.n	80048c8 <HAL_RCC_OscConfig+0xc0>
 80048e6:	e014      	b.n	8004912 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e8:	f7fd ff40 	bl	800276c <HAL_GetTick>
 80048ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048ee:	e008      	b.n	8004902 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048f0:	f7fd ff3c 	bl	800276c <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	2b64      	cmp	r3, #100	@ 0x64
 80048fc:	d901      	bls.n	8004902 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e1f3      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004902:	4b51      	ldr	r3, [pc, #324]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1f0      	bne.n	80048f0 <HAL_RCC_OscConfig+0xe8>
 800490e:	e000      	b.n	8004912 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004910:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d063      	beq.n	80049e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800491e:	4b4a      	ldr	r3, [pc, #296]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	f003 030c 	and.w	r3, r3, #12
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00b      	beq.n	8004942 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800492a:	4b47      	ldr	r3, [pc, #284]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004932:	2b08      	cmp	r3, #8
 8004934:	d11c      	bne.n	8004970 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004936:	4b44      	ldr	r3, [pc, #272]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d116      	bne.n	8004970 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004942:	4b41      	ldr	r3, [pc, #260]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0302 	and.w	r3, r3, #2
 800494a:	2b00      	cmp	r3, #0
 800494c:	d005      	beq.n	800495a <HAL_RCC_OscConfig+0x152>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	68db      	ldr	r3, [r3, #12]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d001      	beq.n	800495a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e1c7      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800495a:	4b3b      	ldr	r3, [pc, #236]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	00db      	lsls	r3, r3, #3
 8004968:	4937      	ldr	r1, [pc, #220]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 800496a:	4313      	orrs	r3, r2
 800496c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800496e:	e03a      	b.n	80049e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d020      	beq.n	80049ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004978:	4b34      	ldr	r3, [pc, #208]	@ (8004a4c <HAL_RCC_OscConfig+0x244>)
 800497a:	2201      	movs	r2, #1
 800497c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800497e:	f7fd fef5 	bl	800276c <HAL_GetTick>
 8004982:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004984:	e008      	b.n	8004998 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004986:	f7fd fef1 	bl	800276c <HAL_GetTick>
 800498a:	4602      	mov	r2, r0
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	2b02      	cmp	r3, #2
 8004992:	d901      	bls.n	8004998 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004994:	2303      	movs	r3, #3
 8004996:	e1a8      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004998:	4b2b      	ldr	r3, [pc, #172]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 0302 	and.w	r3, r3, #2
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d0f0      	beq.n	8004986 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049a4:	4b28      	ldr	r3, [pc, #160]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	00db      	lsls	r3, r3, #3
 80049b2:	4925      	ldr	r1, [pc, #148]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	600b      	str	r3, [r1, #0]
 80049b8:	e015      	b.n	80049e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049ba:	4b24      	ldr	r3, [pc, #144]	@ (8004a4c <HAL_RCC_OscConfig+0x244>)
 80049bc:	2200      	movs	r2, #0
 80049be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c0:	f7fd fed4 	bl	800276c <HAL_GetTick>
 80049c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049c6:	e008      	b.n	80049da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049c8:	f7fd fed0 	bl	800276c <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d901      	bls.n	80049da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e187      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049da:	4b1b      	ldr	r3, [pc, #108]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0302 	and.w	r3, r3, #2
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d1f0      	bne.n	80049c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 0308 	and.w	r3, r3, #8
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d036      	beq.n	8004a60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d016      	beq.n	8004a28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049fa:	4b15      	ldr	r3, [pc, #84]	@ (8004a50 <HAL_RCC_OscConfig+0x248>)
 80049fc:	2201      	movs	r2, #1
 80049fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a00:	f7fd feb4 	bl	800276c <HAL_GetTick>
 8004a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a06:	e008      	b.n	8004a1a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a08:	f7fd feb0 	bl	800276c <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d901      	bls.n	8004a1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e167      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004a1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d0f0      	beq.n	8004a08 <HAL_RCC_OscConfig+0x200>
 8004a26:	e01b      	b.n	8004a60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a28:	4b09      	ldr	r3, [pc, #36]	@ (8004a50 <HAL_RCC_OscConfig+0x248>)
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a2e:	f7fd fe9d 	bl	800276c <HAL_GetTick>
 8004a32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a34:	e00e      	b.n	8004a54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a36:	f7fd fe99 	bl	800276c <HAL_GetTick>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d907      	bls.n	8004a54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	e150      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
 8004a48:	40023800 	.word	0x40023800
 8004a4c:	42470000 	.word	0x42470000
 8004a50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a54:	4b88      	ldr	r3, [pc, #544]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004a56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d1ea      	bne.n	8004a36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0304 	and.w	r3, r3, #4
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	f000 8097 	beq.w	8004b9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a72:	4b81      	ldr	r3, [pc, #516]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d10f      	bne.n	8004a9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a7e:	2300      	movs	r3, #0
 8004a80:	60bb      	str	r3, [r7, #8]
 8004a82:	4b7d      	ldr	r3, [pc, #500]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a86:	4a7c      	ldr	r2, [pc, #496]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004a88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a8e:	4b7a      	ldr	r3, [pc, #488]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a96:	60bb      	str	r3, [r7, #8]
 8004a98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a9e:	4b77      	ldr	r3, [pc, #476]	@ (8004c7c <HAL_RCC_OscConfig+0x474>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d118      	bne.n	8004adc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004aaa:	4b74      	ldr	r3, [pc, #464]	@ (8004c7c <HAL_RCC_OscConfig+0x474>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a73      	ldr	r2, [pc, #460]	@ (8004c7c <HAL_RCC_OscConfig+0x474>)
 8004ab0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ab4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ab6:	f7fd fe59 	bl	800276c <HAL_GetTick>
 8004aba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004abc:	e008      	b.n	8004ad0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004abe:	f7fd fe55 	bl	800276c <HAL_GetTick>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	1ad3      	subs	r3, r2, r3
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d901      	bls.n	8004ad0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004acc:	2303      	movs	r3, #3
 8004ace:	e10c      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ad0:	4b6a      	ldr	r3, [pc, #424]	@ (8004c7c <HAL_RCC_OscConfig+0x474>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d0f0      	beq.n	8004abe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d106      	bne.n	8004af2 <HAL_RCC_OscConfig+0x2ea>
 8004ae4:	4b64      	ldr	r3, [pc, #400]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004ae6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ae8:	4a63      	ldr	r2, [pc, #396]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004aea:	f043 0301 	orr.w	r3, r3, #1
 8004aee:	6713      	str	r3, [r2, #112]	@ 0x70
 8004af0:	e01c      	b.n	8004b2c <HAL_RCC_OscConfig+0x324>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	2b05      	cmp	r3, #5
 8004af8:	d10c      	bne.n	8004b14 <HAL_RCC_OscConfig+0x30c>
 8004afa:	4b5f      	ldr	r3, [pc, #380]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004afe:	4a5e      	ldr	r2, [pc, #376]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b00:	f043 0304 	orr.w	r3, r3, #4
 8004b04:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b06:	4b5c      	ldr	r3, [pc, #368]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b0a:	4a5b      	ldr	r2, [pc, #364]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b0c:	f043 0301 	orr.w	r3, r3, #1
 8004b10:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b12:	e00b      	b.n	8004b2c <HAL_RCC_OscConfig+0x324>
 8004b14:	4b58      	ldr	r3, [pc, #352]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b18:	4a57      	ldr	r2, [pc, #348]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b1a:	f023 0301 	bic.w	r3, r3, #1
 8004b1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b20:	4b55      	ldr	r3, [pc, #340]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b24:	4a54      	ldr	r2, [pc, #336]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b26:	f023 0304 	bic.w	r3, r3, #4
 8004b2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d015      	beq.n	8004b60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b34:	f7fd fe1a 	bl	800276c <HAL_GetTick>
 8004b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b3a:	e00a      	b.n	8004b52 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b3c:	f7fd fe16 	bl	800276c <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d901      	bls.n	8004b52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	e0cb      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b52:	4b49      	ldr	r3, [pc, #292]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b56:	f003 0302 	and.w	r3, r3, #2
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d0ee      	beq.n	8004b3c <HAL_RCC_OscConfig+0x334>
 8004b5e:	e014      	b.n	8004b8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b60:	f7fd fe04 	bl	800276c <HAL_GetTick>
 8004b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b66:	e00a      	b.n	8004b7e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b68:	f7fd fe00 	bl	800276c <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d901      	bls.n	8004b7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e0b5      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b7e:	4b3e      	ldr	r3, [pc, #248]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b82:	f003 0302 	and.w	r3, r3, #2
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d1ee      	bne.n	8004b68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b8a:	7dfb      	ldrb	r3, [r7, #23]
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d105      	bne.n	8004b9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b90:	4b39      	ldr	r3, [pc, #228]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b94:	4a38      	ldr	r2, [pc, #224]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	699b      	ldr	r3, [r3, #24]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	f000 80a1 	beq.w	8004ce8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ba6:	4b34      	ldr	r3, [pc, #208]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	f003 030c 	and.w	r3, r3, #12
 8004bae:	2b08      	cmp	r3, #8
 8004bb0:	d05c      	beq.n	8004c6c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	699b      	ldr	r3, [r3, #24]
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d141      	bne.n	8004c3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bba:	4b31      	ldr	r3, [pc, #196]	@ (8004c80 <HAL_RCC_OscConfig+0x478>)
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bc0:	f7fd fdd4 	bl	800276c <HAL_GetTick>
 8004bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bc6:	e008      	b.n	8004bda <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bc8:	f7fd fdd0 	bl	800276c <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d901      	bls.n	8004bda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e087      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bda:	4b27      	ldr	r3, [pc, #156]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d1f0      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	69da      	ldr	r2, [r3, #28]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a1b      	ldr	r3, [r3, #32]
 8004bee:	431a      	orrs	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf4:	019b      	lsls	r3, r3, #6
 8004bf6:	431a      	orrs	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bfc:	085b      	lsrs	r3, r3, #1
 8004bfe:	3b01      	subs	r3, #1
 8004c00:	041b      	lsls	r3, r3, #16
 8004c02:	431a      	orrs	r2, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c08:	061b      	lsls	r3, r3, #24
 8004c0a:	491b      	ldr	r1, [pc, #108]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c10:	4b1b      	ldr	r3, [pc, #108]	@ (8004c80 <HAL_RCC_OscConfig+0x478>)
 8004c12:	2201      	movs	r2, #1
 8004c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c16:	f7fd fda9 	bl	800276c <HAL_GetTick>
 8004c1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c1c:	e008      	b.n	8004c30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c1e:	f7fd fda5 	bl	800276c <HAL_GetTick>
 8004c22:	4602      	mov	r2, r0
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d901      	bls.n	8004c30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e05c      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c30:	4b11      	ldr	r3, [pc, #68]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d0f0      	beq.n	8004c1e <HAL_RCC_OscConfig+0x416>
 8004c3c:	e054      	b.n	8004ce8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c3e:	4b10      	ldr	r3, [pc, #64]	@ (8004c80 <HAL_RCC_OscConfig+0x478>)
 8004c40:	2200      	movs	r2, #0
 8004c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c44:	f7fd fd92 	bl	800276c <HAL_GetTick>
 8004c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c4a:	e008      	b.n	8004c5e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c4c:	f7fd fd8e 	bl	800276c <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d901      	bls.n	8004c5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e045      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c5e:	4b06      	ldr	r3, [pc, #24]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1f0      	bne.n	8004c4c <HAL_RCC_OscConfig+0x444>
 8004c6a:	e03d      	b.n	8004ce8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	699b      	ldr	r3, [r3, #24]
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d107      	bne.n	8004c84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e038      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
 8004c78:	40023800 	.word	0x40023800
 8004c7c:	40007000 	.word	0x40007000
 8004c80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c84:	4b1b      	ldr	r3, [pc, #108]	@ (8004cf4 <HAL_RCC_OscConfig+0x4ec>)
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d028      	beq.n	8004ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d121      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d11a      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cae:	68fa      	ldr	r2, [r7, #12]
 8004cb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	687a      	ldr	r2, [r7, #4]
 8004cb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004cba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d111      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cca:	085b      	lsrs	r3, r3, #1
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d107      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d001      	beq.n	8004ce8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e000      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3718      	adds	r7, #24
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	40023800 	.word	0x40023800

08004cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b084      	sub	sp, #16
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d101      	bne.n	8004d0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e0cc      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d0c:	4b68      	ldr	r3, [pc, #416]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0307 	and.w	r3, r3, #7
 8004d14:	683a      	ldr	r2, [r7, #0]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d90c      	bls.n	8004d34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d1a:	4b65      	ldr	r3, [pc, #404]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d1c:	683a      	ldr	r2, [r7, #0]
 8004d1e:	b2d2      	uxtb	r2, r2
 8004d20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d22:	4b63      	ldr	r3, [pc, #396]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0307 	and.w	r3, r3, #7
 8004d2a:	683a      	ldr	r2, [r7, #0]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d001      	beq.n	8004d34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e0b8      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0302 	and.w	r3, r3, #2
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d020      	beq.n	8004d82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0304 	and.w	r3, r3, #4
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d005      	beq.n	8004d58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d4c:	4b59      	ldr	r3, [pc, #356]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	4a58      	ldr	r2, [pc, #352]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004d56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0308 	and.w	r3, r3, #8
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d005      	beq.n	8004d70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d64:	4b53      	ldr	r3, [pc, #332]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	4a52      	ldr	r2, [pc, #328]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004d6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d70:	4b50      	ldr	r3, [pc, #320]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	494d      	ldr	r1, [pc, #308]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d044      	beq.n	8004e18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d107      	bne.n	8004da6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d96:	4b47      	ldr	r3, [pc, #284]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d119      	bne.n	8004dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e07f      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d003      	beq.n	8004db6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004db2:	2b03      	cmp	r3, #3
 8004db4:	d107      	bne.n	8004dc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004db6:	4b3f      	ldr	r3, [pc, #252]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d109      	bne.n	8004dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e06f      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dc6:	4b3b      	ldr	r3, [pc, #236]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d101      	bne.n	8004dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e067      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dd6:	4b37      	ldr	r3, [pc, #220]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	f023 0203 	bic.w	r2, r3, #3
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	4934      	ldr	r1, [pc, #208]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004de4:	4313      	orrs	r3, r2
 8004de6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004de8:	f7fd fcc0 	bl	800276c <HAL_GetTick>
 8004dec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dee:	e00a      	b.n	8004e06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004df0:	f7fd fcbc 	bl	800276c <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d901      	bls.n	8004e06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	e04f      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e06:	4b2b      	ldr	r3, [pc, #172]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f003 020c 	and.w	r2, r3, #12
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d1eb      	bne.n	8004df0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e18:	4b25      	ldr	r3, [pc, #148]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0307 	and.w	r3, r3, #7
 8004e20:	683a      	ldr	r2, [r7, #0]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d20c      	bcs.n	8004e40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e26:	4b22      	ldr	r3, [pc, #136]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004e28:	683a      	ldr	r2, [r7, #0]
 8004e2a:	b2d2      	uxtb	r2, r2
 8004e2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e2e:	4b20      	ldr	r3, [pc, #128]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0307 	and.w	r3, r3, #7
 8004e36:	683a      	ldr	r2, [r7, #0]
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d001      	beq.n	8004e40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e032      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 0304 	and.w	r3, r3, #4
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d008      	beq.n	8004e5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e4c:	4b19      	ldr	r3, [pc, #100]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	4916      	ldr	r1, [pc, #88]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0308 	and.w	r3, r3, #8
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d009      	beq.n	8004e7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e6a:	4b12      	ldr	r3, [pc, #72]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	691b      	ldr	r3, [r3, #16]
 8004e76:	00db      	lsls	r3, r3, #3
 8004e78:	490e      	ldr	r1, [pc, #56]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e7e:	f000 f821 	bl	8004ec4 <HAL_RCC_GetSysClockFreq>
 8004e82:	4602      	mov	r2, r0
 8004e84:	4b0b      	ldr	r3, [pc, #44]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	091b      	lsrs	r3, r3, #4
 8004e8a:	f003 030f 	and.w	r3, r3, #15
 8004e8e:	490a      	ldr	r1, [pc, #40]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8004e90:	5ccb      	ldrb	r3, [r1, r3]
 8004e92:	fa22 f303 	lsr.w	r3, r2, r3
 8004e96:	4a09      	ldr	r2, [pc, #36]	@ (8004ebc <HAL_RCC_ClockConfig+0x1c4>)
 8004e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004e9a:	4b09      	ldr	r3, [pc, #36]	@ (8004ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f7fd fc20 	bl	80026e4 <HAL_InitTick>

  return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3710      	adds	r7, #16
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	40023c00 	.word	0x40023c00
 8004eb4:	40023800 	.word	0x40023800
 8004eb8:	0800b9a8 	.word	0x0800b9a8
 8004ebc:	20000000 	.word	0x20000000
 8004ec0:	20000004 	.word	0x20000004

08004ec4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ec4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ec8:	b094      	sub	sp, #80	@ 0x50
 8004eca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004edc:	4b79      	ldr	r3, [pc, #484]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	f003 030c 	and.w	r3, r3, #12
 8004ee4:	2b08      	cmp	r3, #8
 8004ee6:	d00d      	beq.n	8004f04 <HAL_RCC_GetSysClockFreq+0x40>
 8004ee8:	2b08      	cmp	r3, #8
 8004eea:	f200 80e1 	bhi.w	80050b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d002      	beq.n	8004ef8 <HAL_RCC_GetSysClockFreq+0x34>
 8004ef2:	2b04      	cmp	r3, #4
 8004ef4:	d003      	beq.n	8004efe <HAL_RCC_GetSysClockFreq+0x3a>
 8004ef6:	e0db      	b.n	80050b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ef8:	4b73      	ldr	r3, [pc, #460]	@ (80050c8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004efa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004efc:	e0db      	b.n	80050b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004efe:	4b73      	ldr	r3, [pc, #460]	@ (80050cc <HAL_RCC_GetSysClockFreq+0x208>)
 8004f00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004f02:	e0d8      	b.n	80050b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f04:	4b6f      	ldr	r3, [pc, #444]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f0c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f0e:	4b6d      	ldr	r3, [pc, #436]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d063      	beq.n	8004fe2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f1a:	4b6a      	ldr	r3, [pc, #424]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	099b      	lsrs	r3, r3, #6
 8004f20:	2200      	movs	r2, #0
 8004f22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004f24:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f2e:	2300      	movs	r3, #0
 8004f30:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004f36:	4622      	mov	r2, r4
 8004f38:	462b      	mov	r3, r5
 8004f3a:	f04f 0000 	mov.w	r0, #0
 8004f3e:	f04f 0100 	mov.w	r1, #0
 8004f42:	0159      	lsls	r1, r3, #5
 8004f44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f48:	0150      	lsls	r0, r2, #5
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	460b      	mov	r3, r1
 8004f4e:	4621      	mov	r1, r4
 8004f50:	1a51      	subs	r1, r2, r1
 8004f52:	6139      	str	r1, [r7, #16]
 8004f54:	4629      	mov	r1, r5
 8004f56:	eb63 0301 	sbc.w	r3, r3, r1
 8004f5a:	617b      	str	r3, [r7, #20]
 8004f5c:	f04f 0200 	mov.w	r2, #0
 8004f60:	f04f 0300 	mov.w	r3, #0
 8004f64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f68:	4659      	mov	r1, fp
 8004f6a:	018b      	lsls	r3, r1, #6
 8004f6c:	4651      	mov	r1, sl
 8004f6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f72:	4651      	mov	r1, sl
 8004f74:	018a      	lsls	r2, r1, #6
 8004f76:	4651      	mov	r1, sl
 8004f78:	ebb2 0801 	subs.w	r8, r2, r1
 8004f7c:	4659      	mov	r1, fp
 8004f7e:	eb63 0901 	sbc.w	r9, r3, r1
 8004f82:	f04f 0200 	mov.w	r2, #0
 8004f86:	f04f 0300 	mov.w	r3, #0
 8004f8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f96:	4690      	mov	r8, r2
 8004f98:	4699      	mov	r9, r3
 8004f9a:	4623      	mov	r3, r4
 8004f9c:	eb18 0303 	adds.w	r3, r8, r3
 8004fa0:	60bb      	str	r3, [r7, #8]
 8004fa2:	462b      	mov	r3, r5
 8004fa4:	eb49 0303 	adc.w	r3, r9, r3
 8004fa8:	60fb      	str	r3, [r7, #12]
 8004faa:	f04f 0200 	mov.w	r2, #0
 8004fae:	f04f 0300 	mov.w	r3, #0
 8004fb2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004fb6:	4629      	mov	r1, r5
 8004fb8:	024b      	lsls	r3, r1, #9
 8004fba:	4621      	mov	r1, r4
 8004fbc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004fc0:	4621      	mov	r1, r4
 8004fc2:	024a      	lsls	r2, r1, #9
 8004fc4:	4610      	mov	r0, r2
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fca:	2200      	movs	r2, #0
 8004fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004fd0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004fd4:	f7fb fdf0 	bl	8000bb8 <__aeabi_uldivmod>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	460b      	mov	r3, r1
 8004fdc:	4613      	mov	r3, r2
 8004fde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fe0:	e058      	b.n	8005094 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fe2:	4b38      	ldr	r3, [pc, #224]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	099b      	lsrs	r3, r3, #6
 8004fe8:	2200      	movs	r2, #0
 8004fea:	4618      	mov	r0, r3
 8004fec:	4611      	mov	r1, r2
 8004fee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004ff2:	623b      	str	r3, [r7, #32]
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ff8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004ffc:	4642      	mov	r2, r8
 8004ffe:	464b      	mov	r3, r9
 8005000:	f04f 0000 	mov.w	r0, #0
 8005004:	f04f 0100 	mov.w	r1, #0
 8005008:	0159      	lsls	r1, r3, #5
 800500a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800500e:	0150      	lsls	r0, r2, #5
 8005010:	4602      	mov	r2, r0
 8005012:	460b      	mov	r3, r1
 8005014:	4641      	mov	r1, r8
 8005016:	ebb2 0a01 	subs.w	sl, r2, r1
 800501a:	4649      	mov	r1, r9
 800501c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005020:	f04f 0200 	mov.w	r2, #0
 8005024:	f04f 0300 	mov.w	r3, #0
 8005028:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800502c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005030:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005034:	ebb2 040a 	subs.w	r4, r2, sl
 8005038:	eb63 050b 	sbc.w	r5, r3, fp
 800503c:	f04f 0200 	mov.w	r2, #0
 8005040:	f04f 0300 	mov.w	r3, #0
 8005044:	00eb      	lsls	r3, r5, #3
 8005046:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800504a:	00e2      	lsls	r2, r4, #3
 800504c:	4614      	mov	r4, r2
 800504e:	461d      	mov	r5, r3
 8005050:	4643      	mov	r3, r8
 8005052:	18e3      	adds	r3, r4, r3
 8005054:	603b      	str	r3, [r7, #0]
 8005056:	464b      	mov	r3, r9
 8005058:	eb45 0303 	adc.w	r3, r5, r3
 800505c:	607b      	str	r3, [r7, #4]
 800505e:	f04f 0200 	mov.w	r2, #0
 8005062:	f04f 0300 	mov.w	r3, #0
 8005066:	e9d7 4500 	ldrd	r4, r5, [r7]
 800506a:	4629      	mov	r1, r5
 800506c:	028b      	lsls	r3, r1, #10
 800506e:	4621      	mov	r1, r4
 8005070:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005074:	4621      	mov	r1, r4
 8005076:	028a      	lsls	r2, r1, #10
 8005078:	4610      	mov	r0, r2
 800507a:	4619      	mov	r1, r3
 800507c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800507e:	2200      	movs	r2, #0
 8005080:	61bb      	str	r3, [r7, #24]
 8005082:	61fa      	str	r2, [r7, #28]
 8005084:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005088:	f7fb fd96 	bl	8000bb8 <__aeabi_uldivmod>
 800508c:	4602      	mov	r2, r0
 800508e:	460b      	mov	r3, r1
 8005090:	4613      	mov	r3, r2
 8005092:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005094:	4b0b      	ldr	r3, [pc, #44]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	0c1b      	lsrs	r3, r3, #16
 800509a:	f003 0303 	and.w	r3, r3, #3
 800509e:	3301      	adds	r3, #1
 80050a0:	005b      	lsls	r3, r3, #1
 80050a2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80050a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80050a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050ae:	e002      	b.n	80050b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050b0:	4b05      	ldr	r3, [pc, #20]	@ (80050c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80050b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3750      	adds	r7, #80	@ 0x50
 80050bc:	46bd      	mov	sp, r7
 80050be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050c2:	bf00      	nop
 80050c4:	40023800 	.word	0x40023800
 80050c8:	00f42400 	.word	0x00f42400
 80050cc:	007a1200 	.word	0x007a1200

080050d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050d0:	b480      	push	{r7}
 80050d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050d4:	4b03      	ldr	r3, [pc, #12]	@ (80050e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80050d6:	681b      	ldr	r3, [r3, #0]
}
 80050d8:	4618      	mov	r0, r3
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	20000000 	.word	0x20000000

080050e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80050ec:	f7ff fff0 	bl	80050d0 <HAL_RCC_GetHCLKFreq>
 80050f0:	4602      	mov	r2, r0
 80050f2:	4b05      	ldr	r3, [pc, #20]	@ (8005108 <HAL_RCC_GetPCLK1Freq+0x20>)
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	0a9b      	lsrs	r3, r3, #10
 80050f8:	f003 0307 	and.w	r3, r3, #7
 80050fc:	4903      	ldr	r1, [pc, #12]	@ (800510c <HAL_RCC_GetPCLK1Freq+0x24>)
 80050fe:	5ccb      	ldrb	r3, [r1, r3]
 8005100:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005104:	4618      	mov	r0, r3
 8005106:	bd80      	pop	{r7, pc}
 8005108:	40023800 	.word	0x40023800
 800510c:	0800b9b8 	.word	0x0800b9b8

08005110 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005114:	f7ff ffdc 	bl	80050d0 <HAL_RCC_GetHCLKFreq>
 8005118:	4602      	mov	r2, r0
 800511a:	4b05      	ldr	r3, [pc, #20]	@ (8005130 <HAL_RCC_GetPCLK2Freq+0x20>)
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	0b5b      	lsrs	r3, r3, #13
 8005120:	f003 0307 	and.w	r3, r3, #7
 8005124:	4903      	ldr	r1, [pc, #12]	@ (8005134 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005126:	5ccb      	ldrb	r3, [r1, r3]
 8005128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800512c:	4618      	mov	r0, r3
 800512e:	bd80      	pop	{r7, pc}
 8005130:	40023800 	.word	0x40023800
 8005134:	0800b9b8 	.word	0x0800b9b8

08005138 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d101      	bne.n	800514a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e07b      	b.n	8005242 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514e:	2b00      	cmp	r3, #0
 8005150:	d108      	bne.n	8005164 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800515a:	d009      	beq.n	8005170 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	61da      	str	r2, [r3, #28]
 8005162:	e005      	b.n	8005170 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2200      	movs	r2, #0
 8005174:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800517c:	b2db      	uxtb	r3, r3
 800517e:	2b00      	cmp	r3, #0
 8005180:	d106      	bne.n	8005190 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f7fc fefc 	bl	8001f88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2202      	movs	r2, #2
 8005194:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80051b8:	431a      	orrs	r2, r3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051c2:	431a      	orrs	r2, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	691b      	ldr	r3, [r3, #16]
 80051c8:	f003 0302 	and.w	r3, r3, #2
 80051cc:	431a      	orrs	r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	695b      	ldr	r3, [r3, #20]
 80051d2:	f003 0301 	and.w	r3, r3, #1
 80051d6:	431a      	orrs	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	699b      	ldr	r3, [r3, #24]
 80051dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051e0:	431a      	orrs	r2, r3
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	69db      	ldr	r3, [r3, #28]
 80051e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80051ea:	431a      	orrs	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6a1b      	ldr	r3, [r3, #32]
 80051f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051f4:	ea42 0103 	orr.w	r1, r2, r3
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051fc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	430a      	orrs	r2, r1
 8005206:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	699b      	ldr	r3, [r3, #24]
 800520c:	0c1b      	lsrs	r3, r3, #16
 800520e:	f003 0104 	and.w	r1, r3, #4
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005216:	f003 0210 	and.w	r2, r3, #16
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	430a      	orrs	r2, r1
 8005220:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	69da      	ldr	r2, [r3, #28]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005230:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	3708      	adds	r7, #8
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}

0800524a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800524a:	b580      	push	{r7, lr}
 800524c:	b088      	sub	sp, #32
 800524e:	af00      	add	r7, sp, #0
 8005250:	60f8      	str	r0, [r7, #12]
 8005252:	60b9      	str	r1, [r7, #8]
 8005254:	603b      	str	r3, [r7, #0]
 8005256:	4613      	mov	r3, r2
 8005258:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800525a:	f7fd fa87 	bl	800276c <HAL_GetTick>
 800525e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005260:	88fb      	ldrh	r3, [r7, #6]
 8005262:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800526a:	b2db      	uxtb	r3, r3
 800526c:	2b01      	cmp	r3, #1
 800526e:	d001      	beq.n	8005274 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005270:	2302      	movs	r3, #2
 8005272:	e12a      	b.n	80054ca <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d002      	beq.n	8005280 <HAL_SPI_Transmit+0x36>
 800527a:	88fb      	ldrh	r3, [r7, #6]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d101      	bne.n	8005284 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e122      	b.n	80054ca <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800528a:	2b01      	cmp	r3, #1
 800528c:	d101      	bne.n	8005292 <HAL_SPI_Transmit+0x48>
 800528e:	2302      	movs	r3, #2
 8005290:	e11b      	b.n	80054ca <HAL_SPI_Transmit+0x280>
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2201      	movs	r2, #1
 8005296:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2203      	movs	r2, #3
 800529e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	68ba      	ldr	r2, [r7, #8]
 80052ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	88fa      	ldrh	r2, [r7, #6]
 80052b2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	88fa      	ldrh	r2, [r7, #6]
 80052b8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2200      	movs	r2, #0
 80052c4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2200      	movs	r2, #0
 80052d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2200      	movs	r2, #0
 80052d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052e0:	d10f      	bne.n	8005302 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005300:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800530c:	2b40      	cmp	r3, #64	@ 0x40
 800530e:	d007      	beq.n	8005320 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800531e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005328:	d152      	bne.n	80053d0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d002      	beq.n	8005338 <HAL_SPI_Transmit+0xee>
 8005332:	8b7b      	ldrh	r3, [r7, #26]
 8005334:	2b01      	cmp	r3, #1
 8005336:	d145      	bne.n	80053c4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800533c:	881a      	ldrh	r2, [r3, #0]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005348:	1c9a      	adds	r2, r3, #2
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005352:	b29b      	uxth	r3, r3
 8005354:	3b01      	subs	r3, #1
 8005356:	b29a      	uxth	r2, r3
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800535c:	e032      	b.n	80053c4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f003 0302 	and.w	r3, r3, #2
 8005368:	2b02      	cmp	r3, #2
 800536a:	d112      	bne.n	8005392 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005370:	881a      	ldrh	r2, [r3, #0]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800537c:	1c9a      	adds	r2, r3, #2
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005386:	b29b      	uxth	r3, r3
 8005388:	3b01      	subs	r3, #1
 800538a:	b29a      	uxth	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005390:	e018      	b.n	80053c4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005392:	f7fd f9eb 	bl	800276c <HAL_GetTick>
 8005396:	4602      	mov	r2, r0
 8005398:	69fb      	ldr	r3, [r7, #28]
 800539a:	1ad3      	subs	r3, r2, r3
 800539c:	683a      	ldr	r2, [r7, #0]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d803      	bhi.n	80053aa <HAL_SPI_Transmit+0x160>
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053a8:	d102      	bne.n	80053b0 <HAL_SPI_Transmit+0x166>
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d109      	bne.n	80053c4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80053c0:	2303      	movs	r3, #3
 80053c2:	e082      	b.n	80054ca <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d1c7      	bne.n	800535e <HAL_SPI_Transmit+0x114>
 80053ce:	e053      	b.n	8005478 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d002      	beq.n	80053de <HAL_SPI_Transmit+0x194>
 80053d8:	8b7b      	ldrh	r3, [r7, #26]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d147      	bne.n	800546e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	330c      	adds	r3, #12
 80053e8:	7812      	ldrb	r2, [r2, #0]
 80053ea:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f0:	1c5a      	adds	r2, r3, #1
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	3b01      	subs	r3, #1
 80053fe:	b29a      	uxth	r2, r3
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005404:	e033      	b.n	800546e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	f003 0302 	and.w	r3, r3, #2
 8005410:	2b02      	cmp	r3, #2
 8005412:	d113      	bne.n	800543c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	330c      	adds	r3, #12
 800541e:	7812      	ldrb	r2, [r2, #0]
 8005420:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005426:	1c5a      	adds	r2, r3, #1
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005430:	b29b      	uxth	r3, r3
 8005432:	3b01      	subs	r3, #1
 8005434:	b29a      	uxth	r2, r3
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	86da      	strh	r2, [r3, #54]	@ 0x36
 800543a:	e018      	b.n	800546e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800543c:	f7fd f996 	bl	800276c <HAL_GetTick>
 8005440:	4602      	mov	r2, r0
 8005442:	69fb      	ldr	r3, [r7, #28]
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	683a      	ldr	r2, [r7, #0]
 8005448:	429a      	cmp	r2, r3
 800544a:	d803      	bhi.n	8005454 <HAL_SPI_Transmit+0x20a>
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005452:	d102      	bne.n	800545a <HAL_SPI_Transmit+0x210>
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d109      	bne.n	800546e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2201      	movs	r2, #1
 800545e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2200      	movs	r2, #0
 8005466:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800546a:	2303      	movs	r3, #3
 800546c:	e02d      	b.n	80054ca <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005472:	b29b      	uxth	r3, r3
 8005474:	2b00      	cmp	r3, #0
 8005476:	d1c6      	bne.n	8005406 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005478:	69fa      	ldr	r2, [r7, #28]
 800547a:	6839      	ldr	r1, [r7, #0]
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	f000 fdb1 	bl	8005fe4 <SPI_EndRxTxTransaction>
 8005482:	4603      	mov	r3, r0
 8005484:	2b00      	cmp	r3, #0
 8005486:	d002      	beq.n	800548e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2220      	movs	r2, #32
 800548c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d10a      	bne.n	80054ac <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005496:	2300      	movs	r3, #0
 8005498:	617b      	str	r3, [r7, #20]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	617b      	str	r3, [r7, #20]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	617b      	str	r3, [r7, #20]
 80054aa:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2201      	movs	r2, #1
 80054b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d001      	beq.n	80054c8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e000      	b.n	80054ca <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80054c8:	2300      	movs	r3, #0
  }
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3720      	adds	r7, #32
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}

080054d2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80054d2:	b580      	push	{r7, lr}
 80054d4:	b08a      	sub	sp, #40	@ 0x28
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	60f8      	str	r0, [r7, #12]
 80054da:	60b9      	str	r1, [r7, #8]
 80054dc:	607a      	str	r2, [r7, #4]
 80054de:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80054e0:	2301      	movs	r3, #1
 80054e2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054e4:	f7fd f942 	bl	800276c <HAL_GetTick>
 80054e8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80054f0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80054f8:	887b      	ldrh	r3, [r7, #2]
 80054fa:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80054fc:	7ffb      	ldrb	r3, [r7, #31]
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d00c      	beq.n	800551c <HAL_SPI_TransmitReceive+0x4a>
 8005502:	69bb      	ldr	r3, [r7, #24]
 8005504:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005508:	d106      	bne.n	8005518 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d102      	bne.n	8005518 <HAL_SPI_TransmitReceive+0x46>
 8005512:	7ffb      	ldrb	r3, [r7, #31]
 8005514:	2b04      	cmp	r3, #4
 8005516:	d001      	beq.n	800551c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005518:	2302      	movs	r3, #2
 800551a:	e17f      	b.n	800581c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d005      	beq.n	800552e <HAL_SPI_TransmitReceive+0x5c>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d002      	beq.n	800552e <HAL_SPI_TransmitReceive+0x5c>
 8005528:	887b      	ldrh	r3, [r7, #2]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d101      	bne.n	8005532 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e174      	b.n	800581c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005538:	2b01      	cmp	r3, #1
 800553a:	d101      	bne.n	8005540 <HAL_SPI_TransmitReceive+0x6e>
 800553c:	2302      	movs	r3, #2
 800553e:	e16d      	b.n	800581c <HAL_SPI_TransmitReceive+0x34a>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800554e:	b2db      	uxtb	r3, r3
 8005550:	2b04      	cmp	r3, #4
 8005552:	d003      	beq.n	800555c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2205      	movs	r2, #5
 8005558:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2200      	movs	r2, #0
 8005560:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	887a      	ldrh	r2, [r7, #2]
 800556c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	887a      	ldrh	r2, [r7, #2]
 8005572:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	68ba      	ldr	r2, [r7, #8]
 8005578:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	887a      	ldrh	r2, [r7, #2]
 800557e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	887a      	ldrh	r2, [r7, #2]
 8005584:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2200      	movs	r2, #0
 8005590:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800559c:	2b40      	cmp	r3, #64	@ 0x40
 800559e:	d007      	beq.n	80055b0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055b8:	d17e      	bne.n	80056b8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d002      	beq.n	80055c8 <HAL_SPI_TransmitReceive+0xf6>
 80055c2:	8afb      	ldrh	r3, [r7, #22]
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d16c      	bne.n	80056a2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055cc:	881a      	ldrh	r2, [r3, #0]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055d8:	1c9a      	adds	r2, r3, #2
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	3b01      	subs	r3, #1
 80055e6:	b29a      	uxth	r2, r3
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055ec:	e059      	b.n	80056a2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	f003 0302 	and.w	r3, r3, #2
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d11b      	bne.n	8005634 <HAL_SPI_TransmitReceive+0x162>
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005600:	b29b      	uxth	r3, r3
 8005602:	2b00      	cmp	r3, #0
 8005604:	d016      	beq.n	8005634 <HAL_SPI_TransmitReceive+0x162>
 8005606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005608:	2b01      	cmp	r3, #1
 800560a:	d113      	bne.n	8005634 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005610:	881a      	ldrh	r2, [r3, #0]
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800561c:	1c9a      	adds	r2, r3, #2
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005626:	b29b      	uxth	r3, r3
 8005628:	3b01      	subs	r3, #1
 800562a:	b29a      	uxth	r2, r3
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005630:	2300      	movs	r3, #0
 8005632:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	f003 0301 	and.w	r3, r3, #1
 800563e:	2b01      	cmp	r3, #1
 8005640:	d119      	bne.n	8005676 <HAL_SPI_TransmitReceive+0x1a4>
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005646:	b29b      	uxth	r3, r3
 8005648:	2b00      	cmp	r3, #0
 800564a:	d014      	beq.n	8005676 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68da      	ldr	r2, [r3, #12]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005656:	b292      	uxth	r2, r2
 8005658:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800565e:	1c9a      	adds	r2, r3, #2
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005668:	b29b      	uxth	r3, r3
 800566a:	3b01      	subs	r3, #1
 800566c:	b29a      	uxth	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005672:	2301      	movs	r3, #1
 8005674:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005676:	f7fd f879 	bl	800276c <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	6a3b      	ldr	r3, [r7, #32]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005682:	429a      	cmp	r2, r3
 8005684:	d80d      	bhi.n	80056a2 <HAL_SPI_TransmitReceive+0x1d0>
 8005686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800568c:	d009      	beq.n	80056a2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2201      	movs	r2, #1
 8005692:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800569e:	2303      	movs	r3, #3
 80056a0:	e0bc      	b.n	800581c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d1a0      	bne.n	80055ee <HAL_SPI_TransmitReceive+0x11c>
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d19b      	bne.n	80055ee <HAL_SPI_TransmitReceive+0x11c>
 80056b6:	e082      	b.n	80057be <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d002      	beq.n	80056c6 <HAL_SPI_TransmitReceive+0x1f4>
 80056c0:	8afb      	ldrh	r3, [r7, #22]
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d171      	bne.n	80057aa <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	330c      	adds	r3, #12
 80056d0:	7812      	ldrb	r2, [r2, #0]
 80056d2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056d8:	1c5a      	adds	r2, r3, #1
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	3b01      	subs	r3, #1
 80056e6:	b29a      	uxth	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056ec:	e05d      	b.n	80057aa <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	f003 0302 	and.w	r3, r3, #2
 80056f8:	2b02      	cmp	r3, #2
 80056fa:	d11c      	bne.n	8005736 <HAL_SPI_TransmitReceive+0x264>
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005700:	b29b      	uxth	r3, r3
 8005702:	2b00      	cmp	r3, #0
 8005704:	d017      	beq.n	8005736 <HAL_SPI_TransmitReceive+0x264>
 8005706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005708:	2b01      	cmp	r3, #1
 800570a:	d114      	bne.n	8005736 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	330c      	adds	r3, #12
 8005716:	7812      	ldrb	r2, [r2, #0]
 8005718:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800571e:	1c5a      	adds	r2, r3, #1
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005728:	b29b      	uxth	r3, r3
 800572a:	3b01      	subs	r3, #1
 800572c:	b29a      	uxth	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005732:	2300      	movs	r3, #0
 8005734:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	f003 0301 	and.w	r3, r3, #1
 8005740:	2b01      	cmp	r3, #1
 8005742:	d119      	bne.n	8005778 <HAL_SPI_TransmitReceive+0x2a6>
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005748:	b29b      	uxth	r3, r3
 800574a:	2b00      	cmp	r3, #0
 800574c:	d014      	beq.n	8005778 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	68da      	ldr	r2, [r3, #12]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005758:	b2d2      	uxtb	r2, r2
 800575a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005760:	1c5a      	adds	r2, r3, #1
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800576a:	b29b      	uxth	r3, r3
 800576c:	3b01      	subs	r3, #1
 800576e:	b29a      	uxth	r2, r3
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005774:	2301      	movs	r3, #1
 8005776:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005778:	f7fc fff8 	bl	800276c <HAL_GetTick>
 800577c:	4602      	mov	r2, r0
 800577e:	6a3b      	ldr	r3, [r7, #32]
 8005780:	1ad3      	subs	r3, r2, r3
 8005782:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005784:	429a      	cmp	r2, r3
 8005786:	d803      	bhi.n	8005790 <HAL_SPI_TransmitReceive+0x2be>
 8005788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800578a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800578e:	d102      	bne.n	8005796 <HAL_SPI_TransmitReceive+0x2c4>
 8005790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005792:	2b00      	cmp	r3, #0
 8005794:	d109      	bne.n	80057aa <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2201      	movs	r2, #1
 800579a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e038      	b.n	800581c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d19c      	bne.n	80056ee <HAL_SPI_TransmitReceive+0x21c>
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057b8:	b29b      	uxth	r3, r3
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d197      	bne.n	80056ee <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80057be:	6a3a      	ldr	r2, [r7, #32]
 80057c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80057c2:	68f8      	ldr	r0, [r7, #12]
 80057c4:	f000 fc0e 	bl	8005fe4 <SPI_EndRxTxTransaction>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d008      	beq.n	80057e0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2220      	movs	r2, #32
 80057d2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2200      	movs	r2, #0
 80057d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e01d      	b.n	800581c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d10a      	bne.n	80057fe <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057e8:	2300      	movs	r3, #0
 80057ea:	613b      	str	r3, [r7, #16]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	613b      	str	r3, [r7, #16]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	613b      	str	r3, [r7, #16]
 80057fc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2201      	movs	r2, #1
 8005802:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2200      	movs	r2, #0
 800580a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005812:	2b00      	cmp	r3, #0
 8005814:	d001      	beq.n	800581a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e000      	b.n	800581c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800581a:	2300      	movs	r3, #0
  }
}
 800581c:	4618      	mov	r0, r3
 800581e:	3728      	adds	r7, #40	@ 0x28
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}

08005824 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b086      	sub	sp, #24
 8005828:	af00      	add	r7, sp, #0
 800582a:	60f8      	str	r0, [r7, #12]
 800582c:	60b9      	str	r1, [r7, #8]
 800582e:	607a      	str	r2, [r7, #4]
 8005830:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005838:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005840:	7dfb      	ldrb	r3, [r7, #23]
 8005842:	2b01      	cmp	r3, #1
 8005844:	d00c      	beq.n	8005860 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800584c:	d106      	bne.n	800585c <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d102      	bne.n	800585c <HAL_SPI_TransmitReceive_DMA+0x38>
 8005856:	7dfb      	ldrb	r3, [r7, #23]
 8005858:	2b04      	cmp	r3, #4
 800585a:	d001      	beq.n	8005860 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800585c:	2302      	movs	r3, #2
 800585e:	e0cf      	b.n	8005a00 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d005      	beq.n	8005872 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d002      	beq.n	8005872 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800586c:	887b      	ldrh	r3, [r7, #2]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d101      	bne.n	8005876 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e0c4      	b.n	8005a00 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800587c:	2b01      	cmp	r3, #1
 800587e:	d101      	bne.n	8005884 <HAL_SPI_TransmitReceive_DMA+0x60>
 8005880:	2302      	movs	r3, #2
 8005882:	e0bd      	b.n	8005a00 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005892:	b2db      	uxtb	r3, r3
 8005894:	2b04      	cmp	r3, #4
 8005896:	d003      	beq.n	80058a0 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2205      	movs	r2, #5
 800589c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2200      	movs	r2, #0
 80058a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	68ba      	ldr	r2, [r7, #8]
 80058aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	887a      	ldrh	r2, [r7, #2]
 80058b0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	887a      	ldrh	r2, [r7, #2]
 80058b6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	687a      	ldr	r2, [r7, #4]
 80058bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	887a      	ldrh	r2, [r7, #2]
 80058c2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	887a      	ldrh	r2, [r7, #2]
 80058c8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	2b04      	cmp	r3, #4
 80058e0:	d108      	bne.n	80058f4 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058e6:	4a48      	ldr	r2, [pc, #288]	@ (8005a08 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 80058e8:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058ee:	4a47      	ldr	r2, [pc, #284]	@ (8005a0c <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 80058f0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80058f2:	e007      	b.n	8005904 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058f8:	4a45      	ldr	r2, [pc, #276]	@ (8005a10 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 80058fa:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005900:	4a44      	ldr	r2, [pc, #272]	@ (8005a14 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8005902:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005908:	4a43      	ldr	r2, [pc, #268]	@ (8005a18 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800590a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005910:	2200      	movs	r2, #0
 8005912:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	330c      	adds	r3, #12
 800591e:	4619      	mov	r1, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005924:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800592a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800592c:	f7fd f90e 	bl	8002b4c <HAL_DMA_Start_IT>
 8005930:	4603      	mov	r3, r0
 8005932:	2b00      	cmp	r3, #0
 8005934:	d00b      	beq.n	800594e <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800593a:	f043 0210 	orr.w	r2, r3, #16
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e058      	b.n	8005a00 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	685a      	ldr	r2, [r3, #4]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f042 0201 	orr.w	r2, r2, #1
 800595c:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005962:	2200      	movs	r2, #0
 8005964:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800596a:	2200      	movs	r2, #0
 800596c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005972:	2200      	movs	r2, #0
 8005974:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800597a:	2200      	movs	r2, #0
 800597c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005986:	4619      	mov	r1, r3
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	330c      	adds	r3, #12
 800598e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005994:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005996:	f7fd f8d9 	bl	8002b4c <HAL_DMA_Start_IT>
 800599a:	4603      	mov	r3, r0
 800599c:	2b00      	cmp	r3, #0
 800599e:	d00b      	beq.n	80059b8 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059a4:	f043 0210 	orr.w	r2, r3, #16
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2200      	movs	r2, #0
 80059b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e023      	b.n	8005a00 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059c2:	2b40      	cmp	r3, #64	@ 0x40
 80059c4:	d007      	beq.n	80059d6 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059d4:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2200      	movs	r2, #0
 80059da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	685a      	ldr	r2, [r3, #4]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f042 0220 	orr.w	r2, r2, #32
 80059ec:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	685a      	ldr	r2, [r3, #4]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f042 0202 	orr.w	r2, r2, #2
 80059fc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80059fe:	2300      	movs	r3, #0
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3718      	adds	r7, #24
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}
 8005a08:	08005d91 	.word	0x08005d91
 8005a0c:	08005c59 	.word	0x08005c59
 8005a10:	08005dad 	.word	0x08005dad
 8005a14:	08005d01 	.word	0x08005d01
 8005a18:	08005dc9 	.word	0x08005dc9

08005a1c <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b088      	sub	sp, #32
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8005a24:	2300      	movs	r3, #0
 8005a26:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8005a28:	4b6e      	ldr	r3, [pc, #440]	@ (8005be4 <HAL_SPI_Abort+0x1c8>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a6e      	ldr	r2, [pc, #440]	@ (8005be8 <HAL_SPI_Abort+0x1cc>)
 8005a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a32:	0a5b      	lsrs	r3, r3, #9
 8005a34:	2264      	movs	r2, #100	@ 0x64
 8005a36:	fb02 f303 	mul.w	r3, r2, r3
 8005a3a:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	685a      	ldr	r2, [r3, #4]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f022 0220 	bic.w	r2, r2, #32
 8005a4e:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a5a:	2b80      	cmp	r3, #128	@ 0x80
 8005a5c:	d117      	bne.n	8005a8e <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a62      	ldr	r2, [pc, #392]	@ (8005bec <HAL_SPI_Abort+0x1d0>)
 8005a62:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8005a64:	69bb      	ldr	r3, [r7, #24]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d106      	bne.n	8005a78 <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a6e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8005a76:	e008      	b.n	8005a8a <HAL_SPI_Abort+0x6e>
      }
      count--;
 8005a78:	69bb      	ldr	r3, [r7, #24]
 8005a7a:	3b01      	subs	r3, #1
 8005a7c:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	2b07      	cmp	r3, #7
 8005a88:	d1ec      	bne.n	8005a64 <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a98:	2b40      	cmp	r3, #64	@ 0x40
 8005a9a:	d117      	bne.n	8005acc <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a54      	ldr	r2, [pc, #336]	@ (8005bf0 <HAL_SPI_Abort+0x1d4>)
 8005aa0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d106      	bne.n	8005ab6 <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8005ab4:	e008      	b.n	8005ac8 <HAL_SPI_Abort+0xac>
      }
      count--;
 8005ab6:	69bb      	ldr	r3, [r7, #24]
 8005ab8:	3b01      	subs	r3, #1
 8005aba:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	2b07      	cmp	r3, #7
 8005ac6:	d1ec      	bne.n	8005aa2 <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	f003 0302 	and.w	r3, r3, #2
 8005ad6:	2b02      	cmp	r3, #2
 8005ad8:	d12e      	bne.n	8005b38 <HAL_SPI_Abort+0x11c>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d02a      	beq.n	8005b38 <HAL_SPI_Abort+0x11c>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005aee:	4618      	mov	r0, r3
 8005af0:	f7fd f884 	bl	8002bfc <HAL_DMA_Abort>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d002      	beq.n	8005b00 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2240      	movs	r2, #64	@ 0x40
 8005afe:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	685a      	ldr	r2, [r3, #4]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f022 0202 	bic.w	r2, r2, #2
 8005b0e:	605a      	str	r2, [r3, #4]

      /* Wait until TXE flag is set */
      do
      {
        if (count == 0U)
 8005b10:	69bb      	ldr	r3, [r7, #24]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d106      	bne.n	8005b24 <HAL_SPI_Abort+0x108>
        {
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b1a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	655a      	str	r2, [r3, #84]	@ 0x54
          break;
 8005b22:	e009      	b.n	8005b38 <HAL_SPI_Abort+0x11c>
        }
        count--;
 8005b24:	69bb      	ldr	r3, [r7, #24]
 8005b26:	3b01      	subs	r3, #1
 8005b28:	61bb      	str	r3, [r7, #24]
      } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	f003 0302 	and.w	r3, r3, #2
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d0eb      	beq.n	8005b10 <HAL_SPI_Abort+0xf4>
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	f003 0301 	and.w	r3, r3, #1
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d122      	bne.n	8005b8c <HAL_SPI_Abort+0x170>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d01e      	beq.n	8005b8c <HAL_SPI_Abort+0x170>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b52:	2200      	movs	r2, #0
 8005b54:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f7fd f84e 	bl	8002bfc <HAL_DMA_Abort>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d002      	beq.n	8005b6c <HAL_SPI_Abort+0x150>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2240      	movs	r2, #64	@ 0x40
 8005b6a:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b7a:	601a      	str	r2, [r3, #0]

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	685a      	ldr	r2, [r3, #4]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f022 0201 	bic.w	r2, r2, #1
 8005b8a:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b9c:	2b40      	cmp	r3, #64	@ 0x40
 8005b9e:	d102      	bne.n	8005ba6 <HAL_SPI_Abort+0x18a>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	77fb      	strb	r3, [r7, #31]
 8005ba4:	e002      	b.n	8005bac <HAL_SPI_Abort+0x190>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005bac:	2300      	movs	r3, #0
 8005bae:	613b      	str	r3, [r7, #16]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	68db      	ldr	r3, [r3, #12]
 8005bb6:	613b      	str	r3, [r7, #16]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	613b      	str	r3, [r7, #16]
 8005bc0:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	60fb      	str	r3, [r7, #12]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	60fb      	str	r3, [r7, #12]
 8005bce:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return errorcode;
 8005bd8:	7ffb      	ldrb	r3, [r7, #31]
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	3720      	adds	r7, #32
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}
 8005be2:	bf00      	nop
 8005be4:	20000000 	.word	0x20000000
 8005be8:	057619f1 	.word	0x057619f1
 8005bec:	0800611d 	.word	0x0800611d
 8005bf0:	0800608d 	.word	0x0800608d

08005bf4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005bfc:	bf00      	nop
 8005bfe:	370c      	adds	r7, #12
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr

08005c08 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b083      	sub	sp, #12
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8005c10:	bf00      	nop
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr

08005c1c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b083      	sub	sp, #12
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005c24:	bf00      	nop
 8005c26:	370c      	adds	r7, #12
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr

08005c30 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005c38:	bf00      	nop
 8005c3a:	370c      	adds	r7, #12
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b083      	sub	sp, #12
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005c4c:	bf00      	nop
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b084      	sub	sp, #16
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c64:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c66:	f7fc fd81 	bl	800276c <HAL_GetTick>
 8005c6a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c7a:	d03b      	beq.n	8005cf4 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	685a      	ldr	r2, [r3, #4]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f022 0220 	bic.w	r2, r2, #32
 8005c8a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d10d      	bne.n	8005cb0 <SPI_DMAReceiveCplt+0x58>
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c9c:	d108      	bne.n	8005cb0 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	685a      	ldr	r2, [r3, #4]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f022 0203 	bic.w	r2, r2, #3
 8005cac:	605a      	str	r2, [r3, #4]
 8005cae:	e007      	b.n	8005cc0 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	685a      	ldr	r2, [r3, #4]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f022 0201 	bic.w	r2, r2, #1
 8005cbe:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005cc0:	68ba      	ldr	r2, [r7, #8]
 8005cc2:	2164      	movs	r1, #100	@ 0x64
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f000 f927 	bl	8005f18 <SPI_EndRxTransaction>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d002      	beq.n	8005cd6 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2220      	movs	r2, #32
 8005cd4:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d003      	beq.n	8005cf4 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005cec:	68f8      	ldr	r0, [r7, #12]
 8005cee:	f7ff ffa9 	bl	8005c44 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005cf2:	e002      	b.n	8005cfa <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005cf4:	68f8      	ldr	r0, [r7, #12]
 8005cf6:	f7ff ff7d 	bl	8005bf4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005cfa:	3710      	adds	r7, #16
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}

08005d00 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d0c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d0e:	f7fc fd2d 	bl	800276c <HAL_GetTick>
 8005d12:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d22:	d02f      	beq.n	8005d84 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	685a      	ldr	r2, [r3, #4]
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f022 0220 	bic.w	r2, r2, #32
 8005d32:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005d34:	68ba      	ldr	r2, [r7, #8]
 8005d36:	2164      	movs	r1, #100	@ 0x64
 8005d38:	68f8      	ldr	r0, [r7, #12]
 8005d3a:	f000 f953 	bl	8005fe4 <SPI_EndRxTxTransaction>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d005      	beq.n	8005d50 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d48:	f043 0220 	orr.w	r2, r3, #32
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	685a      	ldr	r2, [r3, #4]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f022 0203 	bic.w	r2, r2, #3
 8005d5e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2200      	movs	r2, #0
 8005d64:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d003      	beq.n	8005d84 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005d7c:	68f8      	ldr	r0, [r7, #12]
 8005d7e:	f7ff ff61 	bl	8005c44 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005d82:	e002      	b.n	8005d8a <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005d84:	68f8      	ldr	r0, [r7, #12]
 8005d86:	f7ff ff3f 	bl	8005c08 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005d8a:	3710      	adds	r7, #16
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d9c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005d9e:	68f8      	ldr	r0, [r7, #12]
 8005da0:	f7ff ff3c 	bl	8005c1c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005da4:	bf00      	nop
 8005da6:	3710      	adds	r7, #16
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}

08005dac <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b084      	sub	sp, #16
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005db8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005dba:	68f8      	ldr	r0, [r7, #12]
 8005dbc:	f7ff ff38 	bl	8005c30 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005dc0:	bf00      	nop
 8005dc2:	3710      	adds	r7, #16
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b084      	sub	sp, #16
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dd4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	685a      	ldr	r2, [r3, #4]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f022 0203 	bic.w	r2, r2, #3
 8005de4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dea:	f043 0210 	orr.w	r2, r3, #16
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2201      	movs	r2, #1
 8005df6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005dfa:	68f8      	ldr	r0, [r7, #12]
 8005dfc:	f7ff ff22 	bl	8005c44 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005e00:	bf00      	nop
 8005e02:	3710      	adds	r7, #16
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}

08005e08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b088      	sub	sp, #32
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	603b      	str	r3, [r7, #0]
 8005e14:	4613      	mov	r3, r2
 8005e16:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005e18:	f7fc fca8 	bl	800276c <HAL_GetTick>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e20:	1a9b      	subs	r3, r3, r2
 8005e22:	683a      	ldr	r2, [r7, #0]
 8005e24:	4413      	add	r3, r2
 8005e26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005e28:	f7fc fca0 	bl	800276c <HAL_GetTick>
 8005e2c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005e2e:	4b39      	ldr	r3, [pc, #228]	@ (8005f14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	015b      	lsls	r3, r3, #5
 8005e34:	0d1b      	lsrs	r3, r3, #20
 8005e36:	69fa      	ldr	r2, [r7, #28]
 8005e38:	fb02 f303 	mul.w	r3, r2, r3
 8005e3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e3e:	e055      	b.n	8005eec <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e46:	d051      	beq.n	8005eec <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e48:	f7fc fc90 	bl	800276c <HAL_GetTick>
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	1ad3      	subs	r3, r2, r3
 8005e52:	69fa      	ldr	r2, [r7, #28]
 8005e54:	429a      	cmp	r2, r3
 8005e56:	d902      	bls.n	8005e5e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005e58:	69fb      	ldr	r3, [r7, #28]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d13d      	bne.n	8005eda <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	685a      	ldr	r2, [r3, #4]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005e6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e76:	d111      	bne.n	8005e9c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e80:	d004      	beq.n	8005e8c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e8a:	d107      	bne.n	8005e9c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ea0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ea4:	d10f      	bne.n	8005ec6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005eb4:	601a      	str	r2, [r3, #0]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ec4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2201      	movs	r2, #1
 8005eca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005ed6:	2303      	movs	r3, #3
 8005ed8:	e018      	b.n	8005f0c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d102      	bne.n	8005ee6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	61fb      	str	r3, [r7, #28]
 8005ee4:	e002      	b.n	8005eec <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	689a      	ldr	r2, [r3, #8]
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	68ba      	ldr	r2, [r7, #8]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	bf0c      	ite	eq
 8005efc:	2301      	moveq	r3, #1
 8005efe:	2300      	movne	r3, #0
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	461a      	mov	r2, r3
 8005f04:	79fb      	ldrb	r3, [r7, #7]
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d19a      	bne.n	8005e40 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3720      	adds	r7, #32
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}
 8005f14:	20000000 	.word	0x20000000

08005f18 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b086      	sub	sp, #24
 8005f1c:	af02      	add	r7, sp, #8
 8005f1e:	60f8      	str	r0, [r7, #12]
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f2c:	d111      	bne.n	8005f52 <SPI_EndRxTransaction+0x3a>
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f36:	d004      	beq.n	8005f42 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f40:	d107      	bne.n	8005f52 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f50:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f5a:	d12a      	bne.n	8005fb2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f64:	d012      	beq.n	8005f8c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	9300      	str	r3, [sp, #0]
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	2180      	movs	r1, #128	@ 0x80
 8005f70:	68f8      	ldr	r0, [r7, #12]
 8005f72:	f7ff ff49 	bl	8005e08 <SPI_WaitFlagStateUntilTimeout>
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d02d      	beq.n	8005fd8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f80:	f043 0220 	orr.w	r2, r3, #32
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	e026      	b.n	8005fda <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	9300      	str	r3, [sp, #0]
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	2200      	movs	r2, #0
 8005f94:	2101      	movs	r1, #1
 8005f96:	68f8      	ldr	r0, [r7, #12]
 8005f98:	f7ff ff36 	bl	8005e08 <SPI_WaitFlagStateUntilTimeout>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d01a      	beq.n	8005fd8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fa6:	f043 0220 	orr.w	r2, r3, #32
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005fae:	2303      	movs	r3, #3
 8005fb0:	e013      	b.n	8005fda <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	9300      	str	r3, [sp, #0]
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	2101      	movs	r1, #1
 8005fbc:	68f8      	ldr	r0, [r7, #12]
 8005fbe:	f7ff ff23 	bl	8005e08 <SPI_WaitFlagStateUntilTimeout>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d007      	beq.n	8005fd8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fcc:	f043 0220 	orr.w	r2, r3, #32
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005fd4:	2303      	movs	r3, #3
 8005fd6:	e000      	b.n	8005fda <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005fd8:	2300      	movs	r3, #0
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3710      	adds	r7, #16
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
	...

08005fe4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b088      	sub	sp, #32
 8005fe8:	af02      	add	r7, sp, #8
 8005fea:	60f8      	str	r0, [r7, #12]
 8005fec:	60b9      	str	r1, [r7, #8]
 8005fee:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	9300      	str	r3, [sp, #0]
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	2102      	movs	r1, #2
 8005ffa:	68f8      	ldr	r0, [r7, #12]
 8005ffc:	f7ff ff04 	bl	8005e08 <SPI_WaitFlagStateUntilTimeout>
 8006000:	4603      	mov	r3, r0
 8006002:	2b00      	cmp	r3, #0
 8006004:	d007      	beq.n	8006016 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800600a:	f043 0220 	orr.w	r2, r3, #32
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e032      	b.n	800607c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006016:	4b1b      	ldr	r3, [pc, #108]	@ (8006084 <SPI_EndRxTxTransaction+0xa0>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a1b      	ldr	r2, [pc, #108]	@ (8006088 <SPI_EndRxTxTransaction+0xa4>)
 800601c:	fba2 2303 	umull	r2, r3, r2, r3
 8006020:	0d5b      	lsrs	r3, r3, #21
 8006022:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006026:	fb02 f303 	mul.w	r3, r2, r3
 800602a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006034:	d112      	bne.n	800605c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	9300      	str	r3, [sp, #0]
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	2200      	movs	r2, #0
 800603e:	2180      	movs	r1, #128	@ 0x80
 8006040:	68f8      	ldr	r0, [r7, #12]
 8006042:	f7ff fee1 	bl	8005e08 <SPI_WaitFlagStateUntilTimeout>
 8006046:	4603      	mov	r3, r0
 8006048:	2b00      	cmp	r3, #0
 800604a:	d016      	beq.n	800607a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006050:	f043 0220 	orr.w	r2, r3, #32
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006058:	2303      	movs	r3, #3
 800605a:	e00f      	b.n	800607c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d00a      	beq.n	8006078 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	3b01      	subs	r3, #1
 8006066:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006072:	2b80      	cmp	r3, #128	@ 0x80
 8006074:	d0f2      	beq.n	800605c <SPI_EndRxTxTransaction+0x78>
 8006076:	e000      	b.n	800607a <SPI_EndRxTxTransaction+0x96>
        break;
 8006078:	bf00      	nop
  }

  return HAL_OK;
 800607a:	2300      	movs	r3, #0
}
 800607c:	4618      	mov	r0, r3
 800607e:	3718      	adds	r7, #24
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}
 8006084:	20000000 	.word	0x20000000
 8006088:	165e9f81 	.word	0x165e9f81

0800608c <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 800608c:	b480      	push	{r7}
 800608e:	b085      	sub	sp, #20
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8006094:	2300      	movs	r3, #0
 8006096:	60fb      	str	r3, [r7, #12]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8006098:	4b1e      	ldr	r3, [pc, #120]	@ (8006114 <SPI_AbortRx_ISR+0x88>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a1e      	ldr	r2, [pc, #120]	@ (8006118 <SPI_AbortRx_ISR+0x8c>)
 800609e:	fba2 2303 	umull	r2, r3, r2, r3
 80060a2:	0a5b      	lsrs	r3, r3, #9
 80060a4:	2264      	movs	r2, #100	@ 0x64
 80060a6:	fb02 f303 	mul.w	r3, r2, r3
 80060aa:	60bb      	str	r3, [r7, #8]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d106      	bne.n	80060c0 <SPI_AbortRx_ISR+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060b6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80060be:	e009      	b.n	80060d4 <SPI_AbortRx_ISR+0x48>
    }
    count--;
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	3b01      	subs	r3, #1
 80060c4:	60bb      	str	r3, [r7, #8]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	f003 0302 	and.w	r3, r3, #2
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d0eb      	beq.n	80060ac <SPI_AbortRx_ISR+0x20>

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060e2:	601a      	str	r2, [r3, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	685a      	ldr	r2, [r3, #4]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80060f2:	605a      	str	r2, [r3, #4]

  /* Flush Data Register by a blank read */
  tmpreg = READ_REG(hspi->Instance->DR);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68db      	ldr	r3, [r3, #12]
 80060fa:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 80060fc:	68fb      	ldr	r3, [r7, #12]

  hspi->State = HAL_SPI_STATE_ABORT;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2207      	movs	r2, #7
 8006102:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
}
 8006106:	bf00      	nop
 8006108:	3714      	adds	r7, #20
 800610a:	46bd      	mov	sp, r7
 800610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006110:	4770      	bx	lr
 8006112:	bf00      	nop
 8006114:	20000000 	.word	0x20000000
 8006118:	057619f1 	.word	0x057619f1

0800611c <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	685a      	ldr	r2, [r3, #4]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006132:	605a      	str	r2, [r3, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006142:	601a      	str	r2, [r3, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2207      	movs	r2, #7
 8006148:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
}
 800614c:	bf00      	nop
 800614e:	370c      	adds	r7, #12
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b082      	sub	sp, #8
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d101      	bne.n	800616a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	e042      	b.n	80061f0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006170:	b2db      	uxtb	r3, r3
 8006172:	2b00      	cmp	r3, #0
 8006174:	d106      	bne.n	8006184 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f7fc f83a 	bl	80021f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2224      	movs	r2, #36	@ 0x24
 8006188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	68da      	ldr	r2, [r3, #12]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800619a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	f000 fe95 	bl	8006ecc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	691a      	ldr	r2, [r3, #16]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80061b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	695a      	ldr	r2, [r3, #20]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80061c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	68da      	ldr	r2, [r3, #12]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80061d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2200      	movs	r2, #0
 80061d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2220      	movs	r2, #32
 80061dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2220      	movs	r2, #32
 80061e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2200      	movs	r2, #0
 80061ec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80061ee:	2300      	movs	r3, #0
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3708      	adds	r7, #8
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	4613      	mov	r3, r2
 8006204:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800620c:	b2db      	uxtb	r3, r3
 800620e:	2b20      	cmp	r3, #32
 8006210:	d112      	bne.n	8006238 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d002      	beq.n	800621e <HAL_UART_Receive_DMA+0x26>
 8006218:	88fb      	ldrh	r3, [r7, #6]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d101      	bne.n	8006222 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e00b      	b.n	800623a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2200      	movs	r2, #0
 8006226:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006228:	88fb      	ldrh	r3, [r7, #6]
 800622a:	461a      	mov	r2, r3
 800622c:	68b9      	ldr	r1, [r7, #8]
 800622e:	68f8      	ldr	r0, [r7, #12]
 8006230:	f000 fbe4 	bl	80069fc <UART_Start_Receive_DMA>
 8006234:	4603      	mov	r3, r0
 8006236:	e000      	b.n	800623a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006238:	2302      	movs	r3, #2
  }
}
 800623a:	4618      	mov	r0, r3
 800623c:	3710      	adds	r7, #16
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
	...

08006244 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b0ba      	sub	sp, #232	@ 0xe8
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	695b      	ldr	r3, [r3, #20]
 8006266:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800626a:	2300      	movs	r3, #0
 800626c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006270:	2300      	movs	r3, #0
 8006272:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006276:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800627a:	f003 030f 	and.w	r3, r3, #15
 800627e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006282:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006286:	2b00      	cmp	r3, #0
 8006288:	d10f      	bne.n	80062aa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800628a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800628e:	f003 0320 	and.w	r3, r3, #32
 8006292:	2b00      	cmp	r3, #0
 8006294:	d009      	beq.n	80062aa <HAL_UART_IRQHandler+0x66>
 8006296:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800629a:	f003 0320 	and.w	r3, r3, #32
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d003      	beq.n	80062aa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f000 fd54 	bl	8006d50 <UART_Receive_IT>
      return;
 80062a8:	e273      	b.n	8006792 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80062aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	f000 80de 	beq.w	8006470 <HAL_UART_IRQHandler+0x22c>
 80062b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062b8:	f003 0301 	and.w	r3, r3, #1
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d106      	bne.n	80062ce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80062c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062c4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	f000 80d1 	beq.w	8006470 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80062ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062d2:	f003 0301 	and.w	r3, r3, #1
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d00b      	beq.n	80062f2 <HAL_UART_IRQHandler+0xae>
 80062da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d005      	beq.n	80062f2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062ea:	f043 0201 	orr.w	r2, r3, #1
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062f6:	f003 0304 	and.w	r3, r3, #4
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d00b      	beq.n	8006316 <HAL_UART_IRQHandler+0xd2>
 80062fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006302:	f003 0301 	and.w	r3, r3, #1
 8006306:	2b00      	cmp	r3, #0
 8006308:	d005      	beq.n	8006316 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800630e:	f043 0202 	orr.w	r2, r3, #2
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800631a:	f003 0302 	and.w	r3, r3, #2
 800631e:	2b00      	cmp	r3, #0
 8006320:	d00b      	beq.n	800633a <HAL_UART_IRQHandler+0xf6>
 8006322:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006326:	f003 0301 	and.w	r3, r3, #1
 800632a:	2b00      	cmp	r3, #0
 800632c:	d005      	beq.n	800633a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006332:	f043 0204 	orr.w	r2, r3, #4
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800633a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800633e:	f003 0308 	and.w	r3, r3, #8
 8006342:	2b00      	cmp	r3, #0
 8006344:	d011      	beq.n	800636a <HAL_UART_IRQHandler+0x126>
 8006346:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800634a:	f003 0320 	and.w	r3, r3, #32
 800634e:	2b00      	cmp	r3, #0
 8006350:	d105      	bne.n	800635e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006352:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006356:	f003 0301 	and.w	r3, r3, #1
 800635a:	2b00      	cmp	r3, #0
 800635c:	d005      	beq.n	800636a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006362:	f043 0208 	orr.w	r2, r3, #8
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800636e:	2b00      	cmp	r3, #0
 8006370:	f000 820a 	beq.w	8006788 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006374:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006378:	f003 0320 	and.w	r3, r3, #32
 800637c:	2b00      	cmp	r3, #0
 800637e:	d008      	beq.n	8006392 <HAL_UART_IRQHandler+0x14e>
 8006380:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006384:	f003 0320 	and.w	r3, r3, #32
 8006388:	2b00      	cmp	r3, #0
 800638a:	d002      	beq.n	8006392 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f000 fcdf 	bl	8006d50 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	695b      	ldr	r3, [r3, #20]
 8006398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800639c:	2b40      	cmp	r3, #64	@ 0x40
 800639e:	bf0c      	ite	eq
 80063a0:	2301      	moveq	r3, #1
 80063a2:	2300      	movne	r3, #0
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063ae:	f003 0308 	and.w	r3, r3, #8
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d103      	bne.n	80063be <HAL_UART_IRQHandler+0x17a>
 80063b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d04f      	beq.n	800645e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 fbea 	bl	8006b98 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	695b      	ldr	r3, [r3, #20]
 80063ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063ce:	2b40      	cmp	r3, #64	@ 0x40
 80063d0:	d141      	bne.n	8006456 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	3314      	adds	r3, #20
 80063d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80063e0:	e853 3f00 	ldrex	r3, [r3]
 80063e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80063e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80063ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	3314      	adds	r3, #20
 80063fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80063fe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006402:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006406:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800640a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800640e:	e841 2300 	strex	r3, r2, [r1]
 8006412:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006416:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1d9      	bne.n	80063d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006422:	2b00      	cmp	r3, #0
 8006424:	d013      	beq.n	800644e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800642a:	4a8a      	ldr	r2, [pc, #552]	@ (8006654 <HAL_UART_IRQHandler+0x410>)
 800642c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006432:	4618      	mov	r0, r3
 8006434:	f7fc fc52 	bl	8002cdc <HAL_DMA_Abort_IT>
 8006438:	4603      	mov	r3, r0
 800643a:	2b00      	cmp	r3, #0
 800643c:	d016      	beq.n	800646c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006442:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006444:	687a      	ldr	r2, [r7, #4]
 8006446:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006448:	4610      	mov	r0, r2
 800644a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800644c:	e00e      	b.n	800646c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 f9c0 	bl	80067d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006454:	e00a      	b.n	800646c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f000 f9bc 	bl	80067d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800645c:	e006      	b.n	800646c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 f9b8 	bl	80067d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800646a:	e18d      	b.n	8006788 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800646c:	bf00      	nop
    return;
 800646e:	e18b      	b.n	8006788 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006474:	2b01      	cmp	r3, #1
 8006476:	f040 8167 	bne.w	8006748 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800647a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800647e:	f003 0310 	and.w	r3, r3, #16
 8006482:	2b00      	cmp	r3, #0
 8006484:	f000 8160 	beq.w	8006748 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006488:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800648c:	f003 0310 	and.w	r3, r3, #16
 8006490:	2b00      	cmp	r3, #0
 8006492:	f000 8159 	beq.w	8006748 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006496:	2300      	movs	r3, #0
 8006498:	60bb      	str	r3, [r7, #8]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	60bb      	str	r3, [r7, #8]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	60bb      	str	r3, [r7, #8]
 80064aa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	695b      	ldr	r3, [r3, #20]
 80064b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064b6:	2b40      	cmp	r3, #64	@ 0x40
 80064b8:	f040 80ce 	bne.w	8006658 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80064c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f000 80a9 	beq.w	8006624 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80064d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80064da:	429a      	cmp	r2, r3
 80064dc:	f080 80a2 	bcs.w	8006624 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80064e6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ec:	69db      	ldr	r3, [r3, #28]
 80064ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064f2:	f000 8088 	beq.w	8006606 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	330c      	adds	r3, #12
 80064fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006500:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006504:	e853 3f00 	ldrex	r3, [r3]
 8006508:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800650c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006510:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006514:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	330c      	adds	r3, #12
 800651e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006522:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006526:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800652a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800652e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006532:	e841 2300 	strex	r3, r2, [r1]
 8006536:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800653a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800653e:	2b00      	cmp	r3, #0
 8006540:	d1d9      	bne.n	80064f6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	3314      	adds	r3, #20
 8006548:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800654c:	e853 3f00 	ldrex	r3, [r3]
 8006550:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006552:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006554:	f023 0301 	bic.w	r3, r3, #1
 8006558:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	3314      	adds	r3, #20
 8006562:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006566:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800656a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800656c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800656e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006572:	e841 2300 	strex	r3, r2, [r1]
 8006576:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006578:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800657a:	2b00      	cmp	r3, #0
 800657c:	d1e1      	bne.n	8006542 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	3314      	adds	r3, #20
 8006584:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006586:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006588:	e853 3f00 	ldrex	r3, [r3]
 800658c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800658e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006590:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006594:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	3314      	adds	r3, #20
 800659e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80065a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80065a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80065a8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80065aa:	e841 2300 	strex	r3, r2, [r1]
 80065ae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80065b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d1e3      	bne.n	800657e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2220      	movs	r2, #32
 80065ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	330c      	adds	r3, #12
 80065ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065ce:	e853 3f00 	ldrex	r3, [r3]
 80065d2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80065d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065d6:	f023 0310 	bic.w	r3, r3, #16
 80065da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	330c      	adds	r3, #12
 80065e4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80065e8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80065ea:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80065ee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80065f0:	e841 2300 	strex	r3, r2, [r1]
 80065f4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80065f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d1e3      	bne.n	80065c4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006600:	4618      	mov	r0, r3
 8006602:	f7fc fafb 	bl	8002bfc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2202      	movs	r2, #2
 800660a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006614:	b29b      	uxth	r3, r3
 8006616:	1ad3      	subs	r3, r2, r3
 8006618:	b29b      	uxth	r3, r3
 800661a:	4619      	mov	r1, r3
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f000 f8e3 	bl	80067e8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006622:	e0b3      	b.n	800678c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006628:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800662c:	429a      	cmp	r2, r3
 800662e:	f040 80ad 	bne.w	800678c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006636:	69db      	ldr	r3, [r3, #28]
 8006638:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800663c:	f040 80a6 	bne.w	800678c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2202      	movs	r2, #2
 8006644:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800664a:	4619      	mov	r1, r3
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f000 f8cb 	bl	80067e8 <HAL_UARTEx_RxEventCallback>
      return;
 8006652:	e09b      	b.n	800678c <HAL_UART_IRQHandler+0x548>
 8006654:	08006c5f 	.word	0x08006c5f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006660:	b29b      	uxth	r3, r3
 8006662:	1ad3      	subs	r3, r2, r3
 8006664:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800666c:	b29b      	uxth	r3, r3
 800666e:	2b00      	cmp	r3, #0
 8006670:	f000 808e 	beq.w	8006790 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006674:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006678:	2b00      	cmp	r3, #0
 800667a:	f000 8089 	beq.w	8006790 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	330c      	adds	r3, #12
 8006684:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006688:	e853 3f00 	ldrex	r3, [r3]
 800668c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800668e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006690:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006694:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	330c      	adds	r3, #12
 800669e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80066a2:	647a      	str	r2, [r7, #68]	@ 0x44
 80066a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80066a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066aa:	e841 2300 	strex	r3, r2, [r1]
 80066ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80066b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d1e3      	bne.n	800667e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	3314      	adds	r3, #20
 80066bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c0:	e853 3f00 	ldrex	r3, [r3]
 80066c4:	623b      	str	r3, [r7, #32]
   return(result);
 80066c6:	6a3b      	ldr	r3, [r7, #32]
 80066c8:	f023 0301 	bic.w	r3, r3, #1
 80066cc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	3314      	adds	r3, #20
 80066d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80066da:	633a      	str	r2, [r7, #48]	@ 0x30
 80066dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066e2:	e841 2300 	strex	r3, r2, [r1]
 80066e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d1e3      	bne.n	80066b6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2220      	movs	r2, #32
 80066f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2200      	movs	r2, #0
 80066fa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	330c      	adds	r3, #12
 8006702:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	e853 3f00 	ldrex	r3, [r3]
 800670a:	60fb      	str	r3, [r7, #12]
   return(result);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f023 0310 	bic.w	r3, r3, #16
 8006712:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	330c      	adds	r3, #12
 800671c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006720:	61fa      	str	r2, [r7, #28]
 8006722:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006724:	69b9      	ldr	r1, [r7, #24]
 8006726:	69fa      	ldr	r2, [r7, #28]
 8006728:	e841 2300 	strex	r3, r2, [r1]
 800672c:	617b      	str	r3, [r7, #20]
   return(result);
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d1e3      	bne.n	80066fc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2202      	movs	r2, #2
 8006738:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800673a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800673e:	4619      	mov	r1, r3
 8006740:	6878      	ldr	r0, [r7, #4]
 8006742:	f000 f851 	bl	80067e8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006746:	e023      	b.n	8006790 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800674c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006750:	2b00      	cmp	r3, #0
 8006752:	d009      	beq.n	8006768 <HAL_UART_IRQHandler+0x524>
 8006754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006758:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800675c:	2b00      	cmp	r3, #0
 800675e:	d003      	beq.n	8006768 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f000 fa8d 	bl	8006c80 <UART_Transmit_IT>
    return;
 8006766:	e014      	b.n	8006792 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006768:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800676c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006770:	2b00      	cmp	r3, #0
 8006772:	d00e      	beq.n	8006792 <HAL_UART_IRQHandler+0x54e>
 8006774:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800677c:	2b00      	cmp	r3, #0
 800677e:	d008      	beq.n	8006792 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f000 facd 	bl	8006d20 <UART_EndTransmit_IT>
    return;
 8006786:	e004      	b.n	8006792 <HAL_UART_IRQHandler+0x54e>
    return;
 8006788:	bf00      	nop
 800678a:	e002      	b.n	8006792 <HAL_UART_IRQHandler+0x54e>
      return;
 800678c:	bf00      	nop
 800678e:	e000      	b.n	8006792 <HAL_UART_IRQHandler+0x54e>
      return;
 8006790:	bf00      	nop
  }
}
 8006792:	37e8      	adds	r7, #232	@ 0xe8
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}

08006798 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006798:	b480      	push	{r7}
 800679a:	b083      	sub	sp, #12
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80067a0:	bf00      	nop
 80067a2:	370c      	adds	r7, #12
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b083      	sub	sp, #12
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80067b4:	bf00      	nop
 80067b6:	370c      	adds	r7, #12
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b083      	sub	sp, #12
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80067c8:	bf00      	nop
 80067ca:	370c      	adds	r7, #12
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr

080067d4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80067dc:	bf00      	nop
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr

080067e8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b083      	sub	sp, #12
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	460b      	mov	r3, r1
 80067f2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80067f4:	bf00      	nop
 80067f6:	370c      	adds	r7, #12
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr

08006800 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b09c      	sub	sp, #112	@ 0x70
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800680c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006818:	2b00      	cmp	r3, #0
 800681a:	d172      	bne.n	8006902 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800681c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800681e:	2200      	movs	r2, #0
 8006820:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006822:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	330c      	adds	r3, #12
 8006828:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800682a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800682c:	e853 3f00 	ldrex	r3, [r3]
 8006830:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006832:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006834:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006838:	66bb      	str	r3, [r7, #104]	@ 0x68
 800683a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	330c      	adds	r3, #12
 8006840:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006842:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006844:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006846:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006848:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800684a:	e841 2300 	strex	r3, r2, [r1]
 800684e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006850:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006852:	2b00      	cmp	r3, #0
 8006854:	d1e5      	bne.n	8006822 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006856:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	3314      	adds	r3, #20
 800685c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800685e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006860:	e853 3f00 	ldrex	r3, [r3]
 8006864:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006868:	f023 0301 	bic.w	r3, r3, #1
 800686c:	667b      	str	r3, [r7, #100]	@ 0x64
 800686e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	3314      	adds	r3, #20
 8006874:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006876:	647a      	str	r2, [r7, #68]	@ 0x44
 8006878:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800687a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800687c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800687e:	e841 2300 	strex	r3, r2, [r1]
 8006882:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006884:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006886:	2b00      	cmp	r3, #0
 8006888:	d1e5      	bne.n	8006856 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800688a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	3314      	adds	r3, #20
 8006890:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006894:	e853 3f00 	ldrex	r3, [r3]
 8006898:	623b      	str	r3, [r7, #32]
   return(result);
 800689a:	6a3b      	ldr	r3, [r7, #32]
 800689c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80068a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	3314      	adds	r3, #20
 80068a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80068aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80068ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068b2:	e841 2300 	strex	r3, r2, [r1]
 80068b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d1e5      	bne.n	800688a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80068be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068c0:	2220      	movs	r2, #32
 80068c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d119      	bne.n	8006902 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	330c      	adds	r3, #12
 80068d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	e853 3f00 	ldrex	r3, [r3]
 80068dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f023 0310 	bic.w	r3, r3, #16
 80068e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80068e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	330c      	adds	r3, #12
 80068ec:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80068ee:	61fa      	str	r2, [r7, #28]
 80068f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f2:	69b9      	ldr	r1, [r7, #24]
 80068f4:	69fa      	ldr	r2, [r7, #28]
 80068f6:	e841 2300 	strex	r3, r2, [r1]
 80068fa:	617b      	str	r3, [r7, #20]
   return(result);
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d1e5      	bne.n	80068ce <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006902:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006904:	2200      	movs	r2, #0
 8006906:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006908:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800690a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800690c:	2b01      	cmp	r3, #1
 800690e:	d106      	bne.n	800691e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006910:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006912:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006914:	4619      	mov	r1, r3
 8006916:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006918:	f7ff ff66 	bl	80067e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800691c:	e002      	b.n	8006924 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800691e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006920:	f7ff ff44 	bl	80067ac <HAL_UART_RxCpltCallback>
}
 8006924:	bf00      	nop
 8006926:	3770      	adds	r7, #112	@ 0x70
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006938:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2201      	movs	r2, #1
 800693e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006944:	2b01      	cmp	r3, #1
 8006946:	d108      	bne.n	800695a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800694c:	085b      	lsrs	r3, r3, #1
 800694e:	b29b      	uxth	r3, r3
 8006950:	4619      	mov	r1, r3
 8006952:	68f8      	ldr	r0, [r7, #12]
 8006954:	f7ff ff48 	bl	80067e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006958:	e002      	b.n	8006960 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800695a:	68f8      	ldr	r0, [r7, #12]
 800695c:	f7ff ff30 	bl	80067c0 <HAL_UART_RxHalfCpltCallback>
}
 8006960:	bf00      	nop
 8006962:	3710      	adds	r7, #16
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b084      	sub	sp, #16
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006970:	2300      	movs	r3, #0
 8006972:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006978:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	695b      	ldr	r3, [r3, #20]
 8006980:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006984:	2b80      	cmp	r3, #128	@ 0x80
 8006986:	bf0c      	ite	eq
 8006988:	2301      	moveq	r3, #1
 800698a:	2300      	movne	r3, #0
 800698c:	b2db      	uxtb	r3, r3
 800698e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006996:	b2db      	uxtb	r3, r3
 8006998:	2b21      	cmp	r3, #33	@ 0x21
 800699a:	d108      	bne.n	80069ae <UART_DMAError+0x46>
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d005      	beq.n	80069ae <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	2200      	movs	r2, #0
 80069a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80069a8:	68b8      	ldr	r0, [r7, #8]
 80069aa:	f000 f8cd 	bl	8006b48 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	695b      	ldr	r3, [r3, #20]
 80069b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069b8:	2b40      	cmp	r3, #64	@ 0x40
 80069ba:	bf0c      	ite	eq
 80069bc:	2301      	moveq	r3, #1
 80069be:	2300      	movne	r3, #0
 80069c0:	b2db      	uxtb	r3, r3
 80069c2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	2b22      	cmp	r3, #34	@ 0x22
 80069ce:	d108      	bne.n	80069e2 <UART_DMAError+0x7a>
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d005      	beq.n	80069e2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	2200      	movs	r2, #0
 80069da:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80069dc:	68b8      	ldr	r0, [r7, #8]
 80069de:	f000 f8db 	bl	8006b98 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069e6:	f043 0210 	orr.w	r2, r3, #16
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069ee:	68b8      	ldr	r0, [r7, #8]
 80069f0:	f7ff fef0 	bl	80067d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069f4:	bf00      	nop
 80069f6:	3710      	adds	r7, #16
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}

080069fc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b098      	sub	sp, #96	@ 0x60
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	4613      	mov	r3, r2
 8006a08:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006a0a:	68ba      	ldr	r2, [r7, #8]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	88fa      	ldrh	r2, [r7, #6]
 8006a14:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2222      	movs	r2, #34	@ 0x22
 8006a20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a28:	4a44      	ldr	r2, [pc, #272]	@ (8006b3c <UART_Start_Receive_DMA+0x140>)
 8006a2a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a30:	4a43      	ldr	r2, [pc, #268]	@ (8006b40 <UART_Start_Receive_DMA+0x144>)
 8006a32:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a38:	4a42      	ldr	r2, [pc, #264]	@ (8006b44 <UART_Start_Receive_DMA+0x148>)
 8006a3a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a40:	2200      	movs	r2, #0
 8006a42:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006a44:	f107 0308 	add.w	r3, r7, #8
 8006a48:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	3304      	adds	r3, #4
 8006a54:	4619      	mov	r1, r3
 8006a56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	88fb      	ldrh	r3, [r7, #6]
 8006a5c:	f7fc f876 	bl	8002b4c <HAL_DMA_Start_IT>
 8006a60:	4603      	mov	r3, r0
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d008      	beq.n	8006a78 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2210      	movs	r2, #16
 8006a6a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2220      	movs	r2, #32
 8006a70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8006a74:	2301      	movs	r3, #1
 8006a76:	e05d      	b.n	8006b34 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006a78:	2300      	movs	r3, #0
 8006a7a:	613b      	str	r3, [r7, #16]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	613b      	str	r3, [r7, #16]
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	613b      	str	r3, [r7, #16]
 8006a8c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	691b      	ldr	r3, [r3, #16]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d019      	beq.n	8006aca <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	330c      	adds	r3, #12
 8006a9c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006aa0:	e853 3f00 	ldrex	r3, [r3]
 8006aa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006aa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006aa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006aac:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	330c      	adds	r3, #12
 8006ab4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006ab6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006ab8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aba:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006abc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006abe:	e841 2300 	strex	r3, r2, [r1]
 8006ac2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006ac4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d1e5      	bne.n	8006a96 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	3314      	adds	r3, #20
 8006ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ad4:	e853 3f00 	ldrex	r3, [r3]
 8006ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006adc:	f043 0301 	orr.w	r3, r3, #1
 8006ae0:	657b      	str	r3, [r7, #84]	@ 0x54
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	3314      	adds	r3, #20
 8006ae8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006aea:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006aec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aee:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006af0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006af2:	e841 2300 	strex	r3, r2, [r1]
 8006af6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d1e5      	bne.n	8006aca <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	3314      	adds	r3, #20
 8006b04:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b06:	69bb      	ldr	r3, [r7, #24]
 8006b08:	e853 3f00 	ldrex	r3, [r3]
 8006b0c:	617b      	str	r3, [r7, #20]
   return(result);
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b14:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	3314      	adds	r3, #20
 8006b1c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006b1e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006b20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b22:	6a39      	ldr	r1, [r7, #32]
 8006b24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b26:	e841 2300 	strex	r3, r2, [r1]
 8006b2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b2c:	69fb      	ldr	r3, [r7, #28]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d1e5      	bne.n	8006afe <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8006b32:	2300      	movs	r3, #0
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	3760      	adds	r7, #96	@ 0x60
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}
 8006b3c:	08006801 	.word	0x08006801
 8006b40:	0800692d 	.word	0x0800692d
 8006b44:	08006969 	.word	0x08006969

08006b48 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b089      	sub	sp, #36	@ 0x24
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	330c      	adds	r3, #12
 8006b56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	e853 3f00 	ldrex	r3, [r3]
 8006b5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006b66:	61fb      	str	r3, [r7, #28]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	330c      	adds	r3, #12
 8006b6e:	69fa      	ldr	r2, [r7, #28]
 8006b70:	61ba      	str	r2, [r7, #24]
 8006b72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b74:	6979      	ldr	r1, [r7, #20]
 8006b76:	69ba      	ldr	r2, [r7, #24]
 8006b78:	e841 2300 	strex	r3, r2, [r1]
 8006b7c:	613b      	str	r3, [r7, #16]
   return(result);
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d1e5      	bne.n	8006b50 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2220      	movs	r2, #32
 8006b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006b8c:	bf00      	nop
 8006b8e:	3724      	adds	r7, #36	@ 0x24
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr

08006b98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b095      	sub	sp, #84	@ 0x54
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	330c      	adds	r3, #12
 8006ba6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006baa:	e853 3f00 	ldrex	r3, [r3]
 8006bae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	330c      	adds	r3, #12
 8006bbe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006bc0:	643a      	str	r2, [r7, #64]	@ 0x40
 8006bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bc4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006bc6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006bc8:	e841 2300 	strex	r3, r2, [r1]
 8006bcc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d1e5      	bne.n	8006ba0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	3314      	adds	r3, #20
 8006bda:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bdc:	6a3b      	ldr	r3, [r7, #32]
 8006bde:	e853 3f00 	ldrex	r3, [r3]
 8006be2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006be4:	69fb      	ldr	r3, [r7, #28]
 8006be6:	f023 0301 	bic.w	r3, r3, #1
 8006bea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	3314      	adds	r3, #20
 8006bf2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006bf4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bf8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006bfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006bfc:	e841 2300 	strex	r3, r2, [r1]
 8006c00:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1e5      	bne.n	8006bd4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c0c:	2b01      	cmp	r3, #1
 8006c0e:	d119      	bne.n	8006c44 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	330c      	adds	r3, #12
 8006c16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	e853 3f00 	ldrex	r3, [r3]
 8006c1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	f023 0310 	bic.w	r3, r3, #16
 8006c26:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	330c      	adds	r3, #12
 8006c2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c30:	61ba      	str	r2, [r7, #24]
 8006c32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c34:	6979      	ldr	r1, [r7, #20]
 8006c36:	69ba      	ldr	r2, [r7, #24]
 8006c38:	e841 2300 	strex	r3, r2, [r1]
 8006c3c:	613b      	str	r3, [r7, #16]
   return(result);
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d1e5      	bne.n	8006c10 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2220      	movs	r2, #32
 8006c48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006c52:	bf00      	nop
 8006c54:	3754      	adds	r7, #84	@ 0x54
 8006c56:	46bd      	mov	sp, r7
 8006c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5c:	4770      	bx	lr

08006c5e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c5e:	b580      	push	{r7, lr}
 8006c60:	b084      	sub	sp, #16
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c6a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c72:	68f8      	ldr	r0, [r7, #12]
 8006c74:	f7ff fdae 	bl	80067d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c78:	bf00      	nop
 8006c7a:	3710      	adds	r7, #16
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}

08006c80 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b085      	sub	sp, #20
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c8e:	b2db      	uxtb	r3, r3
 8006c90:	2b21      	cmp	r3, #33	@ 0x21
 8006c92:	d13e      	bne.n	8006d12 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c9c:	d114      	bne.n	8006cc8 <UART_Transmit_IT+0x48>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	691b      	ldr	r3, [r3, #16]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d110      	bne.n	8006cc8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6a1b      	ldr	r3, [r3, #32]
 8006caa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	881b      	ldrh	r3, [r3, #0]
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006cba:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6a1b      	ldr	r3, [r3, #32]
 8006cc0:	1c9a      	adds	r2, r3, #2
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	621a      	str	r2, [r3, #32]
 8006cc6:	e008      	b.n	8006cda <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6a1b      	ldr	r3, [r3, #32]
 8006ccc:	1c59      	adds	r1, r3, #1
 8006cce:	687a      	ldr	r2, [r7, #4]
 8006cd0:	6211      	str	r1, [r2, #32]
 8006cd2:	781a      	ldrb	r2, [r3, #0]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006cde:	b29b      	uxth	r3, r3
 8006ce0:	3b01      	subs	r3, #1
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	687a      	ldr	r2, [r7, #4]
 8006ce6:	4619      	mov	r1, r3
 8006ce8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d10f      	bne.n	8006d0e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	68da      	ldr	r2, [r3, #12]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006cfc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	68da      	ldr	r2, [r3, #12]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d0c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	e000      	b.n	8006d14 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006d12:	2302      	movs	r3, #2
  }
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3714      	adds	r7, #20
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr

08006d20 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b082      	sub	sp, #8
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	68da      	ldr	r2, [r3, #12]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d36:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2220      	movs	r2, #32
 8006d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f7ff fd29 	bl	8006798 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006d46:	2300      	movs	r3, #0
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3708      	adds	r7, #8
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}

08006d50 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b08c      	sub	sp, #48	@ 0x30
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006d66:	b2db      	uxtb	r3, r3
 8006d68:	2b22      	cmp	r3, #34	@ 0x22
 8006d6a:	f040 80aa 	bne.w	8006ec2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d76:	d115      	bne.n	8006da4 <UART_Receive_IT+0x54>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	691b      	ldr	r3, [r3, #16]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d111      	bne.n	8006da4 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d84:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d92:	b29a      	uxth	r2, r3
 8006d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d96:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d9c:	1c9a      	adds	r2, r3, #2
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	629a      	str	r2, [r3, #40]	@ 0x28
 8006da2:	e024      	b.n	8006dee <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	689b      	ldr	r3, [r3, #8]
 8006dae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006db2:	d007      	beq.n	8006dc4 <UART_Receive_IT+0x74>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d10a      	bne.n	8006dd2 <UART_Receive_IT+0x82>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	691b      	ldr	r3, [r3, #16]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d106      	bne.n	8006dd2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	b2da      	uxtb	r2, r3
 8006dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dce:	701a      	strb	r2, [r3, #0]
 8006dd0:	e008      	b.n	8006de4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006dde:	b2da      	uxtb	r2, r3
 8006de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006de2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006de8:	1c5a      	adds	r2, r3, #1
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006df2:	b29b      	uxth	r3, r3
 8006df4:	3b01      	subs	r3, #1
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	687a      	ldr	r2, [r7, #4]
 8006dfa:	4619      	mov	r1, r3
 8006dfc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d15d      	bne.n	8006ebe <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	68da      	ldr	r2, [r3, #12]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f022 0220 	bic.w	r2, r2, #32
 8006e10:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	68da      	ldr	r2, [r3, #12]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e20:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	695a      	ldr	r2, [r3, #20]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f022 0201 	bic.w	r2, r2, #1
 8006e30:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2220      	movs	r2, #32
 8006e36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	d135      	bne.n	8006eb4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	330c      	adds	r3, #12
 8006e54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	e853 3f00 	ldrex	r3, [r3]
 8006e5c:	613b      	str	r3, [r7, #16]
   return(result);
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	f023 0310 	bic.w	r3, r3, #16
 8006e64:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	330c      	adds	r3, #12
 8006e6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e6e:	623a      	str	r2, [r7, #32]
 8006e70:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e72:	69f9      	ldr	r1, [r7, #28]
 8006e74:	6a3a      	ldr	r2, [r7, #32]
 8006e76:	e841 2300 	strex	r3, r2, [r1]
 8006e7a:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e7c:	69bb      	ldr	r3, [r7, #24]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d1e5      	bne.n	8006e4e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f003 0310 	and.w	r3, r3, #16
 8006e8c:	2b10      	cmp	r3, #16
 8006e8e:	d10a      	bne.n	8006ea6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006e90:	2300      	movs	r3, #0
 8006e92:	60fb      	str	r3, [r7, #12]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	60fb      	str	r3, [r7, #12]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	60fb      	str	r3, [r7, #12]
 8006ea4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006eaa:	4619      	mov	r1, r3
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f7ff fc9b 	bl	80067e8 <HAL_UARTEx_RxEventCallback>
 8006eb2:	e002      	b.n	8006eba <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f7ff fc79 	bl	80067ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	e002      	b.n	8006ec4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	e000      	b.n	8006ec4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006ec2:	2302      	movs	r3, #2
  }
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3730      	adds	r7, #48	@ 0x30
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}

08006ecc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ecc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ed0:	b0c0      	sub	sp, #256	@ 0x100
 8006ed2:	af00      	add	r7, sp, #0
 8006ed4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	691b      	ldr	r3, [r3, #16]
 8006ee0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ee8:	68d9      	ldr	r1, [r3, #12]
 8006eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	ea40 0301 	orr.w	r3, r0, r1
 8006ef4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006ef6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006efa:	689a      	ldr	r2, [r3, #8]
 8006efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f00:	691b      	ldr	r3, [r3, #16]
 8006f02:	431a      	orrs	r2, r3
 8006f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f08:	695b      	ldr	r3, [r3, #20]
 8006f0a:	431a      	orrs	r2, r3
 8006f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f10:	69db      	ldr	r3, [r3, #28]
 8006f12:	4313      	orrs	r3, r2
 8006f14:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	68db      	ldr	r3, [r3, #12]
 8006f20:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006f24:	f021 010c 	bic.w	r1, r1, #12
 8006f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006f32:	430b      	orrs	r3, r1
 8006f34:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	695b      	ldr	r3, [r3, #20]
 8006f3e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f46:	6999      	ldr	r1, [r3, #24]
 8006f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f4c:	681a      	ldr	r2, [r3, #0]
 8006f4e:	ea40 0301 	orr.w	r3, r0, r1
 8006f52:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	4b8f      	ldr	r3, [pc, #572]	@ (8007198 <UART_SetConfig+0x2cc>)
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d005      	beq.n	8006f6c <UART_SetConfig+0xa0>
 8006f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f64:	681a      	ldr	r2, [r3, #0]
 8006f66:	4b8d      	ldr	r3, [pc, #564]	@ (800719c <UART_SetConfig+0x2d0>)
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d104      	bne.n	8006f76 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006f6c:	f7fe f8d0 	bl	8005110 <HAL_RCC_GetPCLK2Freq>
 8006f70:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006f74:	e003      	b.n	8006f7e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006f76:	f7fe f8b7 	bl	80050e8 <HAL_RCC_GetPCLK1Freq>
 8006f7a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f82:	69db      	ldr	r3, [r3, #28]
 8006f84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f88:	f040 810c 	bne.w	80071a4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006f8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f90:	2200      	movs	r2, #0
 8006f92:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006f96:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006f9a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006f9e:	4622      	mov	r2, r4
 8006fa0:	462b      	mov	r3, r5
 8006fa2:	1891      	adds	r1, r2, r2
 8006fa4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006fa6:	415b      	adcs	r3, r3
 8006fa8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006faa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006fae:	4621      	mov	r1, r4
 8006fb0:	eb12 0801 	adds.w	r8, r2, r1
 8006fb4:	4629      	mov	r1, r5
 8006fb6:	eb43 0901 	adc.w	r9, r3, r1
 8006fba:	f04f 0200 	mov.w	r2, #0
 8006fbe:	f04f 0300 	mov.w	r3, #0
 8006fc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006fc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006fca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006fce:	4690      	mov	r8, r2
 8006fd0:	4699      	mov	r9, r3
 8006fd2:	4623      	mov	r3, r4
 8006fd4:	eb18 0303 	adds.w	r3, r8, r3
 8006fd8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006fdc:	462b      	mov	r3, r5
 8006fde:	eb49 0303 	adc.w	r3, r9, r3
 8006fe2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	2200      	movs	r2, #0
 8006fee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006ff2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006ff6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006ffa:	460b      	mov	r3, r1
 8006ffc:	18db      	adds	r3, r3, r3
 8006ffe:	653b      	str	r3, [r7, #80]	@ 0x50
 8007000:	4613      	mov	r3, r2
 8007002:	eb42 0303 	adc.w	r3, r2, r3
 8007006:	657b      	str	r3, [r7, #84]	@ 0x54
 8007008:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800700c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007010:	f7f9 fdd2 	bl	8000bb8 <__aeabi_uldivmod>
 8007014:	4602      	mov	r2, r0
 8007016:	460b      	mov	r3, r1
 8007018:	4b61      	ldr	r3, [pc, #388]	@ (80071a0 <UART_SetConfig+0x2d4>)
 800701a:	fba3 2302 	umull	r2, r3, r3, r2
 800701e:	095b      	lsrs	r3, r3, #5
 8007020:	011c      	lsls	r4, r3, #4
 8007022:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007026:	2200      	movs	r2, #0
 8007028:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800702c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007030:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007034:	4642      	mov	r2, r8
 8007036:	464b      	mov	r3, r9
 8007038:	1891      	adds	r1, r2, r2
 800703a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800703c:	415b      	adcs	r3, r3
 800703e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007040:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007044:	4641      	mov	r1, r8
 8007046:	eb12 0a01 	adds.w	sl, r2, r1
 800704a:	4649      	mov	r1, r9
 800704c:	eb43 0b01 	adc.w	fp, r3, r1
 8007050:	f04f 0200 	mov.w	r2, #0
 8007054:	f04f 0300 	mov.w	r3, #0
 8007058:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800705c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007060:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007064:	4692      	mov	sl, r2
 8007066:	469b      	mov	fp, r3
 8007068:	4643      	mov	r3, r8
 800706a:	eb1a 0303 	adds.w	r3, sl, r3
 800706e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007072:	464b      	mov	r3, r9
 8007074:	eb4b 0303 	adc.w	r3, fp, r3
 8007078:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800707c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	2200      	movs	r2, #0
 8007084:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007088:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800708c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007090:	460b      	mov	r3, r1
 8007092:	18db      	adds	r3, r3, r3
 8007094:	643b      	str	r3, [r7, #64]	@ 0x40
 8007096:	4613      	mov	r3, r2
 8007098:	eb42 0303 	adc.w	r3, r2, r3
 800709c:	647b      	str	r3, [r7, #68]	@ 0x44
 800709e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80070a2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80070a6:	f7f9 fd87 	bl	8000bb8 <__aeabi_uldivmod>
 80070aa:	4602      	mov	r2, r0
 80070ac:	460b      	mov	r3, r1
 80070ae:	4611      	mov	r1, r2
 80070b0:	4b3b      	ldr	r3, [pc, #236]	@ (80071a0 <UART_SetConfig+0x2d4>)
 80070b2:	fba3 2301 	umull	r2, r3, r3, r1
 80070b6:	095b      	lsrs	r3, r3, #5
 80070b8:	2264      	movs	r2, #100	@ 0x64
 80070ba:	fb02 f303 	mul.w	r3, r2, r3
 80070be:	1acb      	subs	r3, r1, r3
 80070c0:	00db      	lsls	r3, r3, #3
 80070c2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80070c6:	4b36      	ldr	r3, [pc, #216]	@ (80071a0 <UART_SetConfig+0x2d4>)
 80070c8:	fba3 2302 	umull	r2, r3, r3, r2
 80070cc:	095b      	lsrs	r3, r3, #5
 80070ce:	005b      	lsls	r3, r3, #1
 80070d0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80070d4:	441c      	add	r4, r3
 80070d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070da:	2200      	movs	r2, #0
 80070dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80070e0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80070e4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80070e8:	4642      	mov	r2, r8
 80070ea:	464b      	mov	r3, r9
 80070ec:	1891      	adds	r1, r2, r2
 80070ee:	63b9      	str	r1, [r7, #56]	@ 0x38
 80070f0:	415b      	adcs	r3, r3
 80070f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80070f8:	4641      	mov	r1, r8
 80070fa:	1851      	adds	r1, r2, r1
 80070fc:	6339      	str	r1, [r7, #48]	@ 0x30
 80070fe:	4649      	mov	r1, r9
 8007100:	414b      	adcs	r3, r1
 8007102:	637b      	str	r3, [r7, #52]	@ 0x34
 8007104:	f04f 0200 	mov.w	r2, #0
 8007108:	f04f 0300 	mov.w	r3, #0
 800710c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007110:	4659      	mov	r1, fp
 8007112:	00cb      	lsls	r3, r1, #3
 8007114:	4651      	mov	r1, sl
 8007116:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800711a:	4651      	mov	r1, sl
 800711c:	00ca      	lsls	r2, r1, #3
 800711e:	4610      	mov	r0, r2
 8007120:	4619      	mov	r1, r3
 8007122:	4603      	mov	r3, r0
 8007124:	4642      	mov	r2, r8
 8007126:	189b      	adds	r3, r3, r2
 8007128:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800712c:	464b      	mov	r3, r9
 800712e:	460a      	mov	r2, r1
 8007130:	eb42 0303 	adc.w	r3, r2, r3
 8007134:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	2200      	movs	r2, #0
 8007140:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007144:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007148:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800714c:	460b      	mov	r3, r1
 800714e:	18db      	adds	r3, r3, r3
 8007150:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007152:	4613      	mov	r3, r2
 8007154:	eb42 0303 	adc.w	r3, r2, r3
 8007158:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800715a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800715e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007162:	f7f9 fd29 	bl	8000bb8 <__aeabi_uldivmod>
 8007166:	4602      	mov	r2, r0
 8007168:	460b      	mov	r3, r1
 800716a:	4b0d      	ldr	r3, [pc, #52]	@ (80071a0 <UART_SetConfig+0x2d4>)
 800716c:	fba3 1302 	umull	r1, r3, r3, r2
 8007170:	095b      	lsrs	r3, r3, #5
 8007172:	2164      	movs	r1, #100	@ 0x64
 8007174:	fb01 f303 	mul.w	r3, r1, r3
 8007178:	1ad3      	subs	r3, r2, r3
 800717a:	00db      	lsls	r3, r3, #3
 800717c:	3332      	adds	r3, #50	@ 0x32
 800717e:	4a08      	ldr	r2, [pc, #32]	@ (80071a0 <UART_SetConfig+0x2d4>)
 8007180:	fba2 2303 	umull	r2, r3, r2, r3
 8007184:	095b      	lsrs	r3, r3, #5
 8007186:	f003 0207 	and.w	r2, r3, #7
 800718a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4422      	add	r2, r4
 8007192:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007194:	e106      	b.n	80073a4 <UART_SetConfig+0x4d8>
 8007196:	bf00      	nop
 8007198:	40011000 	.word	0x40011000
 800719c:	40011400 	.word	0x40011400
 80071a0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80071a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071a8:	2200      	movs	r2, #0
 80071aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80071ae:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80071b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80071b6:	4642      	mov	r2, r8
 80071b8:	464b      	mov	r3, r9
 80071ba:	1891      	adds	r1, r2, r2
 80071bc:	6239      	str	r1, [r7, #32]
 80071be:	415b      	adcs	r3, r3
 80071c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80071c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80071c6:	4641      	mov	r1, r8
 80071c8:	1854      	adds	r4, r2, r1
 80071ca:	4649      	mov	r1, r9
 80071cc:	eb43 0501 	adc.w	r5, r3, r1
 80071d0:	f04f 0200 	mov.w	r2, #0
 80071d4:	f04f 0300 	mov.w	r3, #0
 80071d8:	00eb      	lsls	r3, r5, #3
 80071da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80071de:	00e2      	lsls	r2, r4, #3
 80071e0:	4614      	mov	r4, r2
 80071e2:	461d      	mov	r5, r3
 80071e4:	4643      	mov	r3, r8
 80071e6:	18e3      	adds	r3, r4, r3
 80071e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80071ec:	464b      	mov	r3, r9
 80071ee:	eb45 0303 	adc.w	r3, r5, r3
 80071f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80071f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	2200      	movs	r2, #0
 80071fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007202:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007206:	f04f 0200 	mov.w	r2, #0
 800720a:	f04f 0300 	mov.w	r3, #0
 800720e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007212:	4629      	mov	r1, r5
 8007214:	008b      	lsls	r3, r1, #2
 8007216:	4621      	mov	r1, r4
 8007218:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800721c:	4621      	mov	r1, r4
 800721e:	008a      	lsls	r2, r1, #2
 8007220:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007224:	f7f9 fcc8 	bl	8000bb8 <__aeabi_uldivmod>
 8007228:	4602      	mov	r2, r0
 800722a:	460b      	mov	r3, r1
 800722c:	4b60      	ldr	r3, [pc, #384]	@ (80073b0 <UART_SetConfig+0x4e4>)
 800722e:	fba3 2302 	umull	r2, r3, r3, r2
 8007232:	095b      	lsrs	r3, r3, #5
 8007234:	011c      	lsls	r4, r3, #4
 8007236:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800723a:	2200      	movs	r2, #0
 800723c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007240:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007244:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007248:	4642      	mov	r2, r8
 800724a:	464b      	mov	r3, r9
 800724c:	1891      	adds	r1, r2, r2
 800724e:	61b9      	str	r1, [r7, #24]
 8007250:	415b      	adcs	r3, r3
 8007252:	61fb      	str	r3, [r7, #28]
 8007254:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007258:	4641      	mov	r1, r8
 800725a:	1851      	adds	r1, r2, r1
 800725c:	6139      	str	r1, [r7, #16]
 800725e:	4649      	mov	r1, r9
 8007260:	414b      	adcs	r3, r1
 8007262:	617b      	str	r3, [r7, #20]
 8007264:	f04f 0200 	mov.w	r2, #0
 8007268:	f04f 0300 	mov.w	r3, #0
 800726c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007270:	4659      	mov	r1, fp
 8007272:	00cb      	lsls	r3, r1, #3
 8007274:	4651      	mov	r1, sl
 8007276:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800727a:	4651      	mov	r1, sl
 800727c:	00ca      	lsls	r2, r1, #3
 800727e:	4610      	mov	r0, r2
 8007280:	4619      	mov	r1, r3
 8007282:	4603      	mov	r3, r0
 8007284:	4642      	mov	r2, r8
 8007286:	189b      	adds	r3, r3, r2
 8007288:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800728c:	464b      	mov	r3, r9
 800728e:	460a      	mov	r2, r1
 8007290:	eb42 0303 	adc.w	r3, r2, r3
 8007294:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80072a2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80072a4:	f04f 0200 	mov.w	r2, #0
 80072a8:	f04f 0300 	mov.w	r3, #0
 80072ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80072b0:	4649      	mov	r1, r9
 80072b2:	008b      	lsls	r3, r1, #2
 80072b4:	4641      	mov	r1, r8
 80072b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80072ba:	4641      	mov	r1, r8
 80072bc:	008a      	lsls	r2, r1, #2
 80072be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80072c2:	f7f9 fc79 	bl	8000bb8 <__aeabi_uldivmod>
 80072c6:	4602      	mov	r2, r0
 80072c8:	460b      	mov	r3, r1
 80072ca:	4611      	mov	r1, r2
 80072cc:	4b38      	ldr	r3, [pc, #224]	@ (80073b0 <UART_SetConfig+0x4e4>)
 80072ce:	fba3 2301 	umull	r2, r3, r3, r1
 80072d2:	095b      	lsrs	r3, r3, #5
 80072d4:	2264      	movs	r2, #100	@ 0x64
 80072d6:	fb02 f303 	mul.w	r3, r2, r3
 80072da:	1acb      	subs	r3, r1, r3
 80072dc:	011b      	lsls	r3, r3, #4
 80072de:	3332      	adds	r3, #50	@ 0x32
 80072e0:	4a33      	ldr	r2, [pc, #204]	@ (80073b0 <UART_SetConfig+0x4e4>)
 80072e2:	fba2 2303 	umull	r2, r3, r2, r3
 80072e6:	095b      	lsrs	r3, r3, #5
 80072e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80072ec:	441c      	add	r4, r3
 80072ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072f2:	2200      	movs	r2, #0
 80072f4:	673b      	str	r3, [r7, #112]	@ 0x70
 80072f6:	677a      	str	r2, [r7, #116]	@ 0x74
 80072f8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80072fc:	4642      	mov	r2, r8
 80072fe:	464b      	mov	r3, r9
 8007300:	1891      	adds	r1, r2, r2
 8007302:	60b9      	str	r1, [r7, #8]
 8007304:	415b      	adcs	r3, r3
 8007306:	60fb      	str	r3, [r7, #12]
 8007308:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800730c:	4641      	mov	r1, r8
 800730e:	1851      	adds	r1, r2, r1
 8007310:	6039      	str	r1, [r7, #0]
 8007312:	4649      	mov	r1, r9
 8007314:	414b      	adcs	r3, r1
 8007316:	607b      	str	r3, [r7, #4]
 8007318:	f04f 0200 	mov.w	r2, #0
 800731c:	f04f 0300 	mov.w	r3, #0
 8007320:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007324:	4659      	mov	r1, fp
 8007326:	00cb      	lsls	r3, r1, #3
 8007328:	4651      	mov	r1, sl
 800732a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800732e:	4651      	mov	r1, sl
 8007330:	00ca      	lsls	r2, r1, #3
 8007332:	4610      	mov	r0, r2
 8007334:	4619      	mov	r1, r3
 8007336:	4603      	mov	r3, r0
 8007338:	4642      	mov	r2, r8
 800733a:	189b      	adds	r3, r3, r2
 800733c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800733e:	464b      	mov	r3, r9
 8007340:	460a      	mov	r2, r1
 8007342:	eb42 0303 	adc.w	r3, r2, r3
 8007346:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	2200      	movs	r2, #0
 8007350:	663b      	str	r3, [r7, #96]	@ 0x60
 8007352:	667a      	str	r2, [r7, #100]	@ 0x64
 8007354:	f04f 0200 	mov.w	r2, #0
 8007358:	f04f 0300 	mov.w	r3, #0
 800735c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007360:	4649      	mov	r1, r9
 8007362:	008b      	lsls	r3, r1, #2
 8007364:	4641      	mov	r1, r8
 8007366:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800736a:	4641      	mov	r1, r8
 800736c:	008a      	lsls	r2, r1, #2
 800736e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007372:	f7f9 fc21 	bl	8000bb8 <__aeabi_uldivmod>
 8007376:	4602      	mov	r2, r0
 8007378:	460b      	mov	r3, r1
 800737a:	4b0d      	ldr	r3, [pc, #52]	@ (80073b0 <UART_SetConfig+0x4e4>)
 800737c:	fba3 1302 	umull	r1, r3, r3, r2
 8007380:	095b      	lsrs	r3, r3, #5
 8007382:	2164      	movs	r1, #100	@ 0x64
 8007384:	fb01 f303 	mul.w	r3, r1, r3
 8007388:	1ad3      	subs	r3, r2, r3
 800738a:	011b      	lsls	r3, r3, #4
 800738c:	3332      	adds	r3, #50	@ 0x32
 800738e:	4a08      	ldr	r2, [pc, #32]	@ (80073b0 <UART_SetConfig+0x4e4>)
 8007390:	fba2 2303 	umull	r2, r3, r2, r3
 8007394:	095b      	lsrs	r3, r3, #5
 8007396:	f003 020f 	and.w	r2, r3, #15
 800739a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4422      	add	r2, r4
 80073a2:	609a      	str	r2, [r3, #8]
}
 80073a4:	bf00      	nop
 80073a6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80073aa:	46bd      	mov	sp, r7
 80073ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80073b0:	51eb851f 	.word	0x51eb851f

080073b4 <PID_Init>:
// https://timhanewich.medium.com/how-i-developed-the-scout-flight-controller-part-4-stabilizing-flight-with-pid-controllers-1e945577a9aa
// https://pidexplained.com/pid-controller-explained/

#include "PID.h"

void PID_Init(PIDController* pid, float kp, float ki, float kd, float cycle_time_seconds, float i_limit) {
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b086      	sub	sp, #24
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6178      	str	r0, [r7, #20]
 80073bc:	ed87 0a04 	vstr	s0, [r7, #16]
 80073c0:	edc7 0a03 	vstr	s1, [r7, #12]
 80073c4:	ed87 1a02 	vstr	s2, [r7, #8]
 80073c8:	edc7 1a01 	vstr	s3, [r7, #4]
 80073cc:	ed87 2a00 	vstr	s4, [r7]
    if (!pid) return;
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d012      	beq.n	80073fc <PID_Init+0x48>

    // Settings
    pid->kp = kp;
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	693a      	ldr	r2, [r7, #16]
 80073da:	601a      	str	r2, [r3, #0]
    pid->ki = ki;
 80073dc:	697b      	ldr	r3, [r7, #20]
 80073de:	68fa      	ldr	r2, [r7, #12]
 80073e0:	605a      	str	r2, [r3, #4]
    pid->kd = kd;
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	68ba      	ldr	r2, [r7, #8]
 80073e6:	609a      	str	r2, [r3, #8]
    pid->cycle_time_seconds = cycle_time_seconds;
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	687a      	ldr	r2, [r7, #4]
 80073ec:	60da      	str	r2, [r3, #12]
    pid->i_limit = i_limit;
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	683a      	ldr	r2, [r7, #0]
 80073f2:	611a      	str	r2, [r3, #16]

    // Reset state
    PID_Reset(pid);
 80073f4:	6978      	ldr	r0, [r7, #20]
 80073f6:	f000 f805 	bl	8007404 <PID_Reset>
 80073fa:	e000      	b.n	80073fe <PID_Init+0x4a>
    if (!pid) return;
 80073fc:	bf00      	nop
}
 80073fe:	3718      	adds	r7, #24
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}

08007404 <PID_Reset>:
    pid->previous_i = I;

    return P + I + D;
}

void PID_Reset(PIDController* pid) {
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
    if (!pid) return;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d008      	beq.n	8007424 <PID_Reset+0x20>
    pid->previous_error = 0.0f;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f04f 0200 	mov.w	r2, #0
 8007418:	615a      	str	r2, [r3, #20]
    pid->previous_i = 0.0f;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	f04f 0200 	mov.w	r2, #0
 8007420:	619a      	str	r2, [r3, #24]
 8007422:	e000      	b.n	8007426 <PID_Reset+0x22>
    if (!pid) return;
 8007424:	bf00      	nop
}
 8007426:	370c      	adds	r7, #12
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <i3gd20_cs_assert>:

/* I3G4250D WHO_AM_I */
#define I3G4250D_WHO_AM_I 0xD8

/* Helper: CS control */
static inline void i3gd20_cs_assert(void) {
 8007430:	b580      	push	{r7, lr}
 8007432:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8007434:	2200      	movs	r2, #0
 8007436:	2108      	movs	r1, #8
 8007438:	4802      	ldr	r0, [pc, #8]	@ (8007444 <i3gd20_cs_assert+0x14>)
 800743a:	f7fc f85f 	bl	80034fc <HAL_GPIO_WritePin>
}
 800743e:	bf00      	nop
 8007440:	bd80      	pop	{r7, pc}
 8007442:	bf00      	nop
 8007444:	40021000 	.word	0x40021000

08007448 <i3gd20_cs_deassert>:
static inline void i3gd20_cs_deassert(void) {
 8007448:	b580      	push	{r7, lr}
 800744a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 800744c:	2201      	movs	r2, #1
 800744e:	2108      	movs	r1, #8
 8007450:	4802      	ldr	r0, [pc, #8]	@ (800745c <i3gd20_cs_deassert+0x14>)
 8007452:	f7fc f853 	bl	80034fc <HAL_GPIO_WritePin>
}
 8007456:	bf00      	nop
 8007458:	bd80      	pop	{r7, pc}
 800745a:	bf00      	nop
 800745c:	40021000 	.word	0x40021000

08007460 <i3gd20_write_reg>:

/* Helper: Write a register */
static bool i3gd20_write_reg(SPI_HandleTypeDef* hspi, uint8_t reg, uint8_t val)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b084      	sub	sp, #16
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	460b      	mov	r3, r1
 800746a:	70fb      	strb	r3, [r7, #3]
 800746c:	4613      	mov	r3, r2
 800746e:	70bb      	strb	r3, [r7, #2]
    uint8_t tx[2] = { reg, val };
 8007470:	78fb      	ldrb	r3, [r7, #3]
 8007472:	733b      	strb	r3, [r7, #12]
 8007474:	78bb      	ldrb	r3, [r7, #2]
 8007476:	737b      	strb	r3, [r7, #13]
    printf("I3GD20 Write: reg 0x%02X = 0x%02X\r\n", reg, val);
 8007478:	78fb      	ldrb	r3, [r7, #3]
 800747a:	78ba      	ldrb	r2, [r7, #2]
 800747c:	4619      	mov	r1, r3
 800747e:	480f      	ldr	r0, [pc, #60]	@ (80074bc <i3gd20_write_reg+0x5c>)
 8007480:	f001 fa12 	bl	80088a8 <iprintf>

    i3gd20_cs_assert();
 8007484:	f7ff ffd4 	bl	8007430 <i3gd20_cs_assert>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(hspi, tx, 2, 50);
 8007488:	f107 010c 	add.w	r1, r7, #12
 800748c:	2332      	movs	r3, #50	@ 0x32
 800748e:	2202      	movs	r2, #2
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f7fd feda 	bl	800524a <HAL_SPI_Transmit>
 8007496:	4603      	mov	r3, r0
 8007498:	73fb      	strb	r3, [r7, #15]
    i3gd20_cs_deassert(); // De-assert CS immediately after transaction
 800749a:	f7ff ffd5 	bl	8007448 <i3gd20_cs_deassert>

    if (status != HAL_OK) {
 800749e:	7bfb      	ldrb	r3, [r7, #15]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d006      	beq.n	80074b2 <i3gd20_write_reg+0x52>
        printf("I3GD20 Write failed: HAL_Status = %d\r\n", status);
 80074a4:	7bfb      	ldrb	r3, [r7, #15]
 80074a6:	4619      	mov	r1, r3
 80074a8:	4805      	ldr	r0, [pc, #20]	@ (80074c0 <i3gd20_write_reg+0x60>)
 80074aa:	f001 f9fd 	bl	80088a8 <iprintf>
        return false;
 80074ae:	2300      	movs	r3, #0
 80074b0:	e000      	b.n	80074b4 <i3gd20_write_reg+0x54>
    }
    return true;
 80074b2:	2301      	movs	r3, #1
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3710      	adds	r7, #16
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}
 80074bc:	0800b7e8 	.word	0x0800b7e8
 80074c0:	0800b80c 	.word	0x0800b80c

080074c4 <i3gd20_read_reg>:

/* Helper: Read register(s) */
static bool i3gd20_read_reg(SPI_HandleTypeDef* hspi, uint8_t reg, uint8_t *buf, uint16_t len)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b08c      	sub	sp, #48	@ 0x30
 80074c8:	af02      	add	r7, sp, #8
 80074ca:	60f8      	str	r0, [r7, #12]
 80074cc:	607a      	str	r2, [r7, #4]
 80074ce:	461a      	mov	r2, r3
 80074d0:	460b      	mov	r3, r1
 80074d2:	72fb      	strb	r3, [r7, #11]
 80074d4:	4613      	mov	r3, r2
 80074d6:	813b      	strh	r3, [r7, #8]
    if (len == 0) return false;
 80074d8:	893b      	ldrh	r3, [r7, #8]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d101      	bne.n	80074e2 <i3gd20_read_reg+0x1e>
 80074de:	2300      	movs	r3, #0
 80074e0:	e045      	b.n	800756e <i3gd20_read_reg+0xaa>
    uint8_t addr = reg | 0x80; // read
 80074e2:	7afb      	ldrb	r3, [r7, #11]
 80074e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80074e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (len > 1) addr |= 0x40; // auto-increment
 80074ec:	893b      	ldrh	r3, [r7, #8]
 80074ee:	2b01      	cmp	r3, #1
 80074f0:	d905      	bls.n	80074fe <i3gd20_read_reg+0x3a>
 80074f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80074f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    
    uint8_t rx[8]; // max buffer for our needs
    uint8_t tx[8];
    if (len > sizeof(rx)-1) return false; // safety check
 80074fe:	893b      	ldrh	r3, [r7, #8]
 8007500:	2b07      	cmp	r3, #7
 8007502:	d901      	bls.n	8007508 <i3gd20_read_reg+0x44>
 8007504:	2300      	movs	r3, #0
 8007506:	e032      	b.n	800756e <i3gd20_read_reg+0xaa>
    
    // Setup transmit buffer with address and dummy bytes
    tx[0] = addr;
 8007508:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800750c:	743b      	strb	r3, [r7, #16]
    for (int i = 1; i <= len; i++) tx[i] = 0xFF; // dummy bytes for read
 800750e:	2301      	movs	r3, #1
 8007510:	623b      	str	r3, [r7, #32]
 8007512:	e008      	b.n	8007526 <i3gd20_read_reg+0x62>
 8007514:	f107 0210 	add.w	r2, r7, #16
 8007518:	6a3b      	ldr	r3, [r7, #32]
 800751a:	4413      	add	r3, r2
 800751c:	22ff      	movs	r2, #255	@ 0xff
 800751e:	701a      	strb	r2, [r3, #0]
 8007520:	6a3b      	ldr	r3, [r7, #32]
 8007522:	3301      	adds	r3, #1
 8007524:	623b      	str	r3, [r7, #32]
 8007526:	893b      	ldrh	r3, [r7, #8]
 8007528:	6a3a      	ldr	r2, [r7, #32]
 800752a:	429a      	cmp	r2, r3
 800752c:	ddf2      	ble.n	8007514 <i3gd20_read_reg+0x50>
    
    i3gd20_cs_assert();
 800752e:	f7ff ff7f 	bl	8007430 <i3gd20_cs_assert>
    // Single transaction with dummy bytes for read
    if (HAL_SPI_TransmitReceive(hspi, tx, rx, len + 1, 100) != HAL_OK) {
 8007532:	893b      	ldrh	r3, [r7, #8]
 8007534:	3301      	adds	r3, #1
 8007536:	b29b      	uxth	r3, r3
 8007538:	f107 0218 	add.w	r2, r7, #24
 800753c:	f107 0110 	add.w	r1, r7, #16
 8007540:	2064      	movs	r0, #100	@ 0x64
 8007542:	9000      	str	r0, [sp, #0]
 8007544:	68f8      	ldr	r0, [r7, #12]
 8007546:	f7fd ffc4 	bl	80054d2 <HAL_SPI_TransmitReceive>
 800754a:	4603      	mov	r3, r0
 800754c:	2b00      	cmp	r3, #0
 800754e:	d003      	beq.n	8007558 <i3gd20_read_reg+0x94>
        i3gd20_cs_deassert();
 8007550:	f7ff ff7a 	bl	8007448 <i3gd20_cs_deassert>
        return false;
 8007554:	2300      	movs	r3, #0
 8007556:	e00a      	b.n	800756e <i3gd20_read_reg+0xaa>
    }
    i3gd20_cs_deassert();
 8007558:	f7ff ff76 	bl	8007448 <i3gd20_cs_deassert>
    
    // Copy received data (skip first byte which was during address transmission)
    memcpy(buf, rx + 1, len);
 800755c:	f107 0318 	add.w	r3, r7, #24
 8007560:	3301      	adds	r3, #1
 8007562:	893a      	ldrh	r2, [r7, #8]
 8007564:	4619      	mov	r1, r3
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f001 fb65 	bl	8008c36 <memcpy>
    return true;
 800756c:	2301      	movs	r3, #1
}
 800756e:	4618      	mov	r0, r3
 8007570:	3728      	adds	r7, #40	@ 0x28
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
	...

08007578 <I3GD20_Init>:

bool I3GD20_Init(I3GD20* dev, SPI_HandleTypeDef* hspi)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b086      	sub	sp, #24
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
 8007580:	6039      	str	r1, [r7, #0]
    if (dev == NULL || hspi == NULL) return false;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d002      	beq.n	800758e <I3GD20_Init+0x16>
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d101      	bne.n	8007592 <I3GD20_Init+0x1a>
 800758e:	2300      	movs	r3, #0
 8007590:	e076      	b.n	8007680 <I3GD20_Init+0x108>
    dev->hspi = hspi;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	683a      	ldr	r2, [r7, #0]
 8007596:	601a      	str	r2, [r3, #0]
    dev->initialized = false;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2200      	movs	r2, #0
 800759c:	739a      	strb	r2, [r3, #14]
    dev->dps_per_lsb = 0.00875f;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	4a39      	ldr	r2, [pc, #228]	@ (8007688 <I3GD20_Init+0x110>)
 80075a2:	605a      	str	r2, [r3, #4]

    // 1. Ensure CS is High (Inactive)
    i3gd20_cs_deassert();
 80075a4:	f7ff ff50 	bl	8007448 <i3gd20_cs_deassert>
    HAL_Delay(100); // Wait for power-up
 80075a8:	2064      	movs	r0, #100	@ 0x64
 80075aa:	f7fb f8eb 	bl	8002784 <HAL_Delay>

    // 2. Dummy Read to clear SPI bus
    // Sometimes the first transaction is garbage after reset
    uint8_t dummy;
    i3gd20_read_reg(dev->hspi, I3GD20_WHO_AM_I, &dummy, 1);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6818      	ldr	r0, [r3, #0]
 80075b2:	f107 020f 	add.w	r2, r7, #15
 80075b6:	2301      	movs	r3, #1
 80075b8:	210f      	movs	r1, #15
 80075ba:	f7ff ff83 	bl	80074c4 <i3gd20_read_reg>
    HAL_Delay(10);
 80075be:	200a      	movs	r0, #10
 80075c0:	f7fb f8e0 	bl	8002784 <HAL_Delay>

    // 3. Attempt to read WHO_AM_I multiple times
    // This handles cases where the sensor needs a few clock cycles to wake up
    uint8_t who = 0;
 80075c4:	2300      	movs	r3, #0
 80075c6:	73bb      	strb	r3, [r7, #14]
    bool found = false;
 80075c8:	2300      	movs	r3, #0
 80075ca:	75fb      	strb	r3, [r7, #23]

    for (int i = 0; i < 5; i++) {
 80075cc:	2300      	movs	r3, #0
 80075ce:	613b      	str	r3, [r7, #16]
 80075d0:	e01f      	b.n	8007612 <I3GD20_Init+0x9a>
        if (i3gd20_read_reg(dev->hspi, I3GD20_WHO_AM_I, &who, 1)) {
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6818      	ldr	r0, [r3, #0]
 80075d6:	f107 020e 	add.w	r2, r7, #14
 80075da:	2301      	movs	r3, #1
 80075dc:	210f      	movs	r1, #15
 80075de:	f7ff ff71 	bl	80074c4 <i3gd20_read_reg>
 80075e2:	4603      	mov	r3, r0
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d00e      	beq.n	8007606 <I3GD20_Init+0x8e>
            if (who == I3GD20_WHO_AM_I_VALUE1 || who == I3GD20_WHO_AM_I_VALUE2 ||
 80075e8:	7bbb      	ldrb	r3, [r7, #14]
 80075ea:	2bd4      	cmp	r3, #212	@ 0xd4
 80075ec:	d008      	beq.n	8007600 <I3GD20_Init+0x88>
 80075ee:	7bbb      	ldrb	r3, [r7, #14]
 80075f0:	2bd7      	cmp	r3, #215	@ 0xd7
 80075f2:	d005      	beq.n	8007600 <I3GD20_Init+0x88>
                who == I3G4200D_WHO_AM_I || who == I3G4250D_WHO_AM_I) {
 80075f4:	7bbb      	ldrb	r3, [r7, #14]
            if (who == I3GD20_WHO_AM_I_VALUE1 || who == I3GD20_WHO_AM_I_VALUE2 ||
 80075f6:	2bd3      	cmp	r3, #211	@ 0xd3
 80075f8:	d002      	beq.n	8007600 <I3GD20_Init+0x88>
                who == I3G4200D_WHO_AM_I || who == I3G4250D_WHO_AM_I) {
 80075fa:	7bbb      	ldrb	r3, [r7, #14]
 80075fc:	2bd8      	cmp	r3, #216	@ 0xd8
 80075fe:	d102      	bne.n	8007606 <I3GD20_Init+0x8e>
                found = true;
 8007600:	2301      	movs	r3, #1
 8007602:	75fb      	strb	r3, [r7, #23]
                break;
 8007604:	e008      	b.n	8007618 <I3GD20_Init+0xa0>
            }
        }
        HAL_Delay(10);
 8007606:	200a      	movs	r0, #10
 8007608:	f7fb f8bc 	bl	8002784 <HAL_Delay>
    for (int i = 0; i < 5; i++) {
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	3301      	adds	r3, #1
 8007610:	613b      	str	r3, [r7, #16]
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	2b04      	cmp	r3, #4
 8007616:	dddc      	ble.n	80075d2 <I3GD20_Init+0x5a>
    }

    if (!found) {
 8007618:	7dfb      	ldrb	r3, [r7, #23]
 800761a:	f083 0301 	eor.w	r3, r3, #1
 800761e:	b2db      	uxtb	r3, r3
 8007620:	2b00      	cmp	r3, #0
 8007622:	d006      	beq.n	8007632 <I3GD20_Init+0xba>
        printf("Gyro Init Failed. Last WHO_AM_I = 0x%02X\r\n", who);
 8007624:	7bbb      	ldrb	r3, [r7, #14]
 8007626:	4619      	mov	r1, r3
 8007628:	4818      	ldr	r0, [pc, #96]	@ (800768c <I3GD20_Init+0x114>)
 800762a:	f001 f93d 	bl	80088a8 <iprintf>
        return false;
 800762e:	2300      	movs	r3, #0
 8007630:	e026      	b.n	8007680 <I3GD20_Init+0x108>
    }

    printf("Gyro Detected! ID = 0x%02X\r\n", who);
 8007632:	7bbb      	ldrb	r3, [r7, #14]
 8007634:	4619      	mov	r1, r3
 8007636:	4816      	ldr	r0, [pc, #88]	@ (8007690 <I3GD20_Init+0x118>)
 8007638:	f001 f936 	bl	80088a8 <iprintf>

    // 4. Configure Control Registers
    // CTRL1: 0x0F (Normal Mode, XYZ enabled, 100Hz)
    // CTRL4: 0x80 (Block Data Update ON, 250dps) -> Safer for reading
    if (!i3gd20_write_reg(dev->hspi, I3GD20_CTRL_REG1, 0x0F)) return false;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	220f      	movs	r2, #15
 8007642:	2120      	movs	r1, #32
 8007644:	4618      	mov	r0, r3
 8007646:	f7ff ff0b 	bl	8007460 <i3gd20_write_reg>
 800764a:	4603      	mov	r3, r0
 800764c:	f083 0301 	eor.w	r3, r3, #1
 8007650:	b2db      	uxtb	r3, r3
 8007652:	2b00      	cmp	r3, #0
 8007654:	d001      	beq.n	800765a <I3GD20_Init+0xe2>
 8007656:	2300      	movs	r3, #0
 8007658:	e012      	b.n	8007680 <I3GD20_Init+0x108>
    if (!i3gd20_write_reg(dev->hspi, I3GD20_CTRL_REG4, 0x80)) return false; // Changed to 0x80 (BDU)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	2280      	movs	r2, #128	@ 0x80
 8007660:	2123      	movs	r1, #35	@ 0x23
 8007662:	4618      	mov	r0, r3
 8007664:	f7ff fefc 	bl	8007460 <i3gd20_write_reg>
 8007668:	4603      	mov	r3, r0
 800766a:	f083 0301 	eor.w	r3, r3, #1
 800766e:	b2db      	uxtb	r3, r3
 8007670:	2b00      	cmp	r3, #0
 8007672:	d001      	beq.n	8007678 <I3GD20_Init+0x100>
 8007674:	2300      	movs	r3, #0
 8007676:	e003      	b.n	8007680 <I3GD20_Init+0x108>

    dev->initialized = true;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2201      	movs	r2, #1
 800767c:	739a      	strb	r2, [r3, #14]
    return true;
 800767e:	2301      	movs	r3, #1
}
 8007680:	4618      	mov	r0, r3
 8007682:	3718      	adds	r7, #24
 8007684:	46bd      	mov	sp, r7
 8007686:	bd80      	pop	{r7, pc}
 8007688:	3c0f5c29 	.word	0x3c0f5c29
 800768c:	0800b834 	.word	0x0800b834
 8007690:	0800b860 	.word	0x0800b860

08007694 <I3GD20_CalibrateZeroRate>:

void I3GD20_CalibrateZeroRate(I3GD20* dev, uint16_t samples)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b088      	sub	sp, #32
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	460b      	mov	r3, r1
 800769e:	807b      	strh	r3, [r7, #2]
    // Validating initialization of gyrscope
    if (!dev || !dev->hspi || !dev->initialized) return;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d061      	beq.n	800776a <I3GD20_CalibrateZeroRate+0xd6>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d05d      	beq.n	800776a <I3GD20_CalibrateZeroRate+0xd6>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	7b9b      	ldrb	r3, [r3, #14]
 80076b2:	f083 0301 	eor.w	r3, r3, #1
 80076b6:	b2db      	uxtb	r3, r3
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d156      	bne.n	800776a <I3GD20_CalibrateZeroRate+0xd6>
    
    printf("Beginning Gyroscrope Zero-Rate Calibration with %d samples...\r\n", samples);
 80076bc:	887b      	ldrh	r3, [r7, #2]
 80076be:	4619      	mov	r1, r3
 80076c0:	482c      	ldr	r0, [pc, #176]	@ (8007774 <I3GD20_CalibrateZeroRate+0xe0>)
 80076c2:	f001 f8f1 	bl	80088a8 <iprintf>

    int32_t sum_x = 0, sum_y = 0, sum_z = 0;
 80076c6:	2300      	movs	r3, #0
 80076c8:	61fb      	str	r3, [r7, #28]
 80076ca:	2300      	movs	r3, #0
 80076cc:	61bb      	str	r3, [r7, #24]
 80076ce:	2300      	movs	r3, #0
 80076d0:	617b      	str	r3, [r7, #20]
    I3GD20_Raw sample;
    for (uint16_t i = 0; i < samples; i++) {
 80076d2:	2300      	movs	r3, #0
 80076d4:	827b      	strh	r3, [r7, #18]
 80076d6:	e020      	b.n	800771a <I3GD20_CalibrateZeroRate+0x86>
        if (I3GD20_ReadGyro(dev, &sample)) {
 80076d8:	f107 030c 	add.w	r3, r7, #12
 80076dc:	4619      	mov	r1, r3
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f000 f84c 	bl	800777c <I3GD20_ReadGyro>
 80076e4:	4603      	mov	r3, r0
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d011      	beq.n	800770e <I3GD20_CalibrateZeroRate+0x7a>
            sum_x += sample.gx;
 80076ea:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80076ee:	461a      	mov	r2, r3
 80076f0:	69fb      	ldr	r3, [r7, #28]
 80076f2:	4413      	add	r3, r2
 80076f4:	61fb      	str	r3, [r7, #28]
            sum_y += sample.gy;
 80076f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80076fa:	461a      	mov	r2, r3
 80076fc:	69bb      	ldr	r3, [r7, #24]
 80076fe:	4413      	add	r3, r2
 8007700:	61bb      	str	r3, [r7, #24]
            sum_z += sample.gz;
 8007702:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007706:	461a      	mov	r2, r3
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	4413      	add	r3, r2
 800770c:	617b      	str	r3, [r7, #20]
        }
        HAL_Delay(5); // small delay between samples
 800770e:	2005      	movs	r0, #5
 8007710:	f7fb f838 	bl	8002784 <HAL_Delay>
    for (uint16_t i = 0; i < samples; i++) {
 8007714:	8a7b      	ldrh	r3, [r7, #18]
 8007716:	3301      	adds	r3, #1
 8007718:	827b      	strh	r3, [r7, #18]
 800771a:	8a7a      	ldrh	r2, [r7, #18]
 800771c:	887b      	ldrh	r3, [r7, #2]
 800771e:	429a      	cmp	r2, r3
 8007720:	d3da      	bcc.n	80076d8 <I3GD20_CalibrateZeroRate+0x44>
    }

    // Calulate average offsets
    dev->gx_offset = (int16_t)(sum_x / samples);
 8007722:	887b      	ldrh	r3, [r7, #2]
 8007724:	69fa      	ldr	r2, [r7, #28]
 8007726:	fb92 f3f3 	sdiv	r3, r2, r3
 800772a:	b21a      	sxth	r2, r3
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	811a      	strh	r2, [r3, #8]
    dev->gy_offset = (int16_t)(sum_y / samples);
 8007730:	887b      	ldrh	r3, [r7, #2]
 8007732:	69ba      	ldr	r2, [r7, #24]
 8007734:	fb92 f3f3 	sdiv	r3, r2, r3
 8007738:	b21a      	sxth	r2, r3
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	815a      	strh	r2, [r3, #10]
    dev->gz_offset = (int16_t)(sum_z / samples);
 800773e:	887b      	ldrh	r3, [r7, #2]
 8007740:	697a      	ldr	r2, [r7, #20]
 8007742:	fb92 f3f3 	sdiv	r3, r2, r3
 8007746:	b21a      	sxth	r2, r3
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	819a      	strh	r2, [r3, #12]
    
    // return sum of offsets as simple check
    printf("I3GD20 Calibration offsets: gx=%d, gy=%d, gz=%d\r\n", dev->gx_offset, dev->gy_offset, dev->gz_offset);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007752:	4619      	mov	r1, r3
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800775a:	461a      	mov	r2, r3
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8007762:	4805      	ldr	r0, [pc, #20]	@ (8007778 <I3GD20_CalibrateZeroRate+0xe4>)
 8007764:	f001 f8a0 	bl	80088a8 <iprintf>
 8007768:	e000      	b.n	800776c <I3GD20_CalibrateZeroRate+0xd8>
    if (!dev || !dev->hspi || !dev->initialized) return;
 800776a:	bf00      	nop
}
 800776c:	3720      	adds	r7, #32
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}
 8007772:	bf00      	nop
 8007774:	0800b880 	.word	0x0800b880
 8007778:	0800b8c0 	.word	0x0800b8c0

0800777c <I3GD20_ReadGyro>:

bool I3GD20_ReadGyro(I3GD20* dev, I3GD20_Raw* out)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b084      	sub	sp, #16
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
    if (!dev || !out || !dev->hspi) return false;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d006      	beq.n	800779a <I3GD20_ReadGyro+0x1e>
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d003      	beq.n	800779a <I3GD20_ReadGyro+0x1e>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d101      	bne.n	800779e <I3GD20_ReadGyro+0x22>
 800779a:	2300      	movs	r3, #0
 800779c:	e049      	b.n	8007832 <I3GD20_ReadGyro+0xb6>
    
    // Always read the output registers (skip relying on STATUS for now)
    uint8_t buf[6];
    if (!i3gd20_read_reg(dev->hspi, I3GD20_OUT_X_L, buf, 6)) {
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6818      	ldr	r0, [r3, #0]
 80077a2:	f107 0208 	add.w	r2, r7, #8
 80077a6:	2306      	movs	r3, #6
 80077a8:	2128      	movs	r1, #40	@ 0x28
 80077aa:	f7ff fe8b 	bl	80074c4 <i3gd20_read_reg>
 80077ae:	4603      	mov	r3, r0
 80077b0:	f083 0301 	eor.w	r3, r3, #1
 80077b4:	b2db      	uxtb	r3, r3
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d004      	beq.n	80077c4 <I3GD20_ReadGyro+0x48>
        printf("I3GD20: Failed to read OUT_X..OUT_Z\r\n");
 80077ba:	4820      	ldr	r0, [pc, #128]	@ (800783c <I3GD20_ReadGyro+0xc0>)
 80077bc:	f001 f8dc 	bl	8008978 <puts>
        return false;
 80077c0:	2300      	movs	r3, #0
 80077c2:	e036      	b.n	8007832 <I3GD20_ReadGyro+0xb6>
               buf[0], buf[1], buf[2], buf[3], buf[4], buf[5]);
        last_debug = HAL_GetTick();
    } */
    
    // Combine bytes and apply offsets
    out->gx = (int16_t)( (int16_t)buf[1] << 8 | buf[0] ) - dev->gx_offset;
 80077c4:	7a7b      	ldrb	r3, [r7, #9]
 80077c6:	b21b      	sxth	r3, r3
 80077c8:	021b      	lsls	r3, r3, #8
 80077ca:	b21a      	sxth	r2, r3
 80077cc:	7a3b      	ldrb	r3, [r7, #8]
 80077ce:	b21b      	sxth	r3, r3
 80077d0:	4313      	orrs	r3, r2
 80077d2:	b21b      	sxth	r3, r3
 80077d4:	b29a      	uxth	r2, r3
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80077dc:	b29b      	uxth	r3, r3
 80077de:	1ad3      	subs	r3, r2, r3
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	b21a      	sxth	r2, r3
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	801a      	strh	r2, [r3, #0]
    out->gy = (int16_t)( (int16_t)buf[3] << 8 | buf[2] ) - dev->gy_offset;
 80077e8:	7afb      	ldrb	r3, [r7, #11]
 80077ea:	b21b      	sxth	r3, r3
 80077ec:	021b      	lsls	r3, r3, #8
 80077ee:	b21a      	sxth	r2, r3
 80077f0:	7abb      	ldrb	r3, [r7, #10]
 80077f2:	b21b      	sxth	r3, r3
 80077f4:	4313      	orrs	r3, r2
 80077f6:	b21b      	sxth	r3, r3
 80077f8:	b29a      	uxth	r2, r3
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8007800:	b29b      	uxth	r3, r3
 8007802:	1ad3      	subs	r3, r2, r3
 8007804:	b29b      	uxth	r3, r3
 8007806:	b21a      	sxth	r2, r3
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	805a      	strh	r2, [r3, #2]
    out->gz = (int16_t)( (int16_t)buf[5] << 8 | buf[4] ) - dev->gz_offset;
 800780c:	7b7b      	ldrb	r3, [r7, #13]
 800780e:	b21b      	sxth	r3, r3
 8007810:	021b      	lsls	r3, r3, #8
 8007812:	b21a      	sxth	r2, r3
 8007814:	7b3b      	ldrb	r3, [r7, #12]
 8007816:	b21b      	sxth	r3, r3
 8007818:	4313      	orrs	r3, r2
 800781a:	b21b      	sxth	r3, r3
 800781c:	b29a      	uxth	r2, r3
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8007824:	b29b      	uxth	r3, r3
 8007826:	1ad3      	subs	r3, r2, r3
 8007828:	b29b      	uxth	r3, r3
 800782a:	b21a      	sxth	r2, r3
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	809a      	strh	r2, [r3, #4]
    return true;
 8007830:	2301      	movs	r3, #1
}
 8007832:	4618      	mov	r0, r3
 8007834:	3710      	adds	r7, #16
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}
 800783a:	bf00      	nop
 800783c:	0800b8f4 	.word	0x0800b8f4

08007840 <Kalman_Init>:
 *  Created on: Dec 15, 2025
 *      Author: colin
 */
#include "kalman.h"

void Kalman_Init(Kalman_t *k, float Q, float R) {
 8007840:	b480      	push	{r7}
 8007842:	b085      	sub	sp, #20
 8007844:	af00      	add	r7, sp, #0
 8007846:	60f8      	str	r0, [r7, #12]
 8007848:	ed87 0a02 	vstr	s0, [r7, #8]
 800784c:	edc7 0a01 	vstr	s1, [r7, #4]
    k->angle = 0.0f; // Reset angle
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f04f 0200 	mov.w	r2, #0
 8007856:	601a      	str	r2, [r3, #0]
    k->P = 1.0f;     // Default covariance
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800785e:	605a      	str	r2, [r3, #4]
    k->Q = Q;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	68ba      	ldr	r2, [r7, #8]
 8007864:	609a      	str	r2, [r3, #8]
    k->R = R;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	60da      	str	r2, [r3, #12]
}
 800786c:	bf00      	nop
 800786e:	3714      	adds	r7, #20
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr

08007878 <Kalman_Predict>:

void Kalman_Predict(Kalman_t *k, float gyro_rate, float dt) {
 8007878:	b480      	push	{r7}
 800787a:	b085      	sub	sp, #20
 800787c:	af00      	add	r7, sp, #0
 800787e:	60f8      	str	r0, [r7, #12]
 8007880:	ed87 0a02 	vstr	s0, [r7, #8]
 8007884:	edc7 0a01 	vstr	s1, [r7, #4]
    /*
     * Python: self.angle += gyro_rate * dt
     *         self.P += self.Q * dt
     */
    k->angle += gyro_rate * dt;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	ed93 7a00 	vldr	s14, [r3]
 800788e:	edd7 6a02 	vldr	s13, [r7, #8]
 8007892:	edd7 7a01 	vldr	s15, [r7, #4]
 8007896:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800789a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	edc3 7a00 	vstr	s15, [r3]
    k->P += k->Q * dt;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	ed93 7a01 	vldr	s14, [r3, #4]
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	edd3 6a02 	vldr	s13, [r3, #8]
 80078b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80078b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80078b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	edc3 7a01 	vstr	s15, [r3, #4]
}
 80078c2:	bf00      	nop
 80078c4:	3714      	adds	r7, #20
 80078c6:	46bd      	mov	sp, r7
 80078c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078cc:	4770      	bx	lr
	...

080078d0 <Kalman_Update>:

float Kalman_Update(Kalman_t *k, float measured_angle) {
 80078d0:	b480      	push	{r7}
 80078d2:	b085      	sub	sp, #20
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
 80078d8:	ed87 0a00 	vstr	s0, [r7]
    /*
     * 1. Calculate Error
     * Python: error = measured_angle - self.angle
     */
    float error = measured_angle - k->angle;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	edd3 7a00 	vldr	s15, [r3]
 80078e2:	ed97 7a00 	vldr	s14, [r7]
 80078e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80078ea:	edc7 7a03 	vstr	s15, [r7, #12]
    /*
     * 2. Wrap Error (Handling the -180 to 180 crossover)
     * Python: error = (error + 180) % 360 - 180
     * In C, we use while loops to handle wrap-around efficiently
     */
    while (error > 180.0f)  error -= 360.0f;
 80078ee:	e007      	b.n	8007900 <Kalman_Update+0x30>
 80078f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80078f4:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80079f8 <Kalman_Update+0x128>
 80078f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80078fc:	edc7 7a03 	vstr	s15, [r7, #12]
 8007900:	edd7 7a03 	vldr	s15, [r7, #12]
 8007904:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80079fc <Kalman_Update+0x12c>
 8007908:	eef4 7ac7 	vcmpe.f32	s15, s14
 800790c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007910:	dcee      	bgt.n	80078f0 <Kalman_Update+0x20>
    while (error < -180.0f) error += 360.0f;
 8007912:	e007      	b.n	8007924 <Kalman_Update+0x54>
 8007914:	edd7 7a03 	vldr	s15, [r7, #12]
 8007918:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80079f8 <Kalman_Update+0x128>
 800791c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007920:	edc7 7a03 	vstr	s15, [r7, #12]
 8007924:	edd7 7a03 	vldr	s15, [r7, #12]
 8007928:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8007a00 <Kalman_Update+0x130>
 800792c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007934:	d4ee      	bmi.n	8007914 <Kalman_Update+0x44>

    /*
     * 3. Calculate Gain
     * Python: K = self.P / (self.P + self.R)
     */
    float K = k->P / (k->P + k->R);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	edd3 6a01 	vldr	s13, [r3, #4]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	ed93 7a01 	vldr	s14, [r3, #4]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	edd3 7a03 	vldr	s15, [r3, #12]
 8007948:	ee37 7a27 	vadd.f32	s14, s14, s15
 800794c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007950:	edc7 7a02 	vstr	s15, [r7, #8]

    /*
     * 4. Update State
     * Python: self.angle += K * error
     */
    k->angle += K * error;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	ed93 7a00 	vldr	s14, [r3]
 800795a:	edd7 6a02 	vldr	s13, [r7, #8]
 800795e:	edd7 7a03 	vldr	s15, [r7, #12]
 8007962:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007966:	ee77 7a27 	vadd.f32	s15, s14, s15
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	edc3 7a00 	vstr	s15, [r3]

    /*
     * 5. Update Covariance
     * Python: self.P = (1 - K) * self.P
     */
    k->P = (1.0f - K) * k->P;
 8007970:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007974:	edd7 7a02 	vldr	s15, [r7, #8]
 8007978:	ee37 7a67 	vsub.f32	s14, s14, s15
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	edd3 7a01 	vldr	s15, [r3, #4]
 8007982:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	edc3 7a01 	vstr	s15, [r3, #4]

    /*
     * 6. Wrap Output
     * Ensure the internal state stays within -180 to 180
     */
    while (k->angle > 180.0f)  k->angle -= 360.0f;
 800798c:	e009      	b.n	80079a2 <Kalman_Update+0xd2>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	edd3 7a00 	vldr	s15, [r3]
 8007994:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80079f8 <Kalman_Update+0x128>
 8007998:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	edc3 7a00 	vstr	s15, [r3]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	edd3 7a00 	vldr	s15, [r3]
 80079a8:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80079fc <Kalman_Update+0x12c>
 80079ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80079b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079b4:	dceb      	bgt.n	800798e <Kalman_Update+0xbe>
    while (k->angle < -180.0f) k->angle += 360.0f;
 80079b6:	e009      	b.n	80079cc <Kalman_Update+0xfc>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	edd3 7a00 	vldr	s15, [r3]
 80079be:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80079f8 <Kalman_Update+0x128>
 80079c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	edc3 7a00 	vstr	s15, [r3]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	edd3 7a00 	vldr	s15, [r3]
 80079d2:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8007a00 <Kalman_Update+0x130>
 80079d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80079da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079de:	d4eb      	bmi.n	80079b8 <Kalman_Update+0xe8>

    return k->angle;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	ee07 3a90 	vmov	s15, r3
}
 80079e8:	eeb0 0a67 	vmov.f32	s0, s15
 80079ec:	3714      	adds	r7, #20
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr
 80079f6:	bf00      	nop
 80079f8:	43b40000 	.word	0x43b40000
 80079fc:	43340000 	.word	0x43340000
 8007a00:	c3340000 	.word	0xc3340000

08007a04 <i2c_write>:
#define LSM303AGR_TEMPSENSOR_ENABLE         ((uint8_t) 0x80)   /*!< Temp sensor Enable */
#define LSM303AGR_TEMPSENSOR_DISABLE        ((uint8_t) 0x00)   /*!< Temp sensor Disable */



static HAL_StatusTypeDef i2c_write(I2C_HandleTypeDef* hi2c, uint8_t addr7, uint8_t reg, uint8_t val) {
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b086      	sub	sp, #24
 8007a08:	af04      	add	r7, sp, #16
 8007a0a:	6078      	str	r0, [r7, #4]
 8007a0c:	4608      	mov	r0, r1
 8007a0e:	4611      	mov	r1, r2
 8007a10:	461a      	mov	r2, r3
 8007a12:	4603      	mov	r3, r0
 8007a14:	70fb      	strb	r3, [r7, #3]
 8007a16:	460b      	mov	r3, r1
 8007a18:	70bb      	strb	r3, [r7, #2]
 8007a1a:	4613      	mov	r3, r2
 8007a1c:	707b      	strb	r3, [r7, #1]
    return HAL_I2C_Mem_Write(hi2c, addr7<<1, reg, I2C_MEMADD_SIZE_8BIT, &val, 1, I2C_TIMEOUT);
 8007a1e:	78fb      	ldrb	r3, [r7, #3]
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	005b      	lsls	r3, r3, #1
 8007a24:	b299      	uxth	r1, r3
 8007a26:	78bb      	ldrb	r3, [r7, #2]
 8007a28:	b29a      	uxth	r2, r3
 8007a2a:	2332      	movs	r3, #50	@ 0x32
 8007a2c:	9302      	str	r3, [sp, #8]
 8007a2e:	2301      	movs	r3, #1
 8007a30:	9301      	str	r3, [sp, #4]
 8007a32:	1c7b      	adds	r3, r7, #1
 8007a34:	9300      	str	r3, [sp, #0]
 8007a36:	2301      	movs	r3, #1
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f7fb fed7 	bl	80037ec <HAL_I2C_Mem_Write>
 8007a3e:	4603      	mov	r3, r0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3708      	adds	r7, #8
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <i2c_read>:
static HAL_StatusTypeDef i2c_read(I2C_HandleTypeDef* hi2c, uint8_t addr7, uint8_t reg, uint8_t* buf, uint16_t len) {
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b088      	sub	sp, #32
 8007a4c:	af04      	add	r7, sp, #16
 8007a4e:	60f8      	str	r0, [r7, #12]
 8007a50:	607b      	str	r3, [r7, #4]
 8007a52:	460b      	mov	r3, r1
 8007a54:	72fb      	strb	r3, [r7, #11]
 8007a56:	4613      	mov	r3, r2
 8007a58:	72bb      	strb	r3, [r7, #10]
    return HAL_I2C_Mem_Read(hi2c, addr7<<1, reg, I2C_MEMADD_SIZE_8BIT, buf, len, I2C_TIMEOUT);
 8007a5a:	7afb      	ldrb	r3, [r7, #11]
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	005b      	lsls	r3, r3, #1
 8007a60:	b299      	uxth	r1, r3
 8007a62:	7abb      	ldrb	r3, [r7, #10]
 8007a64:	b29a      	uxth	r2, r3
 8007a66:	2332      	movs	r3, #50	@ 0x32
 8007a68:	9302      	str	r3, [sp, #8]
 8007a6a:	8b3b      	ldrh	r3, [r7, #24]
 8007a6c:	9301      	str	r3, [sp, #4]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	9300      	str	r3, [sp, #0]
 8007a72:	2301      	movs	r3, #1
 8007a74:	68f8      	ldr	r0, [r7, #12]
 8007a76:	f7fb ffb3 	bl	80039e0 <HAL_I2C_Mem_Read>
 8007a7a:	4603      	mov	r3, r0
}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	3710      	adds	r7, #16
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}

08007a84 <rd8>:
static uint8_t rd8(I2C_HandleTypeDef* hi2c, uint8_t a, uint8_t r) {
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b086      	sub	sp, #24
 8007a88:	af02      	add	r7, sp, #8
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	460b      	mov	r3, r1
 8007a8e:	70fb      	strb	r3, [r7, #3]
 8007a90:	4613      	mov	r3, r2
 8007a92:	70bb      	strb	r3, [r7, #2]
    uint8_t v=0; i2c_read(hi2c,a,r,&v,1); return v;
 8007a94:	2300      	movs	r3, #0
 8007a96:	73fb      	strb	r3, [r7, #15]
 8007a98:	f107 030f 	add.w	r3, r7, #15
 8007a9c:	78ba      	ldrb	r2, [r7, #2]
 8007a9e:	78f9      	ldrb	r1, [r7, #3]
 8007aa0:	2001      	movs	r0, #1
 8007aa2:	9000      	str	r0, [sp, #0]
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f7ff ffcf 	bl	8007a48 <i2c_read>
 8007aaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3710      	adds	r7, #16
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}

08007ab4 <probe_variant>:

// Try reading both maps to decide variant
static LSM303_Variant probe_variant(LSM303* dev) {
 8007ab4:	b5b0      	push	{r4, r5, r7, lr}
 8007ab6:	b088      	sub	sp, #32
 8007ab8:	af04      	add	r7, sp, #16
 8007aba:	6078      	str	r0, [r7, #4]
    // First, accel WHO_AM_I (both should be 0x33)
    uint8_t who_a = rd8(dev->hi2c, dev->addr_acc, DLHC_WHO_AM_I_A);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6818      	ldr	r0, [r3, #0]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	791b      	ldrb	r3, [r3, #4]
 8007ac4:	220f      	movs	r2, #15
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	f7ff ffdc 	bl	8007a84 <rd8>
 8007acc:	4603      	mov	r3, r0
 8007ace:	73fb      	strb	r3, [r7, #15]
    printf("LSM303: accel WHO_AM_I = 0x%02X\r\n", who_a);
 8007ad0:	7bfb      	ldrb	r3, [r7, #15]
 8007ad2:	4619      	mov	r1, r3
 8007ad4:	482c      	ldr	r0, [pc, #176]	@ (8007b88 <probe_variant+0xd4>)
 8007ad6:	f000 fee7 	bl	80088a8 <iprintf>
    if (who_a != 0x33) return LSM303_UNKNOWN;
 8007ada:	7bfb      	ldrb	r3, [r7, #15]
 8007adc:	2b33      	cmp	r3, #51	@ 0x33
 8007ade:	d001      	beq.n	8007ae4 <probe_variant+0x30>
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	e04c      	b.n	8007b7e <probe_variant+0xca>

    // Try AGR magnetometer WHO_AM_I (0x4F -> 0x40)
    uint8_t who_m = rd8(dev->hi2c, dev->addr_mag, AGR_WHO_AM_I_M);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6818      	ldr	r0, [r3, #0]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	795b      	ldrb	r3, [r3, #5]
 8007aec:	224f      	movs	r2, #79	@ 0x4f
 8007aee:	4619      	mov	r1, r3
 8007af0:	f7ff ffc8 	bl	8007a84 <rd8>
 8007af4:	4603      	mov	r3, r0
 8007af6:	73bb      	strb	r3, [r7, #14]
    printf("LSM303: mag WHO_AM_I probe = 0x%02X\r\n", who_m);
 8007af8:	7bbb      	ldrb	r3, [r7, #14]
 8007afa:	4619      	mov	r1, r3
 8007afc:	4823      	ldr	r0, [pc, #140]	@ (8007b8c <probe_variant+0xd8>)
 8007afe:	f000 fed3 	bl	80088a8 <iprintf>
    if (who_m == 0x40) return LSM303_AGR;
 8007b02:	7bbb      	ldrb	r3, [r7, #14]
 8007b04:	2b40      	cmp	r3, #64	@ 0x40
 8007b06:	d101      	bne.n	8007b0c <probe_variant+0x58>
 8007b08:	2302      	movs	r3, #2
 8007b0a:	e038      	b.n	8007b7e <probe_variant+0xca>

    // DLHC does not have WHO_AM_I_M; read ID A/B/C at 0x0A..0x0C -> 'H','4','3'
    uint8_t ida = rd8(dev->hi2c, dev->addr_mag, 0x0A);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6818      	ldr	r0, [r3, #0]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	795b      	ldrb	r3, [r3, #5]
 8007b14:	220a      	movs	r2, #10
 8007b16:	4619      	mov	r1, r3
 8007b18:	f7ff ffb4 	bl	8007a84 <rd8>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	737b      	strb	r3, [r7, #13]
    uint8_t idb = rd8(dev->hi2c, dev->addr_mag, 0x0B);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6818      	ldr	r0, [r3, #0]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	795b      	ldrb	r3, [r3, #5]
 8007b28:	220b      	movs	r2, #11
 8007b2a:	4619      	mov	r1, r3
 8007b2c:	f7ff ffaa 	bl	8007a84 <rd8>
 8007b30:	4603      	mov	r3, r0
 8007b32:	733b      	strb	r3, [r7, #12]
    uint8_t idc = rd8(dev->hi2c, dev->addr_mag, 0x0C);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6818      	ldr	r0, [r3, #0]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	795b      	ldrb	r3, [r3, #5]
 8007b3c:	220c      	movs	r2, #12
 8007b3e:	4619      	mov	r1, r3
 8007b40:	f7ff ffa0 	bl	8007a84 <rd8>
 8007b44:	4603      	mov	r3, r0
 8007b46:	72fb      	strb	r3, [r7, #11]
    printf("LSM303: mag ID bytes = 0x%02X 0x%02X 0x%02X ('%c' '%c' '%c')\r\n", ida, idb, idc, ida, idb, idc);
 8007b48:	7b78      	ldrb	r0, [r7, #13]
 8007b4a:	7b3c      	ldrb	r4, [r7, #12]
 8007b4c:	7afd      	ldrb	r5, [r7, #11]
 8007b4e:	7b7b      	ldrb	r3, [r7, #13]
 8007b50:	7b3a      	ldrb	r2, [r7, #12]
 8007b52:	7af9      	ldrb	r1, [r7, #11]
 8007b54:	9102      	str	r1, [sp, #8]
 8007b56:	9201      	str	r2, [sp, #4]
 8007b58:	9300      	str	r3, [sp, #0]
 8007b5a:	462b      	mov	r3, r5
 8007b5c:	4622      	mov	r2, r4
 8007b5e:	4601      	mov	r1, r0
 8007b60:	480b      	ldr	r0, [pc, #44]	@ (8007b90 <probe_variant+0xdc>)
 8007b62:	f000 fea1 	bl	80088a8 <iprintf>
    if (ida=='H' && idb=='4' && idc=='3') return LSM303_DLHC;
 8007b66:	7b7b      	ldrb	r3, [r7, #13]
 8007b68:	2b48      	cmp	r3, #72	@ 0x48
 8007b6a:	d107      	bne.n	8007b7c <probe_variant+0xc8>
 8007b6c:	7b3b      	ldrb	r3, [r7, #12]
 8007b6e:	2b34      	cmp	r3, #52	@ 0x34
 8007b70:	d104      	bne.n	8007b7c <probe_variant+0xc8>
 8007b72:	7afb      	ldrb	r3, [r7, #11]
 8007b74:	2b33      	cmp	r3, #51	@ 0x33
 8007b76:	d101      	bne.n	8007b7c <probe_variant+0xc8>
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e000      	b.n	8007b7e <probe_variant+0xca>

    return LSM303_UNKNOWN;
 8007b7c:	2300      	movs	r3, #0
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3710      	adds	r7, #16
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bdb0      	pop	{r4, r5, r7, pc}
 8007b86:	bf00      	nop
 8007b88:	0800b91c 	.word	0x0800b91c
 8007b8c:	0800b940 	.word	0x0800b940
 8007b90:	0800b968 	.word	0x0800b968

08007b94 <LSM303_Init>:

bool LSM303_Init(LSM303* dev, I2C_HandleTypeDef* hi2c, LSM303_AccelScale scale) {
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b086      	sub	sp, #24
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	60f8      	str	r0, [r7, #12]
 8007b9c:	60b9      	str	r1, [r7, #8]
 8007b9e:	4613      	mov	r3, r2
 8007ba0:	71fb      	strb	r3, [r7, #7]
    dev->hi2c = hi2c;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	68ba      	ldr	r2, [r7, #8]
 8007ba6:	601a      	str	r2, [r3, #0]
    dev->addr_acc = 0x19; // SA0=1 default on many boards
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2219      	movs	r2, #25
 8007bac:	711a      	strb	r2, [r3, #4]
    dev->addr_mag = 0x1E; // default
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	221e      	movs	r2, #30
 8007bb2:	715a      	strb	r2, [r3, #5]
    dev->variant  = LSM303_UNKNOWN;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	719a      	strb	r2, [r3, #6]

    // --- Accel: 100 Hz ODR, all axes enable, normal mode ---
    // CTRL1_A: ODR=100Hz(0b0101<<4), Xen=Yen=Zen=1 => 0x57
    if (i2c_write(hi2c, dev->addr_acc, DLHC_CTRL1_A, 0x57) != HAL_OK) return false;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	7919      	ldrb	r1, [r3, #4]
 8007bbe:	2357      	movs	r3, #87	@ 0x57
 8007bc0:	2220      	movs	r2, #32
 8007bc2:	68b8      	ldr	r0, [r7, #8]
 8007bc4:	f7ff ff1e 	bl	8007a04 <i2c_write>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d001      	beq.n	8007bd2 <LSM303_Init+0x3e>
 8007bce:	2300      	movs	r3, #0
 8007bd0:	e08c      	b.n	8007cec <LSM303_Init+0x158>

    // --- Accel scale and resolution ---
    // CTRL4_A: BDU=1 (bit 7), HR=1 (bit 3, AGR only), FS (bits 5-4)
    uint8_t ctrl4_val = 0x88; // BDU=1, HR=1
 8007bd2:	2388      	movs	r3, #136	@ 0x88
 8007bd4:	75fb      	strb	r3, [r7, #23]
    float lsb_per_g;
    switch(scale) {
 8007bd6:	79fb      	ldrb	r3, [r7, #7]
 8007bd8:	2b03      	cmp	r3, #3
 8007bda:	d826      	bhi.n	8007c2a <LSM303_Init+0x96>
 8007bdc:	a201      	add	r2, pc, #4	@ (adr r2, 8007be4 <LSM303_Init+0x50>)
 8007bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007be2:	bf00      	nop
 8007be4:	08007bf5 	.word	0x08007bf5
 8007be8:	08007bfd 	.word	0x08007bfd
 8007bec:	08007c0d 	.word	0x08007c0d
 8007bf0:	08007c1d 	.word	0x08007c1d
        case LSM303_ACCEL_SCALE_2G:  ctrl4_val |= (0b00 << 4); lsb_per_g = 16384.0f; break;
 8007bf4:	f04f 438d 	mov.w	r3, #1182793728	@ 0x46800000
 8007bf8:	613b      	str	r3, [r7, #16]
 8007bfa:	e018      	b.n	8007c2e <LSM303_Init+0x9a>
        case LSM303_ACCEL_SCALE_4G:  ctrl4_val |= (0b01 << 4); lsb_per_g = 8192.0f;  break;
 8007bfc:	7dfb      	ldrb	r3, [r7, #23]
 8007bfe:	f043 0310 	orr.w	r3, r3, #16
 8007c02:	75fb      	strb	r3, [r7, #23]
 8007c04:	f04f 438c 	mov.w	r3, #1174405120	@ 0x46000000
 8007c08:	613b      	str	r3, [r7, #16]
 8007c0a:	e010      	b.n	8007c2e <LSM303_Init+0x9a>
        case LSM303_ACCEL_SCALE_8G:  ctrl4_val |= (0b10 << 4); lsb_per_g = 4096.0f;  break;
 8007c0c:	7dfb      	ldrb	r3, [r7, #23]
 8007c0e:	f043 0320 	orr.w	r3, r3, #32
 8007c12:	75fb      	strb	r3, [r7, #23]
 8007c14:	f04f 438b 	mov.w	r3, #1166016512	@ 0x45800000
 8007c18:	613b      	str	r3, [r7, #16]
 8007c1a:	e008      	b.n	8007c2e <LSM303_Init+0x9a>
        case LSM303_ACCEL_SCALE_16G: ctrl4_val |= (0b11 << 4); lsb_per_g = 1365.0f;  break; // approx
 8007c1c:	7dfb      	ldrb	r3, [r7, #23]
 8007c1e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8007c22:	75fb      	strb	r3, [r7, #23]
 8007c24:	4b33      	ldr	r3, [pc, #204]	@ (8007cf4 <LSM303_Init+0x160>)
 8007c26:	613b      	str	r3, [r7, #16]
 8007c28:	e001      	b.n	8007c2e <LSM303_Init+0x9a>
        default: return false; // Invalid scale
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	e05e      	b.n	8007cec <LSM303_Init+0x158>
    }
    if (i2c_write(hi2c, dev->addr_acc, DLHC_CTRL4_A, ctrl4_val) != HAL_OK) return false;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	7919      	ldrb	r1, [r3, #4]
 8007c32:	7dfb      	ldrb	r3, [r7, #23]
 8007c34:	2223      	movs	r2, #35	@ 0x23
 8007c36:	68b8      	ldr	r0, [r7, #8]
 8007c38:	f7ff fee4 	bl	8007a04 <i2c_write>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d001      	beq.n	8007c46 <LSM303_Init+0xb2>
 8007c42:	2300      	movs	r3, #0
 8007c44:	e052      	b.n	8007cec <LSM303_Init+0x158>

    // The sensitivity depends on the mode (Normal, High-Res, Low-Power).
    // The values here are for High-Resolution mode on the AGR.
    // DLHC is slightly different but close enough for this driver.
    // The value is the number of LSBs per g. We store the inverse.
    dev->accel_g_per_lsb = 1.0f / lsb_per_g;
 8007c46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c4a:	ed97 7a04 	vldr	s14, [r7, #16]
 8007c4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	edc3 7a02 	vstr	s15, [r3, #8]

    // --- Magnetometer init: detect variant ---
    dev->variant = probe_variant(dev);
 8007c58:	68f8      	ldr	r0, [r7, #12]
 8007c5a:	f7ff ff2b 	bl	8007ab4 <probe_variant>
 8007c5e:	4603      	mov	r3, r0
 8007c60:	461a      	mov	r2, r3
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	719a      	strb	r2, [r3, #6]
    if (dev->variant == LSM303_UNKNOWN) return false;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	799b      	ldrb	r3, [r3, #6]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d101      	bne.n	8007c72 <LSM303_Init+0xde>
 8007c6e:	2300      	movs	r3, #0
 8007c70:	e03c      	b.n	8007cec <LSM303_Init+0x158>

    if (dev->variant == LSM303_DLHC) {
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	799b      	ldrb	r3, [r3, #6]
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	d118      	bne.n	8007cac <LSM303_Init+0x118>
        // CRA_REG_M: Data rate 75 Hz (0b110 << 2) -> 0x18
        i2c_write(hi2c, dev->addr_mag, DLHC_CRA_M, 0x18);
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	7959      	ldrb	r1, [r3, #5]
 8007c7e:	2318      	movs	r3, #24
 8007c80:	2200      	movs	r2, #0
 8007c82:	68b8      	ldr	r0, [r7, #8]
 8007c84:	f7ff febe 	bl	8007a04 <i2c_write>
        // CRB_REG_M: Gain 1.3 gauss (0x20), well scale later
        i2c_write(hi2c, dev->addr_mag, DLHC_CRB_M, 0x20);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	7959      	ldrb	r1, [r3, #5]
 8007c8c:	2320      	movs	r3, #32
 8007c8e:	2201      	movs	r2, #1
 8007c90:	68b8      	ldr	r0, [r7, #8]
 8007c92:	f7ff feb7 	bl	8007a04 <i2c_write>
        // MR_REG_M: Continuous-conversion mode (0x00)
        i2c_write(hi2c, dev->addr_mag, DLHC_MR_M,  0x00);
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	7959      	ldrb	r1, [r3, #5]
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	2202      	movs	r2, #2
 8007c9e:	68b8      	ldr	r0, [r7, #8]
 8007ca0:	f7ff feb0 	bl	8007a04 <i2c_write>
        // Scale: datasheet ~1100 LSB/gauss on X/Y at 1.3g range; use 1/1100 as a starting point
        dev->mag_gauss_per_lsb = 1.0f / 1100.0f;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	4a14      	ldr	r2, [pc, #80]	@ (8007cf8 <LSM303_Init+0x164>)
 8007ca8:	60da      	str	r2, [r3, #12]
 8007caa:	e01e      	b.n	8007cea <LSM303_Init+0x156>

    } else { // LSM303_AGR
        // CFG_REG_A_M: Temperature comp=1, ODR=100Hz (0b100 << 2), LPF=1 => 0b1 100 1 00 = 0x9C
        i2c_write(hi2c, dev->addr_mag, AGR_CFG_A_M, 0x9C);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	7959      	ldrb	r1, [r3, #5]
 8007cb0:	239c      	movs	r3, #156	@ 0x9c
 8007cb2:	2260      	movs	r2, #96	@ 0x60
 8007cb4:	68b8      	ldr	r0, [r7, #8]
 8007cb6:	f7ff fea5 	bl	8007a04 <i2c_write>
        // CFG_REG_B_M: OFF_CANC=1 (offset cancel), LPF=1 (already set), set range 50 gauss fixed on AGR
        i2c_write(hi2c, dev->addr_mag, AGR_CFG_B_M, 0x01);
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	7959      	ldrb	r1, [r3, #5]
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	2261      	movs	r2, #97	@ 0x61
 8007cc2:	68b8      	ldr	r0, [r7, #8]
 8007cc4:	f7ff fe9e 	bl	8007a04 <i2c_write>
        // CFG_REG_C_M: Continuous-conversion MD=00
        i2c_write(hi2c, dev->addr_mag, AGR_CFG_C_M, 0x00);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	7959      	ldrb	r1, [r3, #5]
 8007ccc:	2300      	movs	r3, #0
 8007cce:	2262      	movs	r2, #98	@ 0x62
 8007cd0:	68b8      	ldr	r0, [r7, #8]
 8007cd2:	f7ff fe97 	bl	8007a04 <i2c_write>
        // enable temp sensor
        i2c_write(hi2c, dev->addr_acc, AGR_TEMP_CFG_A, LSM303AGR_TEMPSENSOR_ENABLE);
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	7919      	ldrb	r1, [r3, #4]
 8007cda:	2380      	movs	r3, #128	@ 0x80
 8007cdc:	221f      	movs	r2, #31
 8007cde:	68b8      	ldr	r0, [r7, #8]
 8007ce0:	f7ff fe90 	bl	8007a04 <i2c_write>
        dev->mag_gauss_per_lsb = 0.0015f;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	4a05      	ldr	r2, [pc, #20]	@ (8007cfc <LSM303_Init+0x168>)
 8007ce8:	60da      	str	r2, [r3, #12]
    }
    return true;
 8007cea:	2301      	movs	r3, #1
}
 8007cec:	4618      	mov	r0, r3
 8007cee:	3718      	adds	r7, #24
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bd80      	pop	{r7, pc}
 8007cf4:	44aaa000 	.word	0x44aaa000
 8007cf8:	3a6e500f 	.word	0x3a6e500f
 8007cfc:	3ac49ba6 	.word	0x3ac49ba6

08007d00 <LSM303_ReadAccel>:

bool LSM303_ReadAccel(LSM303* dev, LSM303_Raw* out) {
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b086      	sub	sp, #24
 8007d04:	af02      	add	r7, sp, #8
 8007d06:	6078      	str	r0, [r7, #4]
 8007d08:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];
    // auto-increment bit 0x80
    if (HAL_OK != i2c_read(dev->hi2c, dev->addr_acc, DLHC_OUT_X_L_A | 0x80, buf, 6)) return false;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6818      	ldr	r0, [r3, #0]
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	7919      	ldrb	r1, [r3, #4]
 8007d12:	f107 0308 	add.w	r3, r7, #8
 8007d16:	2206      	movs	r2, #6
 8007d18:	9200      	str	r2, [sp, #0]
 8007d1a:	22a8      	movs	r2, #168	@ 0xa8
 8007d1c:	f7ff fe94 	bl	8007a48 <i2c_read>
 8007d20:	4603      	mov	r3, r0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d001      	beq.n	8007d2a <LSM303_ReadAccel+0x2a>
 8007d26:	2300      	movs	r3, #0
 8007d28:	e01e      	b.n	8007d68 <LSM303_ReadAccel+0x68>
    // Data are Little Endian: XL, XH, YL, YH, ZL, ZH
    out->ax = (int16_t)((buf[1]<<8)|buf[0]);
 8007d2a:	7a7b      	ldrb	r3, [r7, #9]
 8007d2c:	b21b      	sxth	r3, r3
 8007d2e:	021b      	lsls	r3, r3, #8
 8007d30:	b21a      	sxth	r2, r3
 8007d32:	7a3b      	ldrb	r3, [r7, #8]
 8007d34:	b21b      	sxth	r3, r3
 8007d36:	4313      	orrs	r3, r2
 8007d38:	b21a      	sxth	r2, r3
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	801a      	strh	r2, [r3, #0]
    out->ay = (int16_t)((buf[3]<<8)|buf[2]);
 8007d3e:	7afb      	ldrb	r3, [r7, #11]
 8007d40:	b21b      	sxth	r3, r3
 8007d42:	021b      	lsls	r3, r3, #8
 8007d44:	b21a      	sxth	r2, r3
 8007d46:	7abb      	ldrb	r3, [r7, #10]
 8007d48:	b21b      	sxth	r3, r3
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	b21a      	sxth	r2, r3
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	805a      	strh	r2, [r3, #2]
    out->az = (int16_t)((buf[5]<<8)|buf[4]);
 8007d52:	7b7b      	ldrb	r3, [r7, #13]
 8007d54:	b21b      	sxth	r3, r3
 8007d56:	021b      	lsls	r3, r3, #8
 8007d58:	b21a      	sxth	r2, r3
 8007d5a:	7b3b      	ldrb	r3, [r7, #12]
 8007d5c:	b21b      	sxth	r3, r3
 8007d5e:	4313      	orrs	r3, r2
 8007d60:	b21a      	sxth	r2, r3
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	809a      	strh	r2, [r3, #4]
    return true;
 8007d66:	2301      	movs	r3, #1
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3710      	adds	r7, #16
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}

08007d70 <LSM303_ReadMag>:

bool LSM303_ReadMag(LSM303* dev, LSM303_Raw* out) {
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b08a      	sub	sp, #40	@ 0x28
 8007d74:	af02      	add	r7, sp, #8
 8007d76:	6078      	str	r0, [r7, #4]
 8007d78:	6039      	str	r1, [r7, #0]
    uint8_t b[6];

    if (dev->variant == LSM303_DLHC) {
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	799b      	ldrb	r3, [r3, #6]
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	d132      	bne.n	8007de8 <LSM303_ReadMag+0x78>
        // Order is X, Z, Y and each is big-endian H,L !
        uint8_t raw[6];
        if (HAL_OK != i2c_read(dev->hi2c, dev->addr_mag, DLHC_OUT_X_H_M, raw, 6)) return false;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6818      	ldr	r0, [r3, #0]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	7959      	ldrb	r1, [r3, #5]
 8007d8a:	f107 030c 	add.w	r3, r7, #12
 8007d8e:	2206      	movs	r2, #6
 8007d90:	9200      	str	r2, [sp, #0]
 8007d92:	2203      	movs	r2, #3
 8007d94:	f7ff fe58 	bl	8007a48 <i2c_read>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d001      	beq.n	8007da2 <LSM303_ReadMag+0x32>
 8007d9e:	2300      	movs	r3, #0
 8007da0:	e067      	b.n	8007e72 <LSM303_ReadMag+0x102>
        int16_t x = (int16_t)((raw[0]<<8)|raw[1]);
 8007da2:	7b3b      	ldrb	r3, [r7, #12]
 8007da4:	b21b      	sxth	r3, r3
 8007da6:	021b      	lsls	r3, r3, #8
 8007da8:	b21a      	sxth	r2, r3
 8007daa:	7b7b      	ldrb	r3, [r7, #13]
 8007dac:	b21b      	sxth	r3, r3
 8007dae:	4313      	orrs	r3, r2
 8007db0:	83fb      	strh	r3, [r7, #30]
        int16_t z = (int16_t)((raw[2]<<8)|raw[3]);
 8007db2:	7bbb      	ldrb	r3, [r7, #14]
 8007db4:	b21b      	sxth	r3, r3
 8007db6:	021b      	lsls	r3, r3, #8
 8007db8:	b21a      	sxth	r2, r3
 8007dba:	7bfb      	ldrb	r3, [r7, #15]
 8007dbc:	b21b      	sxth	r3, r3
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	83bb      	strh	r3, [r7, #28]
        int16_t y = (int16_t)((raw[4]<<8)|raw[5]);
 8007dc2:	7c3b      	ldrb	r3, [r7, #16]
 8007dc4:	b21b      	sxth	r3, r3
 8007dc6:	021b      	lsls	r3, r3, #8
 8007dc8:	b21a      	sxth	r2, r3
 8007dca:	7c7b      	ldrb	r3, [r7, #17]
 8007dcc:	b21b      	sxth	r3, r3
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	837b      	strh	r3, [r7, #26]
        out->mx = x; out->my = y; out->mz = z;
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	8bfa      	ldrh	r2, [r7, #30]
 8007dd6:	80da      	strh	r2, [r3, #6]
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	8b7a      	ldrh	r2, [r7, #26]
 8007ddc:	811a      	strh	r2, [r3, #8]
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	8bba      	ldrh	r2, [r7, #28]
 8007de2:	815a      	strh	r2, [r3, #10]
        return true;
 8007de4:	2301      	movs	r3, #1
 8007de6:	e044      	b.n	8007e72 <LSM303_ReadMag+0x102>
    } else if (dev->variant == LSM303_AGR) {
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	799b      	ldrb	r3, [r3, #6]
 8007dec:	2b02      	cmp	r3, #2
 8007dee:	d13f      	bne.n	8007e70 <LSM303_ReadMag+0x100>
        if (HAL_OK != i2c_read(dev->hi2c, dev->addr_mag, AGR_STATUS_M, b, 1)) return false;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6818      	ldr	r0, [r3, #0]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	7959      	ldrb	r1, [r3, #5]
 8007df8:	f107 0314 	add.w	r3, r7, #20
 8007dfc:	2201      	movs	r2, #1
 8007dfe:	9200      	str	r2, [sp, #0]
 8007e00:	2267      	movs	r2, #103	@ 0x67
 8007e02:	f7ff fe21 	bl	8007a48 <i2c_read>
 8007e06:	4603      	mov	r3, r0
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d001      	beq.n	8007e10 <LSM303_ReadMag+0xa0>
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	e030      	b.n	8007e72 <LSM303_ReadMag+0x102>
        if (!(b[0] & 0x08)) { /* new XYZ? optional check */ }
        if (HAL_OK != i2c_read(dev->hi2c, dev->addr_mag, AGR_OUTX_L_M, b, 6)) return false;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6818      	ldr	r0, [r3, #0]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	7959      	ldrb	r1, [r3, #5]
 8007e18:	f107 0314 	add.w	r3, r7, #20
 8007e1c:	2206      	movs	r2, #6
 8007e1e:	9200      	str	r2, [sp, #0]
 8007e20:	2268      	movs	r2, #104	@ 0x68
 8007e22:	f7ff fe11 	bl	8007a48 <i2c_read>
 8007e26:	4603      	mov	r3, r0
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d001      	beq.n	8007e30 <LSM303_ReadMag+0xc0>
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	e020      	b.n	8007e72 <LSM303_ReadMag+0x102>
        // AGR is little-endian L,H and axis order X,Y,Z
        out->mx = (int16_t)((b[1]<<8)|b[0]);
 8007e30:	7d7b      	ldrb	r3, [r7, #21]
 8007e32:	b21b      	sxth	r3, r3
 8007e34:	021b      	lsls	r3, r3, #8
 8007e36:	b21a      	sxth	r2, r3
 8007e38:	7d3b      	ldrb	r3, [r7, #20]
 8007e3a:	b21b      	sxth	r3, r3
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	b21a      	sxth	r2, r3
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	80da      	strh	r2, [r3, #6]
        out->my = (int16_t)((b[3]<<8)|b[2]);
 8007e44:	7dfb      	ldrb	r3, [r7, #23]
 8007e46:	b21b      	sxth	r3, r3
 8007e48:	021b      	lsls	r3, r3, #8
 8007e4a:	b21a      	sxth	r2, r3
 8007e4c:	7dbb      	ldrb	r3, [r7, #22]
 8007e4e:	b21b      	sxth	r3, r3
 8007e50:	4313      	orrs	r3, r2
 8007e52:	b21a      	sxth	r2, r3
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	811a      	strh	r2, [r3, #8]
        out->mz = (int16_t)((b[5]<<8)|b[4]);
 8007e58:	7e7b      	ldrb	r3, [r7, #25]
 8007e5a:	b21b      	sxth	r3, r3
 8007e5c:	021b      	lsls	r3, r3, #8
 8007e5e:	b21a      	sxth	r2, r3
 8007e60:	7e3b      	ldrb	r3, [r7, #24]
 8007e62:	b21b      	sxth	r3, r3
 8007e64:	4313      	orrs	r3, r2
 8007e66:	b21a      	sxth	r2, r3
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	815a      	strh	r2, [r3, #10]
        return true;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	e000      	b.n	8007e72 <LSM303_ReadMag+0x102>
    }
    return false;
 8007e70:	2300      	movs	r3, #0
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3720      	adds	r7, #32
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}

08007e7a <__cvt>:
 8007e7a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e7e:	ec57 6b10 	vmov	r6, r7, d0
 8007e82:	2f00      	cmp	r7, #0
 8007e84:	460c      	mov	r4, r1
 8007e86:	4619      	mov	r1, r3
 8007e88:	463b      	mov	r3, r7
 8007e8a:	bfbb      	ittet	lt
 8007e8c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007e90:	461f      	movlt	r7, r3
 8007e92:	2300      	movge	r3, #0
 8007e94:	232d      	movlt	r3, #45	@ 0x2d
 8007e96:	700b      	strb	r3, [r1, #0]
 8007e98:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e9a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007e9e:	4691      	mov	r9, r2
 8007ea0:	f023 0820 	bic.w	r8, r3, #32
 8007ea4:	bfbc      	itt	lt
 8007ea6:	4632      	movlt	r2, r6
 8007ea8:	4616      	movlt	r6, r2
 8007eaa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007eae:	d005      	beq.n	8007ebc <__cvt+0x42>
 8007eb0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007eb4:	d100      	bne.n	8007eb8 <__cvt+0x3e>
 8007eb6:	3401      	adds	r4, #1
 8007eb8:	2102      	movs	r1, #2
 8007eba:	e000      	b.n	8007ebe <__cvt+0x44>
 8007ebc:	2103      	movs	r1, #3
 8007ebe:	ab03      	add	r3, sp, #12
 8007ec0:	9301      	str	r3, [sp, #4]
 8007ec2:	ab02      	add	r3, sp, #8
 8007ec4:	9300      	str	r3, [sp, #0]
 8007ec6:	ec47 6b10 	vmov	d0, r6, r7
 8007eca:	4653      	mov	r3, sl
 8007ecc:	4622      	mov	r2, r4
 8007ece:	f000 ff4b 	bl	8008d68 <_dtoa_r>
 8007ed2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007ed6:	4605      	mov	r5, r0
 8007ed8:	d119      	bne.n	8007f0e <__cvt+0x94>
 8007eda:	f019 0f01 	tst.w	r9, #1
 8007ede:	d00e      	beq.n	8007efe <__cvt+0x84>
 8007ee0:	eb00 0904 	add.w	r9, r0, r4
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	4630      	mov	r0, r6
 8007eea:	4639      	mov	r1, r7
 8007eec:	f7f8 fdf4 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ef0:	b108      	cbz	r0, 8007ef6 <__cvt+0x7c>
 8007ef2:	f8cd 900c 	str.w	r9, [sp, #12]
 8007ef6:	2230      	movs	r2, #48	@ 0x30
 8007ef8:	9b03      	ldr	r3, [sp, #12]
 8007efa:	454b      	cmp	r3, r9
 8007efc:	d31e      	bcc.n	8007f3c <__cvt+0xc2>
 8007efe:	9b03      	ldr	r3, [sp, #12]
 8007f00:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f02:	1b5b      	subs	r3, r3, r5
 8007f04:	4628      	mov	r0, r5
 8007f06:	6013      	str	r3, [r2, #0]
 8007f08:	b004      	add	sp, #16
 8007f0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f0e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007f12:	eb00 0904 	add.w	r9, r0, r4
 8007f16:	d1e5      	bne.n	8007ee4 <__cvt+0x6a>
 8007f18:	7803      	ldrb	r3, [r0, #0]
 8007f1a:	2b30      	cmp	r3, #48	@ 0x30
 8007f1c:	d10a      	bne.n	8007f34 <__cvt+0xba>
 8007f1e:	2200      	movs	r2, #0
 8007f20:	2300      	movs	r3, #0
 8007f22:	4630      	mov	r0, r6
 8007f24:	4639      	mov	r1, r7
 8007f26:	f7f8 fdd7 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f2a:	b918      	cbnz	r0, 8007f34 <__cvt+0xba>
 8007f2c:	f1c4 0401 	rsb	r4, r4, #1
 8007f30:	f8ca 4000 	str.w	r4, [sl]
 8007f34:	f8da 3000 	ldr.w	r3, [sl]
 8007f38:	4499      	add	r9, r3
 8007f3a:	e7d3      	b.n	8007ee4 <__cvt+0x6a>
 8007f3c:	1c59      	adds	r1, r3, #1
 8007f3e:	9103      	str	r1, [sp, #12]
 8007f40:	701a      	strb	r2, [r3, #0]
 8007f42:	e7d9      	b.n	8007ef8 <__cvt+0x7e>

08007f44 <__exponent>:
 8007f44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f46:	2900      	cmp	r1, #0
 8007f48:	bfba      	itte	lt
 8007f4a:	4249      	neglt	r1, r1
 8007f4c:	232d      	movlt	r3, #45	@ 0x2d
 8007f4e:	232b      	movge	r3, #43	@ 0x2b
 8007f50:	2909      	cmp	r1, #9
 8007f52:	7002      	strb	r2, [r0, #0]
 8007f54:	7043      	strb	r3, [r0, #1]
 8007f56:	dd29      	ble.n	8007fac <__exponent+0x68>
 8007f58:	f10d 0307 	add.w	r3, sp, #7
 8007f5c:	461d      	mov	r5, r3
 8007f5e:	270a      	movs	r7, #10
 8007f60:	461a      	mov	r2, r3
 8007f62:	fbb1 f6f7 	udiv	r6, r1, r7
 8007f66:	fb07 1416 	mls	r4, r7, r6, r1
 8007f6a:	3430      	adds	r4, #48	@ 0x30
 8007f6c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007f70:	460c      	mov	r4, r1
 8007f72:	2c63      	cmp	r4, #99	@ 0x63
 8007f74:	f103 33ff 	add.w	r3, r3, #4294967295
 8007f78:	4631      	mov	r1, r6
 8007f7a:	dcf1      	bgt.n	8007f60 <__exponent+0x1c>
 8007f7c:	3130      	adds	r1, #48	@ 0x30
 8007f7e:	1e94      	subs	r4, r2, #2
 8007f80:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007f84:	1c41      	adds	r1, r0, #1
 8007f86:	4623      	mov	r3, r4
 8007f88:	42ab      	cmp	r3, r5
 8007f8a:	d30a      	bcc.n	8007fa2 <__exponent+0x5e>
 8007f8c:	f10d 0309 	add.w	r3, sp, #9
 8007f90:	1a9b      	subs	r3, r3, r2
 8007f92:	42ac      	cmp	r4, r5
 8007f94:	bf88      	it	hi
 8007f96:	2300      	movhi	r3, #0
 8007f98:	3302      	adds	r3, #2
 8007f9a:	4403      	add	r3, r0
 8007f9c:	1a18      	subs	r0, r3, r0
 8007f9e:	b003      	add	sp, #12
 8007fa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fa2:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007fa6:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007faa:	e7ed      	b.n	8007f88 <__exponent+0x44>
 8007fac:	2330      	movs	r3, #48	@ 0x30
 8007fae:	3130      	adds	r1, #48	@ 0x30
 8007fb0:	7083      	strb	r3, [r0, #2]
 8007fb2:	70c1      	strb	r1, [r0, #3]
 8007fb4:	1d03      	adds	r3, r0, #4
 8007fb6:	e7f1      	b.n	8007f9c <__exponent+0x58>

08007fb8 <_printf_float>:
 8007fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fbc:	b08d      	sub	sp, #52	@ 0x34
 8007fbe:	460c      	mov	r4, r1
 8007fc0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007fc4:	4616      	mov	r6, r2
 8007fc6:	461f      	mov	r7, r3
 8007fc8:	4605      	mov	r5, r0
 8007fca:	f000 fdbd 	bl	8008b48 <_localeconv_r>
 8007fce:	6803      	ldr	r3, [r0, #0]
 8007fd0:	9304      	str	r3, [sp, #16]
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	f7f8 f954 	bl	8000280 <strlen>
 8007fd8:	2300      	movs	r3, #0
 8007fda:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fdc:	f8d8 3000 	ldr.w	r3, [r8]
 8007fe0:	9005      	str	r0, [sp, #20]
 8007fe2:	3307      	adds	r3, #7
 8007fe4:	f023 0307 	bic.w	r3, r3, #7
 8007fe8:	f103 0208 	add.w	r2, r3, #8
 8007fec:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007ff0:	f8d4 b000 	ldr.w	fp, [r4]
 8007ff4:	f8c8 2000 	str.w	r2, [r8]
 8007ff8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007ffc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008000:	9307      	str	r3, [sp, #28]
 8008002:	f8cd 8018 	str.w	r8, [sp, #24]
 8008006:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800800a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800800e:	4b9c      	ldr	r3, [pc, #624]	@ (8008280 <_printf_float+0x2c8>)
 8008010:	f04f 32ff 	mov.w	r2, #4294967295
 8008014:	f7f8 fd92 	bl	8000b3c <__aeabi_dcmpun>
 8008018:	bb70      	cbnz	r0, 8008078 <_printf_float+0xc0>
 800801a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800801e:	4b98      	ldr	r3, [pc, #608]	@ (8008280 <_printf_float+0x2c8>)
 8008020:	f04f 32ff 	mov.w	r2, #4294967295
 8008024:	f7f8 fd6c 	bl	8000b00 <__aeabi_dcmple>
 8008028:	bb30      	cbnz	r0, 8008078 <_printf_float+0xc0>
 800802a:	2200      	movs	r2, #0
 800802c:	2300      	movs	r3, #0
 800802e:	4640      	mov	r0, r8
 8008030:	4649      	mov	r1, r9
 8008032:	f7f8 fd5b 	bl	8000aec <__aeabi_dcmplt>
 8008036:	b110      	cbz	r0, 800803e <_printf_float+0x86>
 8008038:	232d      	movs	r3, #45	@ 0x2d
 800803a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800803e:	4a91      	ldr	r2, [pc, #580]	@ (8008284 <_printf_float+0x2cc>)
 8008040:	4b91      	ldr	r3, [pc, #580]	@ (8008288 <_printf_float+0x2d0>)
 8008042:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008046:	bf8c      	ite	hi
 8008048:	4690      	movhi	r8, r2
 800804a:	4698      	movls	r8, r3
 800804c:	2303      	movs	r3, #3
 800804e:	6123      	str	r3, [r4, #16]
 8008050:	f02b 0304 	bic.w	r3, fp, #4
 8008054:	6023      	str	r3, [r4, #0]
 8008056:	f04f 0900 	mov.w	r9, #0
 800805a:	9700      	str	r7, [sp, #0]
 800805c:	4633      	mov	r3, r6
 800805e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008060:	4621      	mov	r1, r4
 8008062:	4628      	mov	r0, r5
 8008064:	f000 f9d2 	bl	800840c <_printf_common>
 8008068:	3001      	adds	r0, #1
 800806a:	f040 808d 	bne.w	8008188 <_printf_float+0x1d0>
 800806e:	f04f 30ff 	mov.w	r0, #4294967295
 8008072:	b00d      	add	sp, #52	@ 0x34
 8008074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008078:	4642      	mov	r2, r8
 800807a:	464b      	mov	r3, r9
 800807c:	4640      	mov	r0, r8
 800807e:	4649      	mov	r1, r9
 8008080:	f7f8 fd5c 	bl	8000b3c <__aeabi_dcmpun>
 8008084:	b140      	cbz	r0, 8008098 <_printf_float+0xe0>
 8008086:	464b      	mov	r3, r9
 8008088:	2b00      	cmp	r3, #0
 800808a:	bfbc      	itt	lt
 800808c:	232d      	movlt	r3, #45	@ 0x2d
 800808e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008092:	4a7e      	ldr	r2, [pc, #504]	@ (800828c <_printf_float+0x2d4>)
 8008094:	4b7e      	ldr	r3, [pc, #504]	@ (8008290 <_printf_float+0x2d8>)
 8008096:	e7d4      	b.n	8008042 <_printf_float+0x8a>
 8008098:	6863      	ldr	r3, [r4, #4]
 800809a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800809e:	9206      	str	r2, [sp, #24]
 80080a0:	1c5a      	adds	r2, r3, #1
 80080a2:	d13b      	bne.n	800811c <_printf_float+0x164>
 80080a4:	2306      	movs	r3, #6
 80080a6:	6063      	str	r3, [r4, #4]
 80080a8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80080ac:	2300      	movs	r3, #0
 80080ae:	6022      	str	r2, [r4, #0]
 80080b0:	9303      	str	r3, [sp, #12]
 80080b2:	ab0a      	add	r3, sp, #40	@ 0x28
 80080b4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80080b8:	ab09      	add	r3, sp, #36	@ 0x24
 80080ba:	9300      	str	r3, [sp, #0]
 80080bc:	6861      	ldr	r1, [r4, #4]
 80080be:	ec49 8b10 	vmov	d0, r8, r9
 80080c2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80080c6:	4628      	mov	r0, r5
 80080c8:	f7ff fed7 	bl	8007e7a <__cvt>
 80080cc:	9b06      	ldr	r3, [sp, #24]
 80080ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80080d0:	2b47      	cmp	r3, #71	@ 0x47
 80080d2:	4680      	mov	r8, r0
 80080d4:	d129      	bne.n	800812a <_printf_float+0x172>
 80080d6:	1cc8      	adds	r0, r1, #3
 80080d8:	db02      	blt.n	80080e0 <_printf_float+0x128>
 80080da:	6863      	ldr	r3, [r4, #4]
 80080dc:	4299      	cmp	r1, r3
 80080de:	dd41      	ble.n	8008164 <_printf_float+0x1ac>
 80080e0:	f1aa 0a02 	sub.w	sl, sl, #2
 80080e4:	fa5f fa8a 	uxtb.w	sl, sl
 80080e8:	3901      	subs	r1, #1
 80080ea:	4652      	mov	r2, sl
 80080ec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80080f0:	9109      	str	r1, [sp, #36]	@ 0x24
 80080f2:	f7ff ff27 	bl	8007f44 <__exponent>
 80080f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80080f8:	1813      	adds	r3, r2, r0
 80080fa:	2a01      	cmp	r2, #1
 80080fc:	4681      	mov	r9, r0
 80080fe:	6123      	str	r3, [r4, #16]
 8008100:	dc02      	bgt.n	8008108 <_printf_float+0x150>
 8008102:	6822      	ldr	r2, [r4, #0]
 8008104:	07d2      	lsls	r2, r2, #31
 8008106:	d501      	bpl.n	800810c <_printf_float+0x154>
 8008108:	3301      	adds	r3, #1
 800810a:	6123      	str	r3, [r4, #16]
 800810c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008110:	2b00      	cmp	r3, #0
 8008112:	d0a2      	beq.n	800805a <_printf_float+0xa2>
 8008114:	232d      	movs	r3, #45	@ 0x2d
 8008116:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800811a:	e79e      	b.n	800805a <_printf_float+0xa2>
 800811c:	9a06      	ldr	r2, [sp, #24]
 800811e:	2a47      	cmp	r2, #71	@ 0x47
 8008120:	d1c2      	bne.n	80080a8 <_printf_float+0xf0>
 8008122:	2b00      	cmp	r3, #0
 8008124:	d1c0      	bne.n	80080a8 <_printf_float+0xf0>
 8008126:	2301      	movs	r3, #1
 8008128:	e7bd      	b.n	80080a6 <_printf_float+0xee>
 800812a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800812e:	d9db      	bls.n	80080e8 <_printf_float+0x130>
 8008130:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008134:	d118      	bne.n	8008168 <_printf_float+0x1b0>
 8008136:	2900      	cmp	r1, #0
 8008138:	6863      	ldr	r3, [r4, #4]
 800813a:	dd0b      	ble.n	8008154 <_printf_float+0x19c>
 800813c:	6121      	str	r1, [r4, #16]
 800813e:	b913      	cbnz	r3, 8008146 <_printf_float+0x18e>
 8008140:	6822      	ldr	r2, [r4, #0]
 8008142:	07d0      	lsls	r0, r2, #31
 8008144:	d502      	bpl.n	800814c <_printf_float+0x194>
 8008146:	3301      	adds	r3, #1
 8008148:	440b      	add	r3, r1
 800814a:	6123      	str	r3, [r4, #16]
 800814c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800814e:	f04f 0900 	mov.w	r9, #0
 8008152:	e7db      	b.n	800810c <_printf_float+0x154>
 8008154:	b913      	cbnz	r3, 800815c <_printf_float+0x1a4>
 8008156:	6822      	ldr	r2, [r4, #0]
 8008158:	07d2      	lsls	r2, r2, #31
 800815a:	d501      	bpl.n	8008160 <_printf_float+0x1a8>
 800815c:	3302      	adds	r3, #2
 800815e:	e7f4      	b.n	800814a <_printf_float+0x192>
 8008160:	2301      	movs	r3, #1
 8008162:	e7f2      	b.n	800814a <_printf_float+0x192>
 8008164:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008168:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800816a:	4299      	cmp	r1, r3
 800816c:	db05      	blt.n	800817a <_printf_float+0x1c2>
 800816e:	6823      	ldr	r3, [r4, #0]
 8008170:	6121      	str	r1, [r4, #16]
 8008172:	07d8      	lsls	r0, r3, #31
 8008174:	d5ea      	bpl.n	800814c <_printf_float+0x194>
 8008176:	1c4b      	adds	r3, r1, #1
 8008178:	e7e7      	b.n	800814a <_printf_float+0x192>
 800817a:	2900      	cmp	r1, #0
 800817c:	bfd4      	ite	le
 800817e:	f1c1 0202 	rsble	r2, r1, #2
 8008182:	2201      	movgt	r2, #1
 8008184:	4413      	add	r3, r2
 8008186:	e7e0      	b.n	800814a <_printf_float+0x192>
 8008188:	6823      	ldr	r3, [r4, #0]
 800818a:	055a      	lsls	r2, r3, #21
 800818c:	d407      	bmi.n	800819e <_printf_float+0x1e6>
 800818e:	6923      	ldr	r3, [r4, #16]
 8008190:	4642      	mov	r2, r8
 8008192:	4631      	mov	r1, r6
 8008194:	4628      	mov	r0, r5
 8008196:	47b8      	blx	r7
 8008198:	3001      	adds	r0, #1
 800819a:	d12b      	bne.n	80081f4 <_printf_float+0x23c>
 800819c:	e767      	b.n	800806e <_printf_float+0xb6>
 800819e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80081a2:	f240 80dd 	bls.w	8008360 <_printf_float+0x3a8>
 80081a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80081aa:	2200      	movs	r2, #0
 80081ac:	2300      	movs	r3, #0
 80081ae:	f7f8 fc93 	bl	8000ad8 <__aeabi_dcmpeq>
 80081b2:	2800      	cmp	r0, #0
 80081b4:	d033      	beq.n	800821e <_printf_float+0x266>
 80081b6:	4a37      	ldr	r2, [pc, #220]	@ (8008294 <_printf_float+0x2dc>)
 80081b8:	2301      	movs	r3, #1
 80081ba:	4631      	mov	r1, r6
 80081bc:	4628      	mov	r0, r5
 80081be:	47b8      	blx	r7
 80081c0:	3001      	adds	r0, #1
 80081c2:	f43f af54 	beq.w	800806e <_printf_float+0xb6>
 80081c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80081ca:	4543      	cmp	r3, r8
 80081cc:	db02      	blt.n	80081d4 <_printf_float+0x21c>
 80081ce:	6823      	ldr	r3, [r4, #0]
 80081d0:	07d8      	lsls	r0, r3, #31
 80081d2:	d50f      	bpl.n	80081f4 <_printf_float+0x23c>
 80081d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081d8:	4631      	mov	r1, r6
 80081da:	4628      	mov	r0, r5
 80081dc:	47b8      	blx	r7
 80081de:	3001      	adds	r0, #1
 80081e0:	f43f af45 	beq.w	800806e <_printf_float+0xb6>
 80081e4:	f04f 0900 	mov.w	r9, #0
 80081e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80081ec:	f104 0a1a 	add.w	sl, r4, #26
 80081f0:	45c8      	cmp	r8, r9
 80081f2:	dc09      	bgt.n	8008208 <_printf_float+0x250>
 80081f4:	6823      	ldr	r3, [r4, #0]
 80081f6:	079b      	lsls	r3, r3, #30
 80081f8:	f100 8103 	bmi.w	8008402 <_printf_float+0x44a>
 80081fc:	68e0      	ldr	r0, [r4, #12]
 80081fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008200:	4298      	cmp	r0, r3
 8008202:	bfb8      	it	lt
 8008204:	4618      	movlt	r0, r3
 8008206:	e734      	b.n	8008072 <_printf_float+0xba>
 8008208:	2301      	movs	r3, #1
 800820a:	4652      	mov	r2, sl
 800820c:	4631      	mov	r1, r6
 800820e:	4628      	mov	r0, r5
 8008210:	47b8      	blx	r7
 8008212:	3001      	adds	r0, #1
 8008214:	f43f af2b 	beq.w	800806e <_printf_float+0xb6>
 8008218:	f109 0901 	add.w	r9, r9, #1
 800821c:	e7e8      	b.n	80081f0 <_printf_float+0x238>
 800821e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008220:	2b00      	cmp	r3, #0
 8008222:	dc39      	bgt.n	8008298 <_printf_float+0x2e0>
 8008224:	4a1b      	ldr	r2, [pc, #108]	@ (8008294 <_printf_float+0x2dc>)
 8008226:	2301      	movs	r3, #1
 8008228:	4631      	mov	r1, r6
 800822a:	4628      	mov	r0, r5
 800822c:	47b8      	blx	r7
 800822e:	3001      	adds	r0, #1
 8008230:	f43f af1d 	beq.w	800806e <_printf_float+0xb6>
 8008234:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008238:	ea59 0303 	orrs.w	r3, r9, r3
 800823c:	d102      	bne.n	8008244 <_printf_float+0x28c>
 800823e:	6823      	ldr	r3, [r4, #0]
 8008240:	07d9      	lsls	r1, r3, #31
 8008242:	d5d7      	bpl.n	80081f4 <_printf_float+0x23c>
 8008244:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008248:	4631      	mov	r1, r6
 800824a:	4628      	mov	r0, r5
 800824c:	47b8      	blx	r7
 800824e:	3001      	adds	r0, #1
 8008250:	f43f af0d 	beq.w	800806e <_printf_float+0xb6>
 8008254:	f04f 0a00 	mov.w	sl, #0
 8008258:	f104 0b1a 	add.w	fp, r4, #26
 800825c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800825e:	425b      	negs	r3, r3
 8008260:	4553      	cmp	r3, sl
 8008262:	dc01      	bgt.n	8008268 <_printf_float+0x2b0>
 8008264:	464b      	mov	r3, r9
 8008266:	e793      	b.n	8008190 <_printf_float+0x1d8>
 8008268:	2301      	movs	r3, #1
 800826a:	465a      	mov	r2, fp
 800826c:	4631      	mov	r1, r6
 800826e:	4628      	mov	r0, r5
 8008270:	47b8      	blx	r7
 8008272:	3001      	adds	r0, #1
 8008274:	f43f aefb 	beq.w	800806e <_printf_float+0xb6>
 8008278:	f10a 0a01 	add.w	sl, sl, #1
 800827c:	e7ee      	b.n	800825c <_printf_float+0x2a4>
 800827e:	bf00      	nop
 8008280:	7fefffff 	.word	0x7fefffff
 8008284:	0800b9cc 	.word	0x0800b9cc
 8008288:	0800b9c8 	.word	0x0800b9c8
 800828c:	0800b9d4 	.word	0x0800b9d4
 8008290:	0800b9d0 	.word	0x0800b9d0
 8008294:	0800b9d8 	.word	0x0800b9d8
 8008298:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800829a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800829e:	4553      	cmp	r3, sl
 80082a0:	bfa8      	it	ge
 80082a2:	4653      	movge	r3, sl
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	4699      	mov	r9, r3
 80082a8:	dc36      	bgt.n	8008318 <_printf_float+0x360>
 80082aa:	f04f 0b00 	mov.w	fp, #0
 80082ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80082b2:	f104 021a 	add.w	r2, r4, #26
 80082b6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80082b8:	9306      	str	r3, [sp, #24]
 80082ba:	eba3 0309 	sub.w	r3, r3, r9
 80082be:	455b      	cmp	r3, fp
 80082c0:	dc31      	bgt.n	8008326 <_printf_float+0x36e>
 80082c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082c4:	459a      	cmp	sl, r3
 80082c6:	dc3a      	bgt.n	800833e <_printf_float+0x386>
 80082c8:	6823      	ldr	r3, [r4, #0]
 80082ca:	07da      	lsls	r2, r3, #31
 80082cc:	d437      	bmi.n	800833e <_printf_float+0x386>
 80082ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082d0:	ebaa 0903 	sub.w	r9, sl, r3
 80082d4:	9b06      	ldr	r3, [sp, #24]
 80082d6:	ebaa 0303 	sub.w	r3, sl, r3
 80082da:	4599      	cmp	r9, r3
 80082dc:	bfa8      	it	ge
 80082de:	4699      	movge	r9, r3
 80082e0:	f1b9 0f00 	cmp.w	r9, #0
 80082e4:	dc33      	bgt.n	800834e <_printf_float+0x396>
 80082e6:	f04f 0800 	mov.w	r8, #0
 80082ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80082ee:	f104 0b1a 	add.w	fp, r4, #26
 80082f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082f4:	ebaa 0303 	sub.w	r3, sl, r3
 80082f8:	eba3 0309 	sub.w	r3, r3, r9
 80082fc:	4543      	cmp	r3, r8
 80082fe:	f77f af79 	ble.w	80081f4 <_printf_float+0x23c>
 8008302:	2301      	movs	r3, #1
 8008304:	465a      	mov	r2, fp
 8008306:	4631      	mov	r1, r6
 8008308:	4628      	mov	r0, r5
 800830a:	47b8      	blx	r7
 800830c:	3001      	adds	r0, #1
 800830e:	f43f aeae 	beq.w	800806e <_printf_float+0xb6>
 8008312:	f108 0801 	add.w	r8, r8, #1
 8008316:	e7ec      	b.n	80082f2 <_printf_float+0x33a>
 8008318:	4642      	mov	r2, r8
 800831a:	4631      	mov	r1, r6
 800831c:	4628      	mov	r0, r5
 800831e:	47b8      	blx	r7
 8008320:	3001      	adds	r0, #1
 8008322:	d1c2      	bne.n	80082aa <_printf_float+0x2f2>
 8008324:	e6a3      	b.n	800806e <_printf_float+0xb6>
 8008326:	2301      	movs	r3, #1
 8008328:	4631      	mov	r1, r6
 800832a:	4628      	mov	r0, r5
 800832c:	9206      	str	r2, [sp, #24]
 800832e:	47b8      	blx	r7
 8008330:	3001      	adds	r0, #1
 8008332:	f43f ae9c 	beq.w	800806e <_printf_float+0xb6>
 8008336:	9a06      	ldr	r2, [sp, #24]
 8008338:	f10b 0b01 	add.w	fp, fp, #1
 800833c:	e7bb      	b.n	80082b6 <_printf_float+0x2fe>
 800833e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008342:	4631      	mov	r1, r6
 8008344:	4628      	mov	r0, r5
 8008346:	47b8      	blx	r7
 8008348:	3001      	adds	r0, #1
 800834a:	d1c0      	bne.n	80082ce <_printf_float+0x316>
 800834c:	e68f      	b.n	800806e <_printf_float+0xb6>
 800834e:	9a06      	ldr	r2, [sp, #24]
 8008350:	464b      	mov	r3, r9
 8008352:	4442      	add	r2, r8
 8008354:	4631      	mov	r1, r6
 8008356:	4628      	mov	r0, r5
 8008358:	47b8      	blx	r7
 800835a:	3001      	adds	r0, #1
 800835c:	d1c3      	bne.n	80082e6 <_printf_float+0x32e>
 800835e:	e686      	b.n	800806e <_printf_float+0xb6>
 8008360:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008364:	f1ba 0f01 	cmp.w	sl, #1
 8008368:	dc01      	bgt.n	800836e <_printf_float+0x3b6>
 800836a:	07db      	lsls	r3, r3, #31
 800836c:	d536      	bpl.n	80083dc <_printf_float+0x424>
 800836e:	2301      	movs	r3, #1
 8008370:	4642      	mov	r2, r8
 8008372:	4631      	mov	r1, r6
 8008374:	4628      	mov	r0, r5
 8008376:	47b8      	blx	r7
 8008378:	3001      	adds	r0, #1
 800837a:	f43f ae78 	beq.w	800806e <_printf_float+0xb6>
 800837e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008382:	4631      	mov	r1, r6
 8008384:	4628      	mov	r0, r5
 8008386:	47b8      	blx	r7
 8008388:	3001      	adds	r0, #1
 800838a:	f43f ae70 	beq.w	800806e <_printf_float+0xb6>
 800838e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008392:	2200      	movs	r2, #0
 8008394:	2300      	movs	r3, #0
 8008396:	f10a 3aff 	add.w	sl, sl, #4294967295
 800839a:	f7f8 fb9d 	bl	8000ad8 <__aeabi_dcmpeq>
 800839e:	b9c0      	cbnz	r0, 80083d2 <_printf_float+0x41a>
 80083a0:	4653      	mov	r3, sl
 80083a2:	f108 0201 	add.w	r2, r8, #1
 80083a6:	4631      	mov	r1, r6
 80083a8:	4628      	mov	r0, r5
 80083aa:	47b8      	blx	r7
 80083ac:	3001      	adds	r0, #1
 80083ae:	d10c      	bne.n	80083ca <_printf_float+0x412>
 80083b0:	e65d      	b.n	800806e <_printf_float+0xb6>
 80083b2:	2301      	movs	r3, #1
 80083b4:	465a      	mov	r2, fp
 80083b6:	4631      	mov	r1, r6
 80083b8:	4628      	mov	r0, r5
 80083ba:	47b8      	blx	r7
 80083bc:	3001      	adds	r0, #1
 80083be:	f43f ae56 	beq.w	800806e <_printf_float+0xb6>
 80083c2:	f108 0801 	add.w	r8, r8, #1
 80083c6:	45d0      	cmp	r8, sl
 80083c8:	dbf3      	blt.n	80083b2 <_printf_float+0x3fa>
 80083ca:	464b      	mov	r3, r9
 80083cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80083d0:	e6df      	b.n	8008192 <_printf_float+0x1da>
 80083d2:	f04f 0800 	mov.w	r8, #0
 80083d6:	f104 0b1a 	add.w	fp, r4, #26
 80083da:	e7f4      	b.n	80083c6 <_printf_float+0x40e>
 80083dc:	2301      	movs	r3, #1
 80083de:	4642      	mov	r2, r8
 80083e0:	e7e1      	b.n	80083a6 <_printf_float+0x3ee>
 80083e2:	2301      	movs	r3, #1
 80083e4:	464a      	mov	r2, r9
 80083e6:	4631      	mov	r1, r6
 80083e8:	4628      	mov	r0, r5
 80083ea:	47b8      	blx	r7
 80083ec:	3001      	adds	r0, #1
 80083ee:	f43f ae3e 	beq.w	800806e <_printf_float+0xb6>
 80083f2:	f108 0801 	add.w	r8, r8, #1
 80083f6:	68e3      	ldr	r3, [r4, #12]
 80083f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80083fa:	1a5b      	subs	r3, r3, r1
 80083fc:	4543      	cmp	r3, r8
 80083fe:	dcf0      	bgt.n	80083e2 <_printf_float+0x42a>
 8008400:	e6fc      	b.n	80081fc <_printf_float+0x244>
 8008402:	f04f 0800 	mov.w	r8, #0
 8008406:	f104 0919 	add.w	r9, r4, #25
 800840a:	e7f4      	b.n	80083f6 <_printf_float+0x43e>

0800840c <_printf_common>:
 800840c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008410:	4616      	mov	r6, r2
 8008412:	4698      	mov	r8, r3
 8008414:	688a      	ldr	r2, [r1, #8]
 8008416:	690b      	ldr	r3, [r1, #16]
 8008418:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800841c:	4293      	cmp	r3, r2
 800841e:	bfb8      	it	lt
 8008420:	4613      	movlt	r3, r2
 8008422:	6033      	str	r3, [r6, #0]
 8008424:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008428:	4607      	mov	r7, r0
 800842a:	460c      	mov	r4, r1
 800842c:	b10a      	cbz	r2, 8008432 <_printf_common+0x26>
 800842e:	3301      	adds	r3, #1
 8008430:	6033      	str	r3, [r6, #0]
 8008432:	6823      	ldr	r3, [r4, #0]
 8008434:	0699      	lsls	r1, r3, #26
 8008436:	bf42      	ittt	mi
 8008438:	6833      	ldrmi	r3, [r6, #0]
 800843a:	3302      	addmi	r3, #2
 800843c:	6033      	strmi	r3, [r6, #0]
 800843e:	6825      	ldr	r5, [r4, #0]
 8008440:	f015 0506 	ands.w	r5, r5, #6
 8008444:	d106      	bne.n	8008454 <_printf_common+0x48>
 8008446:	f104 0a19 	add.w	sl, r4, #25
 800844a:	68e3      	ldr	r3, [r4, #12]
 800844c:	6832      	ldr	r2, [r6, #0]
 800844e:	1a9b      	subs	r3, r3, r2
 8008450:	42ab      	cmp	r3, r5
 8008452:	dc26      	bgt.n	80084a2 <_printf_common+0x96>
 8008454:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008458:	6822      	ldr	r2, [r4, #0]
 800845a:	3b00      	subs	r3, #0
 800845c:	bf18      	it	ne
 800845e:	2301      	movne	r3, #1
 8008460:	0692      	lsls	r2, r2, #26
 8008462:	d42b      	bmi.n	80084bc <_printf_common+0xb0>
 8008464:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008468:	4641      	mov	r1, r8
 800846a:	4638      	mov	r0, r7
 800846c:	47c8      	blx	r9
 800846e:	3001      	adds	r0, #1
 8008470:	d01e      	beq.n	80084b0 <_printf_common+0xa4>
 8008472:	6823      	ldr	r3, [r4, #0]
 8008474:	6922      	ldr	r2, [r4, #16]
 8008476:	f003 0306 	and.w	r3, r3, #6
 800847a:	2b04      	cmp	r3, #4
 800847c:	bf02      	ittt	eq
 800847e:	68e5      	ldreq	r5, [r4, #12]
 8008480:	6833      	ldreq	r3, [r6, #0]
 8008482:	1aed      	subeq	r5, r5, r3
 8008484:	68a3      	ldr	r3, [r4, #8]
 8008486:	bf0c      	ite	eq
 8008488:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800848c:	2500      	movne	r5, #0
 800848e:	4293      	cmp	r3, r2
 8008490:	bfc4      	itt	gt
 8008492:	1a9b      	subgt	r3, r3, r2
 8008494:	18ed      	addgt	r5, r5, r3
 8008496:	2600      	movs	r6, #0
 8008498:	341a      	adds	r4, #26
 800849a:	42b5      	cmp	r5, r6
 800849c:	d11a      	bne.n	80084d4 <_printf_common+0xc8>
 800849e:	2000      	movs	r0, #0
 80084a0:	e008      	b.n	80084b4 <_printf_common+0xa8>
 80084a2:	2301      	movs	r3, #1
 80084a4:	4652      	mov	r2, sl
 80084a6:	4641      	mov	r1, r8
 80084a8:	4638      	mov	r0, r7
 80084aa:	47c8      	blx	r9
 80084ac:	3001      	adds	r0, #1
 80084ae:	d103      	bne.n	80084b8 <_printf_common+0xac>
 80084b0:	f04f 30ff 	mov.w	r0, #4294967295
 80084b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084b8:	3501      	adds	r5, #1
 80084ba:	e7c6      	b.n	800844a <_printf_common+0x3e>
 80084bc:	18e1      	adds	r1, r4, r3
 80084be:	1c5a      	adds	r2, r3, #1
 80084c0:	2030      	movs	r0, #48	@ 0x30
 80084c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80084c6:	4422      	add	r2, r4
 80084c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80084cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80084d0:	3302      	adds	r3, #2
 80084d2:	e7c7      	b.n	8008464 <_printf_common+0x58>
 80084d4:	2301      	movs	r3, #1
 80084d6:	4622      	mov	r2, r4
 80084d8:	4641      	mov	r1, r8
 80084da:	4638      	mov	r0, r7
 80084dc:	47c8      	blx	r9
 80084de:	3001      	adds	r0, #1
 80084e0:	d0e6      	beq.n	80084b0 <_printf_common+0xa4>
 80084e2:	3601      	adds	r6, #1
 80084e4:	e7d9      	b.n	800849a <_printf_common+0x8e>
	...

080084e8 <_printf_i>:
 80084e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80084ec:	7e0f      	ldrb	r7, [r1, #24]
 80084ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80084f0:	2f78      	cmp	r7, #120	@ 0x78
 80084f2:	4691      	mov	r9, r2
 80084f4:	4680      	mov	r8, r0
 80084f6:	460c      	mov	r4, r1
 80084f8:	469a      	mov	sl, r3
 80084fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80084fe:	d807      	bhi.n	8008510 <_printf_i+0x28>
 8008500:	2f62      	cmp	r7, #98	@ 0x62
 8008502:	d80a      	bhi.n	800851a <_printf_i+0x32>
 8008504:	2f00      	cmp	r7, #0
 8008506:	f000 80d1 	beq.w	80086ac <_printf_i+0x1c4>
 800850a:	2f58      	cmp	r7, #88	@ 0x58
 800850c:	f000 80b8 	beq.w	8008680 <_printf_i+0x198>
 8008510:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008514:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008518:	e03a      	b.n	8008590 <_printf_i+0xa8>
 800851a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800851e:	2b15      	cmp	r3, #21
 8008520:	d8f6      	bhi.n	8008510 <_printf_i+0x28>
 8008522:	a101      	add	r1, pc, #4	@ (adr r1, 8008528 <_printf_i+0x40>)
 8008524:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008528:	08008581 	.word	0x08008581
 800852c:	08008595 	.word	0x08008595
 8008530:	08008511 	.word	0x08008511
 8008534:	08008511 	.word	0x08008511
 8008538:	08008511 	.word	0x08008511
 800853c:	08008511 	.word	0x08008511
 8008540:	08008595 	.word	0x08008595
 8008544:	08008511 	.word	0x08008511
 8008548:	08008511 	.word	0x08008511
 800854c:	08008511 	.word	0x08008511
 8008550:	08008511 	.word	0x08008511
 8008554:	08008693 	.word	0x08008693
 8008558:	080085bf 	.word	0x080085bf
 800855c:	0800864d 	.word	0x0800864d
 8008560:	08008511 	.word	0x08008511
 8008564:	08008511 	.word	0x08008511
 8008568:	080086b5 	.word	0x080086b5
 800856c:	08008511 	.word	0x08008511
 8008570:	080085bf 	.word	0x080085bf
 8008574:	08008511 	.word	0x08008511
 8008578:	08008511 	.word	0x08008511
 800857c:	08008655 	.word	0x08008655
 8008580:	6833      	ldr	r3, [r6, #0]
 8008582:	1d1a      	adds	r2, r3, #4
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	6032      	str	r2, [r6, #0]
 8008588:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800858c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008590:	2301      	movs	r3, #1
 8008592:	e09c      	b.n	80086ce <_printf_i+0x1e6>
 8008594:	6833      	ldr	r3, [r6, #0]
 8008596:	6820      	ldr	r0, [r4, #0]
 8008598:	1d19      	adds	r1, r3, #4
 800859a:	6031      	str	r1, [r6, #0]
 800859c:	0606      	lsls	r6, r0, #24
 800859e:	d501      	bpl.n	80085a4 <_printf_i+0xbc>
 80085a0:	681d      	ldr	r5, [r3, #0]
 80085a2:	e003      	b.n	80085ac <_printf_i+0xc4>
 80085a4:	0645      	lsls	r5, r0, #25
 80085a6:	d5fb      	bpl.n	80085a0 <_printf_i+0xb8>
 80085a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80085ac:	2d00      	cmp	r5, #0
 80085ae:	da03      	bge.n	80085b8 <_printf_i+0xd0>
 80085b0:	232d      	movs	r3, #45	@ 0x2d
 80085b2:	426d      	negs	r5, r5
 80085b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80085b8:	4858      	ldr	r0, [pc, #352]	@ (800871c <_printf_i+0x234>)
 80085ba:	230a      	movs	r3, #10
 80085bc:	e011      	b.n	80085e2 <_printf_i+0xfa>
 80085be:	6821      	ldr	r1, [r4, #0]
 80085c0:	6833      	ldr	r3, [r6, #0]
 80085c2:	0608      	lsls	r0, r1, #24
 80085c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80085c8:	d402      	bmi.n	80085d0 <_printf_i+0xe8>
 80085ca:	0649      	lsls	r1, r1, #25
 80085cc:	bf48      	it	mi
 80085ce:	b2ad      	uxthmi	r5, r5
 80085d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80085d2:	4852      	ldr	r0, [pc, #328]	@ (800871c <_printf_i+0x234>)
 80085d4:	6033      	str	r3, [r6, #0]
 80085d6:	bf14      	ite	ne
 80085d8:	230a      	movne	r3, #10
 80085da:	2308      	moveq	r3, #8
 80085dc:	2100      	movs	r1, #0
 80085de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80085e2:	6866      	ldr	r6, [r4, #4]
 80085e4:	60a6      	str	r6, [r4, #8]
 80085e6:	2e00      	cmp	r6, #0
 80085e8:	db05      	blt.n	80085f6 <_printf_i+0x10e>
 80085ea:	6821      	ldr	r1, [r4, #0]
 80085ec:	432e      	orrs	r6, r5
 80085ee:	f021 0104 	bic.w	r1, r1, #4
 80085f2:	6021      	str	r1, [r4, #0]
 80085f4:	d04b      	beq.n	800868e <_printf_i+0x1a6>
 80085f6:	4616      	mov	r6, r2
 80085f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80085fc:	fb03 5711 	mls	r7, r3, r1, r5
 8008600:	5dc7      	ldrb	r7, [r0, r7]
 8008602:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008606:	462f      	mov	r7, r5
 8008608:	42bb      	cmp	r3, r7
 800860a:	460d      	mov	r5, r1
 800860c:	d9f4      	bls.n	80085f8 <_printf_i+0x110>
 800860e:	2b08      	cmp	r3, #8
 8008610:	d10b      	bne.n	800862a <_printf_i+0x142>
 8008612:	6823      	ldr	r3, [r4, #0]
 8008614:	07df      	lsls	r7, r3, #31
 8008616:	d508      	bpl.n	800862a <_printf_i+0x142>
 8008618:	6923      	ldr	r3, [r4, #16]
 800861a:	6861      	ldr	r1, [r4, #4]
 800861c:	4299      	cmp	r1, r3
 800861e:	bfde      	ittt	le
 8008620:	2330      	movle	r3, #48	@ 0x30
 8008622:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008626:	f106 36ff 	addle.w	r6, r6, #4294967295
 800862a:	1b92      	subs	r2, r2, r6
 800862c:	6122      	str	r2, [r4, #16]
 800862e:	f8cd a000 	str.w	sl, [sp]
 8008632:	464b      	mov	r3, r9
 8008634:	aa03      	add	r2, sp, #12
 8008636:	4621      	mov	r1, r4
 8008638:	4640      	mov	r0, r8
 800863a:	f7ff fee7 	bl	800840c <_printf_common>
 800863e:	3001      	adds	r0, #1
 8008640:	d14a      	bne.n	80086d8 <_printf_i+0x1f0>
 8008642:	f04f 30ff 	mov.w	r0, #4294967295
 8008646:	b004      	add	sp, #16
 8008648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800864c:	6823      	ldr	r3, [r4, #0]
 800864e:	f043 0320 	orr.w	r3, r3, #32
 8008652:	6023      	str	r3, [r4, #0]
 8008654:	4832      	ldr	r0, [pc, #200]	@ (8008720 <_printf_i+0x238>)
 8008656:	2778      	movs	r7, #120	@ 0x78
 8008658:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800865c:	6823      	ldr	r3, [r4, #0]
 800865e:	6831      	ldr	r1, [r6, #0]
 8008660:	061f      	lsls	r7, r3, #24
 8008662:	f851 5b04 	ldr.w	r5, [r1], #4
 8008666:	d402      	bmi.n	800866e <_printf_i+0x186>
 8008668:	065f      	lsls	r7, r3, #25
 800866a:	bf48      	it	mi
 800866c:	b2ad      	uxthmi	r5, r5
 800866e:	6031      	str	r1, [r6, #0]
 8008670:	07d9      	lsls	r1, r3, #31
 8008672:	bf44      	itt	mi
 8008674:	f043 0320 	orrmi.w	r3, r3, #32
 8008678:	6023      	strmi	r3, [r4, #0]
 800867a:	b11d      	cbz	r5, 8008684 <_printf_i+0x19c>
 800867c:	2310      	movs	r3, #16
 800867e:	e7ad      	b.n	80085dc <_printf_i+0xf4>
 8008680:	4826      	ldr	r0, [pc, #152]	@ (800871c <_printf_i+0x234>)
 8008682:	e7e9      	b.n	8008658 <_printf_i+0x170>
 8008684:	6823      	ldr	r3, [r4, #0]
 8008686:	f023 0320 	bic.w	r3, r3, #32
 800868a:	6023      	str	r3, [r4, #0]
 800868c:	e7f6      	b.n	800867c <_printf_i+0x194>
 800868e:	4616      	mov	r6, r2
 8008690:	e7bd      	b.n	800860e <_printf_i+0x126>
 8008692:	6833      	ldr	r3, [r6, #0]
 8008694:	6825      	ldr	r5, [r4, #0]
 8008696:	6961      	ldr	r1, [r4, #20]
 8008698:	1d18      	adds	r0, r3, #4
 800869a:	6030      	str	r0, [r6, #0]
 800869c:	062e      	lsls	r6, r5, #24
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	d501      	bpl.n	80086a6 <_printf_i+0x1be>
 80086a2:	6019      	str	r1, [r3, #0]
 80086a4:	e002      	b.n	80086ac <_printf_i+0x1c4>
 80086a6:	0668      	lsls	r0, r5, #25
 80086a8:	d5fb      	bpl.n	80086a2 <_printf_i+0x1ba>
 80086aa:	8019      	strh	r1, [r3, #0]
 80086ac:	2300      	movs	r3, #0
 80086ae:	6123      	str	r3, [r4, #16]
 80086b0:	4616      	mov	r6, r2
 80086b2:	e7bc      	b.n	800862e <_printf_i+0x146>
 80086b4:	6833      	ldr	r3, [r6, #0]
 80086b6:	1d1a      	adds	r2, r3, #4
 80086b8:	6032      	str	r2, [r6, #0]
 80086ba:	681e      	ldr	r6, [r3, #0]
 80086bc:	6862      	ldr	r2, [r4, #4]
 80086be:	2100      	movs	r1, #0
 80086c0:	4630      	mov	r0, r6
 80086c2:	f7f7 fd8d 	bl	80001e0 <memchr>
 80086c6:	b108      	cbz	r0, 80086cc <_printf_i+0x1e4>
 80086c8:	1b80      	subs	r0, r0, r6
 80086ca:	6060      	str	r0, [r4, #4]
 80086cc:	6863      	ldr	r3, [r4, #4]
 80086ce:	6123      	str	r3, [r4, #16]
 80086d0:	2300      	movs	r3, #0
 80086d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086d6:	e7aa      	b.n	800862e <_printf_i+0x146>
 80086d8:	6923      	ldr	r3, [r4, #16]
 80086da:	4632      	mov	r2, r6
 80086dc:	4649      	mov	r1, r9
 80086de:	4640      	mov	r0, r8
 80086e0:	47d0      	blx	sl
 80086e2:	3001      	adds	r0, #1
 80086e4:	d0ad      	beq.n	8008642 <_printf_i+0x15a>
 80086e6:	6823      	ldr	r3, [r4, #0]
 80086e8:	079b      	lsls	r3, r3, #30
 80086ea:	d413      	bmi.n	8008714 <_printf_i+0x22c>
 80086ec:	68e0      	ldr	r0, [r4, #12]
 80086ee:	9b03      	ldr	r3, [sp, #12]
 80086f0:	4298      	cmp	r0, r3
 80086f2:	bfb8      	it	lt
 80086f4:	4618      	movlt	r0, r3
 80086f6:	e7a6      	b.n	8008646 <_printf_i+0x15e>
 80086f8:	2301      	movs	r3, #1
 80086fa:	4632      	mov	r2, r6
 80086fc:	4649      	mov	r1, r9
 80086fe:	4640      	mov	r0, r8
 8008700:	47d0      	blx	sl
 8008702:	3001      	adds	r0, #1
 8008704:	d09d      	beq.n	8008642 <_printf_i+0x15a>
 8008706:	3501      	adds	r5, #1
 8008708:	68e3      	ldr	r3, [r4, #12]
 800870a:	9903      	ldr	r1, [sp, #12]
 800870c:	1a5b      	subs	r3, r3, r1
 800870e:	42ab      	cmp	r3, r5
 8008710:	dcf2      	bgt.n	80086f8 <_printf_i+0x210>
 8008712:	e7eb      	b.n	80086ec <_printf_i+0x204>
 8008714:	2500      	movs	r5, #0
 8008716:	f104 0619 	add.w	r6, r4, #25
 800871a:	e7f5      	b.n	8008708 <_printf_i+0x220>
 800871c:	0800b9da 	.word	0x0800b9da
 8008720:	0800b9eb 	.word	0x0800b9eb

08008724 <std>:
 8008724:	2300      	movs	r3, #0
 8008726:	b510      	push	{r4, lr}
 8008728:	4604      	mov	r4, r0
 800872a:	e9c0 3300 	strd	r3, r3, [r0]
 800872e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008732:	6083      	str	r3, [r0, #8]
 8008734:	8181      	strh	r1, [r0, #12]
 8008736:	6643      	str	r3, [r0, #100]	@ 0x64
 8008738:	81c2      	strh	r2, [r0, #14]
 800873a:	6183      	str	r3, [r0, #24]
 800873c:	4619      	mov	r1, r3
 800873e:	2208      	movs	r2, #8
 8008740:	305c      	adds	r0, #92	@ 0x5c
 8008742:	f000 f9f9 	bl	8008b38 <memset>
 8008746:	4b0d      	ldr	r3, [pc, #52]	@ (800877c <std+0x58>)
 8008748:	6263      	str	r3, [r4, #36]	@ 0x24
 800874a:	4b0d      	ldr	r3, [pc, #52]	@ (8008780 <std+0x5c>)
 800874c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800874e:	4b0d      	ldr	r3, [pc, #52]	@ (8008784 <std+0x60>)
 8008750:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008752:	4b0d      	ldr	r3, [pc, #52]	@ (8008788 <std+0x64>)
 8008754:	6323      	str	r3, [r4, #48]	@ 0x30
 8008756:	4b0d      	ldr	r3, [pc, #52]	@ (800878c <std+0x68>)
 8008758:	6224      	str	r4, [r4, #32]
 800875a:	429c      	cmp	r4, r3
 800875c:	d006      	beq.n	800876c <std+0x48>
 800875e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008762:	4294      	cmp	r4, r2
 8008764:	d002      	beq.n	800876c <std+0x48>
 8008766:	33d0      	adds	r3, #208	@ 0xd0
 8008768:	429c      	cmp	r4, r3
 800876a:	d105      	bne.n	8008778 <std+0x54>
 800876c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008774:	f000 ba5c 	b.w	8008c30 <__retarget_lock_init_recursive>
 8008778:	bd10      	pop	{r4, pc}
 800877a:	bf00      	nop
 800877c:	08008989 	.word	0x08008989
 8008780:	080089ab 	.word	0x080089ab
 8008784:	080089e3 	.word	0x080089e3
 8008788:	08008a07 	.word	0x08008a07
 800878c:	20000718 	.word	0x20000718

08008790 <stdio_exit_handler>:
 8008790:	4a02      	ldr	r2, [pc, #8]	@ (800879c <stdio_exit_handler+0xc>)
 8008792:	4903      	ldr	r1, [pc, #12]	@ (80087a0 <stdio_exit_handler+0x10>)
 8008794:	4803      	ldr	r0, [pc, #12]	@ (80087a4 <stdio_exit_handler+0x14>)
 8008796:	f000 b869 	b.w	800886c <_fwalk_sglue>
 800879a:	bf00      	nop
 800879c:	2000000c 	.word	0x2000000c
 80087a0:	0800a589 	.word	0x0800a589
 80087a4:	2000001c 	.word	0x2000001c

080087a8 <cleanup_stdio>:
 80087a8:	6841      	ldr	r1, [r0, #4]
 80087aa:	4b0c      	ldr	r3, [pc, #48]	@ (80087dc <cleanup_stdio+0x34>)
 80087ac:	4299      	cmp	r1, r3
 80087ae:	b510      	push	{r4, lr}
 80087b0:	4604      	mov	r4, r0
 80087b2:	d001      	beq.n	80087b8 <cleanup_stdio+0x10>
 80087b4:	f001 fee8 	bl	800a588 <_fflush_r>
 80087b8:	68a1      	ldr	r1, [r4, #8]
 80087ba:	4b09      	ldr	r3, [pc, #36]	@ (80087e0 <cleanup_stdio+0x38>)
 80087bc:	4299      	cmp	r1, r3
 80087be:	d002      	beq.n	80087c6 <cleanup_stdio+0x1e>
 80087c0:	4620      	mov	r0, r4
 80087c2:	f001 fee1 	bl	800a588 <_fflush_r>
 80087c6:	68e1      	ldr	r1, [r4, #12]
 80087c8:	4b06      	ldr	r3, [pc, #24]	@ (80087e4 <cleanup_stdio+0x3c>)
 80087ca:	4299      	cmp	r1, r3
 80087cc:	d004      	beq.n	80087d8 <cleanup_stdio+0x30>
 80087ce:	4620      	mov	r0, r4
 80087d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087d4:	f001 bed8 	b.w	800a588 <_fflush_r>
 80087d8:	bd10      	pop	{r4, pc}
 80087da:	bf00      	nop
 80087dc:	20000718 	.word	0x20000718
 80087e0:	20000780 	.word	0x20000780
 80087e4:	200007e8 	.word	0x200007e8

080087e8 <global_stdio_init.part.0>:
 80087e8:	b510      	push	{r4, lr}
 80087ea:	4b0b      	ldr	r3, [pc, #44]	@ (8008818 <global_stdio_init.part.0+0x30>)
 80087ec:	4c0b      	ldr	r4, [pc, #44]	@ (800881c <global_stdio_init.part.0+0x34>)
 80087ee:	4a0c      	ldr	r2, [pc, #48]	@ (8008820 <global_stdio_init.part.0+0x38>)
 80087f0:	601a      	str	r2, [r3, #0]
 80087f2:	4620      	mov	r0, r4
 80087f4:	2200      	movs	r2, #0
 80087f6:	2104      	movs	r1, #4
 80087f8:	f7ff ff94 	bl	8008724 <std>
 80087fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008800:	2201      	movs	r2, #1
 8008802:	2109      	movs	r1, #9
 8008804:	f7ff ff8e 	bl	8008724 <std>
 8008808:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800880c:	2202      	movs	r2, #2
 800880e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008812:	2112      	movs	r1, #18
 8008814:	f7ff bf86 	b.w	8008724 <std>
 8008818:	20000850 	.word	0x20000850
 800881c:	20000718 	.word	0x20000718
 8008820:	08008791 	.word	0x08008791

08008824 <__sfp_lock_acquire>:
 8008824:	4801      	ldr	r0, [pc, #4]	@ (800882c <__sfp_lock_acquire+0x8>)
 8008826:	f000 ba04 	b.w	8008c32 <__retarget_lock_acquire_recursive>
 800882a:	bf00      	nop
 800882c:	20000859 	.word	0x20000859

08008830 <__sfp_lock_release>:
 8008830:	4801      	ldr	r0, [pc, #4]	@ (8008838 <__sfp_lock_release+0x8>)
 8008832:	f000 b9ff 	b.w	8008c34 <__retarget_lock_release_recursive>
 8008836:	bf00      	nop
 8008838:	20000859 	.word	0x20000859

0800883c <__sinit>:
 800883c:	b510      	push	{r4, lr}
 800883e:	4604      	mov	r4, r0
 8008840:	f7ff fff0 	bl	8008824 <__sfp_lock_acquire>
 8008844:	6a23      	ldr	r3, [r4, #32]
 8008846:	b11b      	cbz	r3, 8008850 <__sinit+0x14>
 8008848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800884c:	f7ff bff0 	b.w	8008830 <__sfp_lock_release>
 8008850:	4b04      	ldr	r3, [pc, #16]	@ (8008864 <__sinit+0x28>)
 8008852:	6223      	str	r3, [r4, #32]
 8008854:	4b04      	ldr	r3, [pc, #16]	@ (8008868 <__sinit+0x2c>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d1f5      	bne.n	8008848 <__sinit+0xc>
 800885c:	f7ff ffc4 	bl	80087e8 <global_stdio_init.part.0>
 8008860:	e7f2      	b.n	8008848 <__sinit+0xc>
 8008862:	bf00      	nop
 8008864:	080087a9 	.word	0x080087a9
 8008868:	20000850 	.word	0x20000850

0800886c <_fwalk_sglue>:
 800886c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008870:	4607      	mov	r7, r0
 8008872:	4688      	mov	r8, r1
 8008874:	4614      	mov	r4, r2
 8008876:	2600      	movs	r6, #0
 8008878:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800887c:	f1b9 0901 	subs.w	r9, r9, #1
 8008880:	d505      	bpl.n	800888e <_fwalk_sglue+0x22>
 8008882:	6824      	ldr	r4, [r4, #0]
 8008884:	2c00      	cmp	r4, #0
 8008886:	d1f7      	bne.n	8008878 <_fwalk_sglue+0xc>
 8008888:	4630      	mov	r0, r6
 800888a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800888e:	89ab      	ldrh	r3, [r5, #12]
 8008890:	2b01      	cmp	r3, #1
 8008892:	d907      	bls.n	80088a4 <_fwalk_sglue+0x38>
 8008894:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008898:	3301      	adds	r3, #1
 800889a:	d003      	beq.n	80088a4 <_fwalk_sglue+0x38>
 800889c:	4629      	mov	r1, r5
 800889e:	4638      	mov	r0, r7
 80088a0:	47c0      	blx	r8
 80088a2:	4306      	orrs	r6, r0
 80088a4:	3568      	adds	r5, #104	@ 0x68
 80088a6:	e7e9      	b.n	800887c <_fwalk_sglue+0x10>

080088a8 <iprintf>:
 80088a8:	b40f      	push	{r0, r1, r2, r3}
 80088aa:	b507      	push	{r0, r1, r2, lr}
 80088ac:	4906      	ldr	r1, [pc, #24]	@ (80088c8 <iprintf+0x20>)
 80088ae:	ab04      	add	r3, sp, #16
 80088b0:	6808      	ldr	r0, [r1, #0]
 80088b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80088b6:	6881      	ldr	r1, [r0, #8]
 80088b8:	9301      	str	r3, [sp, #4]
 80088ba:	f001 fcc9 	bl	800a250 <_vfiprintf_r>
 80088be:	b003      	add	sp, #12
 80088c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80088c4:	b004      	add	sp, #16
 80088c6:	4770      	bx	lr
 80088c8:	20000018 	.word	0x20000018

080088cc <_puts_r>:
 80088cc:	6a03      	ldr	r3, [r0, #32]
 80088ce:	b570      	push	{r4, r5, r6, lr}
 80088d0:	6884      	ldr	r4, [r0, #8]
 80088d2:	4605      	mov	r5, r0
 80088d4:	460e      	mov	r6, r1
 80088d6:	b90b      	cbnz	r3, 80088dc <_puts_r+0x10>
 80088d8:	f7ff ffb0 	bl	800883c <__sinit>
 80088dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80088de:	07db      	lsls	r3, r3, #31
 80088e0:	d405      	bmi.n	80088ee <_puts_r+0x22>
 80088e2:	89a3      	ldrh	r3, [r4, #12]
 80088e4:	0598      	lsls	r0, r3, #22
 80088e6:	d402      	bmi.n	80088ee <_puts_r+0x22>
 80088e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80088ea:	f000 f9a2 	bl	8008c32 <__retarget_lock_acquire_recursive>
 80088ee:	89a3      	ldrh	r3, [r4, #12]
 80088f0:	0719      	lsls	r1, r3, #28
 80088f2:	d502      	bpl.n	80088fa <_puts_r+0x2e>
 80088f4:	6923      	ldr	r3, [r4, #16]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d135      	bne.n	8008966 <_puts_r+0x9a>
 80088fa:	4621      	mov	r1, r4
 80088fc:	4628      	mov	r0, r5
 80088fe:	f000 f8c5 	bl	8008a8c <__swsetup_r>
 8008902:	b380      	cbz	r0, 8008966 <_puts_r+0x9a>
 8008904:	f04f 35ff 	mov.w	r5, #4294967295
 8008908:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800890a:	07da      	lsls	r2, r3, #31
 800890c:	d405      	bmi.n	800891a <_puts_r+0x4e>
 800890e:	89a3      	ldrh	r3, [r4, #12]
 8008910:	059b      	lsls	r3, r3, #22
 8008912:	d402      	bmi.n	800891a <_puts_r+0x4e>
 8008914:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008916:	f000 f98d 	bl	8008c34 <__retarget_lock_release_recursive>
 800891a:	4628      	mov	r0, r5
 800891c:	bd70      	pop	{r4, r5, r6, pc}
 800891e:	2b00      	cmp	r3, #0
 8008920:	da04      	bge.n	800892c <_puts_r+0x60>
 8008922:	69a2      	ldr	r2, [r4, #24]
 8008924:	429a      	cmp	r2, r3
 8008926:	dc17      	bgt.n	8008958 <_puts_r+0x8c>
 8008928:	290a      	cmp	r1, #10
 800892a:	d015      	beq.n	8008958 <_puts_r+0x8c>
 800892c:	6823      	ldr	r3, [r4, #0]
 800892e:	1c5a      	adds	r2, r3, #1
 8008930:	6022      	str	r2, [r4, #0]
 8008932:	7019      	strb	r1, [r3, #0]
 8008934:	68a3      	ldr	r3, [r4, #8]
 8008936:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800893a:	3b01      	subs	r3, #1
 800893c:	60a3      	str	r3, [r4, #8]
 800893e:	2900      	cmp	r1, #0
 8008940:	d1ed      	bne.n	800891e <_puts_r+0x52>
 8008942:	2b00      	cmp	r3, #0
 8008944:	da11      	bge.n	800896a <_puts_r+0x9e>
 8008946:	4622      	mov	r2, r4
 8008948:	210a      	movs	r1, #10
 800894a:	4628      	mov	r0, r5
 800894c:	f000 f85f 	bl	8008a0e <__swbuf_r>
 8008950:	3001      	adds	r0, #1
 8008952:	d0d7      	beq.n	8008904 <_puts_r+0x38>
 8008954:	250a      	movs	r5, #10
 8008956:	e7d7      	b.n	8008908 <_puts_r+0x3c>
 8008958:	4622      	mov	r2, r4
 800895a:	4628      	mov	r0, r5
 800895c:	f000 f857 	bl	8008a0e <__swbuf_r>
 8008960:	3001      	adds	r0, #1
 8008962:	d1e7      	bne.n	8008934 <_puts_r+0x68>
 8008964:	e7ce      	b.n	8008904 <_puts_r+0x38>
 8008966:	3e01      	subs	r6, #1
 8008968:	e7e4      	b.n	8008934 <_puts_r+0x68>
 800896a:	6823      	ldr	r3, [r4, #0]
 800896c:	1c5a      	adds	r2, r3, #1
 800896e:	6022      	str	r2, [r4, #0]
 8008970:	220a      	movs	r2, #10
 8008972:	701a      	strb	r2, [r3, #0]
 8008974:	e7ee      	b.n	8008954 <_puts_r+0x88>
	...

08008978 <puts>:
 8008978:	4b02      	ldr	r3, [pc, #8]	@ (8008984 <puts+0xc>)
 800897a:	4601      	mov	r1, r0
 800897c:	6818      	ldr	r0, [r3, #0]
 800897e:	f7ff bfa5 	b.w	80088cc <_puts_r>
 8008982:	bf00      	nop
 8008984:	20000018 	.word	0x20000018

08008988 <__sread>:
 8008988:	b510      	push	{r4, lr}
 800898a:	460c      	mov	r4, r1
 800898c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008990:	f000 f900 	bl	8008b94 <_read_r>
 8008994:	2800      	cmp	r0, #0
 8008996:	bfab      	itete	ge
 8008998:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800899a:	89a3      	ldrhlt	r3, [r4, #12]
 800899c:	181b      	addge	r3, r3, r0
 800899e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80089a2:	bfac      	ite	ge
 80089a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80089a6:	81a3      	strhlt	r3, [r4, #12]
 80089a8:	bd10      	pop	{r4, pc}

080089aa <__swrite>:
 80089aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089ae:	461f      	mov	r7, r3
 80089b0:	898b      	ldrh	r3, [r1, #12]
 80089b2:	05db      	lsls	r3, r3, #23
 80089b4:	4605      	mov	r5, r0
 80089b6:	460c      	mov	r4, r1
 80089b8:	4616      	mov	r6, r2
 80089ba:	d505      	bpl.n	80089c8 <__swrite+0x1e>
 80089bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089c0:	2302      	movs	r3, #2
 80089c2:	2200      	movs	r2, #0
 80089c4:	f000 f8d4 	bl	8008b70 <_lseek_r>
 80089c8:	89a3      	ldrh	r3, [r4, #12]
 80089ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80089d2:	81a3      	strh	r3, [r4, #12]
 80089d4:	4632      	mov	r2, r6
 80089d6:	463b      	mov	r3, r7
 80089d8:	4628      	mov	r0, r5
 80089da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089de:	f000 b8eb 	b.w	8008bb8 <_write_r>

080089e2 <__sseek>:
 80089e2:	b510      	push	{r4, lr}
 80089e4:	460c      	mov	r4, r1
 80089e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089ea:	f000 f8c1 	bl	8008b70 <_lseek_r>
 80089ee:	1c43      	adds	r3, r0, #1
 80089f0:	89a3      	ldrh	r3, [r4, #12]
 80089f2:	bf15      	itete	ne
 80089f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80089f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80089fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80089fe:	81a3      	strheq	r3, [r4, #12]
 8008a00:	bf18      	it	ne
 8008a02:	81a3      	strhne	r3, [r4, #12]
 8008a04:	bd10      	pop	{r4, pc}

08008a06 <__sclose>:
 8008a06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a0a:	f000 b8a1 	b.w	8008b50 <_close_r>

08008a0e <__swbuf_r>:
 8008a0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a10:	460e      	mov	r6, r1
 8008a12:	4614      	mov	r4, r2
 8008a14:	4605      	mov	r5, r0
 8008a16:	b118      	cbz	r0, 8008a20 <__swbuf_r+0x12>
 8008a18:	6a03      	ldr	r3, [r0, #32]
 8008a1a:	b90b      	cbnz	r3, 8008a20 <__swbuf_r+0x12>
 8008a1c:	f7ff ff0e 	bl	800883c <__sinit>
 8008a20:	69a3      	ldr	r3, [r4, #24]
 8008a22:	60a3      	str	r3, [r4, #8]
 8008a24:	89a3      	ldrh	r3, [r4, #12]
 8008a26:	071a      	lsls	r2, r3, #28
 8008a28:	d501      	bpl.n	8008a2e <__swbuf_r+0x20>
 8008a2a:	6923      	ldr	r3, [r4, #16]
 8008a2c:	b943      	cbnz	r3, 8008a40 <__swbuf_r+0x32>
 8008a2e:	4621      	mov	r1, r4
 8008a30:	4628      	mov	r0, r5
 8008a32:	f000 f82b 	bl	8008a8c <__swsetup_r>
 8008a36:	b118      	cbz	r0, 8008a40 <__swbuf_r+0x32>
 8008a38:	f04f 37ff 	mov.w	r7, #4294967295
 8008a3c:	4638      	mov	r0, r7
 8008a3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a40:	6823      	ldr	r3, [r4, #0]
 8008a42:	6922      	ldr	r2, [r4, #16]
 8008a44:	1a98      	subs	r0, r3, r2
 8008a46:	6963      	ldr	r3, [r4, #20]
 8008a48:	b2f6      	uxtb	r6, r6
 8008a4a:	4283      	cmp	r3, r0
 8008a4c:	4637      	mov	r7, r6
 8008a4e:	dc05      	bgt.n	8008a5c <__swbuf_r+0x4e>
 8008a50:	4621      	mov	r1, r4
 8008a52:	4628      	mov	r0, r5
 8008a54:	f001 fd98 	bl	800a588 <_fflush_r>
 8008a58:	2800      	cmp	r0, #0
 8008a5a:	d1ed      	bne.n	8008a38 <__swbuf_r+0x2a>
 8008a5c:	68a3      	ldr	r3, [r4, #8]
 8008a5e:	3b01      	subs	r3, #1
 8008a60:	60a3      	str	r3, [r4, #8]
 8008a62:	6823      	ldr	r3, [r4, #0]
 8008a64:	1c5a      	adds	r2, r3, #1
 8008a66:	6022      	str	r2, [r4, #0]
 8008a68:	701e      	strb	r6, [r3, #0]
 8008a6a:	6962      	ldr	r2, [r4, #20]
 8008a6c:	1c43      	adds	r3, r0, #1
 8008a6e:	429a      	cmp	r2, r3
 8008a70:	d004      	beq.n	8008a7c <__swbuf_r+0x6e>
 8008a72:	89a3      	ldrh	r3, [r4, #12]
 8008a74:	07db      	lsls	r3, r3, #31
 8008a76:	d5e1      	bpl.n	8008a3c <__swbuf_r+0x2e>
 8008a78:	2e0a      	cmp	r6, #10
 8008a7a:	d1df      	bne.n	8008a3c <__swbuf_r+0x2e>
 8008a7c:	4621      	mov	r1, r4
 8008a7e:	4628      	mov	r0, r5
 8008a80:	f001 fd82 	bl	800a588 <_fflush_r>
 8008a84:	2800      	cmp	r0, #0
 8008a86:	d0d9      	beq.n	8008a3c <__swbuf_r+0x2e>
 8008a88:	e7d6      	b.n	8008a38 <__swbuf_r+0x2a>
	...

08008a8c <__swsetup_r>:
 8008a8c:	b538      	push	{r3, r4, r5, lr}
 8008a8e:	4b29      	ldr	r3, [pc, #164]	@ (8008b34 <__swsetup_r+0xa8>)
 8008a90:	4605      	mov	r5, r0
 8008a92:	6818      	ldr	r0, [r3, #0]
 8008a94:	460c      	mov	r4, r1
 8008a96:	b118      	cbz	r0, 8008aa0 <__swsetup_r+0x14>
 8008a98:	6a03      	ldr	r3, [r0, #32]
 8008a9a:	b90b      	cbnz	r3, 8008aa0 <__swsetup_r+0x14>
 8008a9c:	f7ff fece 	bl	800883c <__sinit>
 8008aa0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008aa4:	0719      	lsls	r1, r3, #28
 8008aa6:	d422      	bmi.n	8008aee <__swsetup_r+0x62>
 8008aa8:	06da      	lsls	r2, r3, #27
 8008aaa:	d407      	bmi.n	8008abc <__swsetup_r+0x30>
 8008aac:	2209      	movs	r2, #9
 8008aae:	602a      	str	r2, [r5, #0]
 8008ab0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ab4:	81a3      	strh	r3, [r4, #12]
 8008ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8008aba:	e033      	b.n	8008b24 <__swsetup_r+0x98>
 8008abc:	0758      	lsls	r0, r3, #29
 8008abe:	d512      	bpl.n	8008ae6 <__swsetup_r+0x5a>
 8008ac0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ac2:	b141      	cbz	r1, 8008ad6 <__swsetup_r+0x4a>
 8008ac4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ac8:	4299      	cmp	r1, r3
 8008aca:	d002      	beq.n	8008ad2 <__swsetup_r+0x46>
 8008acc:	4628      	mov	r0, r5
 8008ace:	f000 ff1b 	bl	8009908 <_free_r>
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	6363      	str	r3, [r4, #52]	@ 0x34
 8008ad6:	89a3      	ldrh	r3, [r4, #12]
 8008ad8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008adc:	81a3      	strh	r3, [r4, #12]
 8008ade:	2300      	movs	r3, #0
 8008ae0:	6063      	str	r3, [r4, #4]
 8008ae2:	6923      	ldr	r3, [r4, #16]
 8008ae4:	6023      	str	r3, [r4, #0]
 8008ae6:	89a3      	ldrh	r3, [r4, #12]
 8008ae8:	f043 0308 	orr.w	r3, r3, #8
 8008aec:	81a3      	strh	r3, [r4, #12]
 8008aee:	6923      	ldr	r3, [r4, #16]
 8008af0:	b94b      	cbnz	r3, 8008b06 <__swsetup_r+0x7a>
 8008af2:	89a3      	ldrh	r3, [r4, #12]
 8008af4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008af8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008afc:	d003      	beq.n	8008b06 <__swsetup_r+0x7a>
 8008afe:	4621      	mov	r1, r4
 8008b00:	4628      	mov	r0, r5
 8008b02:	f001 fd8f 	bl	800a624 <__smakebuf_r>
 8008b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b0a:	f013 0201 	ands.w	r2, r3, #1
 8008b0e:	d00a      	beq.n	8008b26 <__swsetup_r+0x9a>
 8008b10:	2200      	movs	r2, #0
 8008b12:	60a2      	str	r2, [r4, #8]
 8008b14:	6962      	ldr	r2, [r4, #20]
 8008b16:	4252      	negs	r2, r2
 8008b18:	61a2      	str	r2, [r4, #24]
 8008b1a:	6922      	ldr	r2, [r4, #16]
 8008b1c:	b942      	cbnz	r2, 8008b30 <__swsetup_r+0xa4>
 8008b1e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008b22:	d1c5      	bne.n	8008ab0 <__swsetup_r+0x24>
 8008b24:	bd38      	pop	{r3, r4, r5, pc}
 8008b26:	0799      	lsls	r1, r3, #30
 8008b28:	bf58      	it	pl
 8008b2a:	6962      	ldrpl	r2, [r4, #20]
 8008b2c:	60a2      	str	r2, [r4, #8]
 8008b2e:	e7f4      	b.n	8008b1a <__swsetup_r+0x8e>
 8008b30:	2000      	movs	r0, #0
 8008b32:	e7f7      	b.n	8008b24 <__swsetup_r+0x98>
 8008b34:	20000018 	.word	0x20000018

08008b38 <memset>:
 8008b38:	4402      	add	r2, r0
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d100      	bne.n	8008b42 <memset+0xa>
 8008b40:	4770      	bx	lr
 8008b42:	f803 1b01 	strb.w	r1, [r3], #1
 8008b46:	e7f9      	b.n	8008b3c <memset+0x4>

08008b48 <_localeconv_r>:
 8008b48:	4800      	ldr	r0, [pc, #0]	@ (8008b4c <_localeconv_r+0x4>)
 8008b4a:	4770      	bx	lr
 8008b4c:	20000158 	.word	0x20000158

08008b50 <_close_r>:
 8008b50:	b538      	push	{r3, r4, r5, lr}
 8008b52:	4d06      	ldr	r5, [pc, #24]	@ (8008b6c <_close_r+0x1c>)
 8008b54:	2300      	movs	r3, #0
 8008b56:	4604      	mov	r4, r0
 8008b58:	4608      	mov	r0, r1
 8008b5a:	602b      	str	r3, [r5, #0]
 8008b5c:	f7f9 fcfa 	bl	8002554 <_close>
 8008b60:	1c43      	adds	r3, r0, #1
 8008b62:	d102      	bne.n	8008b6a <_close_r+0x1a>
 8008b64:	682b      	ldr	r3, [r5, #0]
 8008b66:	b103      	cbz	r3, 8008b6a <_close_r+0x1a>
 8008b68:	6023      	str	r3, [r4, #0]
 8008b6a:	bd38      	pop	{r3, r4, r5, pc}
 8008b6c:	20000854 	.word	0x20000854

08008b70 <_lseek_r>:
 8008b70:	b538      	push	{r3, r4, r5, lr}
 8008b72:	4d07      	ldr	r5, [pc, #28]	@ (8008b90 <_lseek_r+0x20>)
 8008b74:	4604      	mov	r4, r0
 8008b76:	4608      	mov	r0, r1
 8008b78:	4611      	mov	r1, r2
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	602a      	str	r2, [r5, #0]
 8008b7e:	461a      	mov	r2, r3
 8008b80:	f7f9 fd0f 	bl	80025a2 <_lseek>
 8008b84:	1c43      	adds	r3, r0, #1
 8008b86:	d102      	bne.n	8008b8e <_lseek_r+0x1e>
 8008b88:	682b      	ldr	r3, [r5, #0]
 8008b8a:	b103      	cbz	r3, 8008b8e <_lseek_r+0x1e>
 8008b8c:	6023      	str	r3, [r4, #0]
 8008b8e:	bd38      	pop	{r3, r4, r5, pc}
 8008b90:	20000854 	.word	0x20000854

08008b94 <_read_r>:
 8008b94:	b538      	push	{r3, r4, r5, lr}
 8008b96:	4d07      	ldr	r5, [pc, #28]	@ (8008bb4 <_read_r+0x20>)
 8008b98:	4604      	mov	r4, r0
 8008b9a:	4608      	mov	r0, r1
 8008b9c:	4611      	mov	r1, r2
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	602a      	str	r2, [r5, #0]
 8008ba2:	461a      	mov	r2, r3
 8008ba4:	f7f9 fcb9 	bl	800251a <_read>
 8008ba8:	1c43      	adds	r3, r0, #1
 8008baa:	d102      	bne.n	8008bb2 <_read_r+0x1e>
 8008bac:	682b      	ldr	r3, [r5, #0]
 8008bae:	b103      	cbz	r3, 8008bb2 <_read_r+0x1e>
 8008bb0:	6023      	str	r3, [r4, #0]
 8008bb2:	bd38      	pop	{r3, r4, r5, pc}
 8008bb4:	20000854 	.word	0x20000854

08008bb8 <_write_r>:
 8008bb8:	b538      	push	{r3, r4, r5, lr}
 8008bba:	4d07      	ldr	r5, [pc, #28]	@ (8008bd8 <_write_r+0x20>)
 8008bbc:	4604      	mov	r4, r0
 8008bbe:	4608      	mov	r0, r1
 8008bc0:	4611      	mov	r1, r2
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	602a      	str	r2, [r5, #0]
 8008bc6:	461a      	mov	r2, r3
 8008bc8:	f7f8 f9b3 	bl	8000f32 <_write>
 8008bcc:	1c43      	adds	r3, r0, #1
 8008bce:	d102      	bne.n	8008bd6 <_write_r+0x1e>
 8008bd0:	682b      	ldr	r3, [r5, #0]
 8008bd2:	b103      	cbz	r3, 8008bd6 <_write_r+0x1e>
 8008bd4:	6023      	str	r3, [r4, #0]
 8008bd6:	bd38      	pop	{r3, r4, r5, pc}
 8008bd8:	20000854 	.word	0x20000854

08008bdc <__errno>:
 8008bdc:	4b01      	ldr	r3, [pc, #4]	@ (8008be4 <__errno+0x8>)
 8008bde:	6818      	ldr	r0, [r3, #0]
 8008be0:	4770      	bx	lr
 8008be2:	bf00      	nop
 8008be4:	20000018 	.word	0x20000018

08008be8 <__libc_init_array>:
 8008be8:	b570      	push	{r4, r5, r6, lr}
 8008bea:	4d0d      	ldr	r5, [pc, #52]	@ (8008c20 <__libc_init_array+0x38>)
 8008bec:	4c0d      	ldr	r4, [pc, #52]	@ (8008c24 <__libc_init_array+0x3c>)
 8008bee:	1b64      	subs	r4, r4, r5
 8008bf0:	10a4      	asrs	r4, r4, #2
 8008bf2:	2600      	movs	r6, #0
 8008bf4:	42a6      	cmp	r6, r4
 8008bf6:	d109      	bne.n	8008c0c <__libc_init_array+0x24>
 8008bf8:	4d0b      	ldr	r5, [pc, #44]	@ (8008c28 <__libc_init_array+0x40>)
 8008bfa:	4c0c      	ldr	r4, [pc, #48]	@ (8008c2c <__libc_init_array+0x44>)
 8008bfc:	f002 fd3c 	bl	800b678 <_init>
 8008c00:	1b64      	subs	r4, r4, r5
 8008c02:	10a4      	asrs	r4, r4, #2
 8008c04:	2600      	movs	r6, #0
 8008c06:	42a6      	cmp	r6, r4
 8008c08:	d105      	bne.n	8008c16 <__libc_init_array+0x2e>
 8008c0a:	bd70      	pop	{r4, r5, r6, pc}
 8008c0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c10:	4798      	blx	r3
 8008c12:	3601      	adds	r6, #1
 8008c14:	e7ee      	b.n	8008bf4 <__libc_init_array+0xc>
 8008c16:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c1a:	4798      	blx	r3
 8008c1c:	3601      	adds	r6, #1
 8008c1e:	e7f2      	b.n	8008c06 <__libc_init_array+0x1e>
 8008c20:	0800c14c 	.word	0x0800c14c
 8008c24:	0800c14c 	.word	0x0800c14c
 8008c28:	0800c14c 	.word	0x0800c14c
 8008c2c:	0800c150 	.word	0x0800c150

08008c30 <__retarget_lock_init_recursive>:
 8008c30:	4770      	bx	lr

08008c32 <__retarget_lock_acquire_recursive>:
 8008c32:	4770      	bx	lr

08008c34 <__retarget_lock_release_recursive>:
 8008c34:	4770      	bx	lr

08008c36 <memcpy>:
 8008c36:	440a      	add	r2, r1
 8008c38:	4291      	cmp	r1, r2
 8008c3a:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c3e:	d100      	bne.n	8008c42 <memcpy+0xc>
 8008c40:	4770      	bx	lr
 8008c42:	b510      	push	{r4, lr}
 8008c44:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c48:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c4c:	4291      	cmp	r1, r2
 8008c4e:	d1f9      	bne.n	8008c44 <memcpy+0xe>
 8008c50:	bd10      	pop	{r4, pc}

08008c52 <quorem>:
 8008c52:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c56:	6903      	ldr	r3, [r0, #16]
 8008c58:	690c      	ldr	r4, [r1, #16]
 8008c5a:	42a3      	cmp	r3, r4
 8008c5c:	4607      	mov	r7, r0
 8008c5e:	db7e      	blt.n	8008d5e <quorem+0x10c>
 8008c60:	3c01      	subs	r4, #1
 8008c62:	f101 0814 	add.w	r8, r1, #20
 8008c66:	00a3      	lsls	r3, r4, #2
 8008c68:	f100 0514 	add.w	r5, r0, #20
 8008c6c:	9300      	str	r3, [sp, #0]
 8008c6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c72:	9301      	str	r3, [sp, #4]
 8008c74:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c78:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c7c:	3301      	adds	r3, #1
 8008c7e:	429a      	cmp	r2, r3
 8008c80:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008c84:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c88:	d32e      	bcc.n	8008ce8 <quorem+0x96>
 8008c8a:	f04f 0a00 	mov.w	sl, #0
 8008c8e:	46c4      	mov	ip, r8
 8008c90:	46ae      	mov	lr, r5
 8008c92:	46d3      	mov	fp, sl
 8008c94:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008c98:	b298      	uxth	r0, r3
 8008c9a:	fb06 a000 	mla	r0, r6, r0, sl
 8008c9e:	0c02      	lsrs	r2, r0, #16
 8008ca0:	0c1b      	lsrs	r3, r3, #16
 8008ca2:	fb06 2303 	mla	r3, r6, r3, r2
 8008ca6:	f8de 2000 	ldr.w	r2, [lr]
 8008caa:	b280      	uxth	r0, r0
 8008cac:	b292      	uxth	r2, r2
 8008cae:	1a12      	subs	r2, r2, r0
 8008cb0:	445a      	add	r2, fp
 8008cb2:	f8de 0000 	ldr.w	r0, [lr]
 8008cb6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008cba:	b29b      	uxth	r3, r3
 8008cbc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008cc0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008cc4:	b292      	uxth	r2, r2
 8008cc6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008cca:	45e1      	cmp	r9, ip
 8008ccc:	f84e 2b04 	str.w	r2, [lr], #4
 8008cd0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008cd4:	d2de      	bcs.n	8008c94 <quorem+0x42>
 8008cd6:	9b00      	ldr	r3, [sp, #0]
 8008cd8:	58eb      	ldr	r3, [r5, r3]
 8008cda:	b92b      	cbnz	r3, 8008ce8 <quorem+0x96>
 8008cdc:	9b01      	ldr	r3, [sp, #4]
 8008cde:	3b04      	subs	r3, #4
 8008ce0:	429d      	cmp	r5, r3
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	d32f      	bcc.n	8008d46 <quorem+0xf4>
 8008ce6:	613c      	str	r4, [r7, #16]
 8008ce8:	4638      	mov	r0, r7
 8008cea:	f001 f97f 	bl	8009fec <__mcmp>
 8008cee:	2800      	cmp	r0, #0
 8008cf0:	db25      	blt.n	8008d3e <quorem+0xec>
 8008cf2:	4629      	mov	r1, r5
 8008cf4:	2000      	movs	r0, #0
 8008cf6:	f858 2b04 	ldr.w	r2, [r8], #4
 8008cfa:	f8d1 c000 	ldr.w	ip, [r1]
 8008cfe:	fa1f fe82 	uxth.w	lr, r2
 8008d02:	fa1f f38c 	uxth.w	r3, ip
 8008d06:	eba3 030e 	sub.w	r3, r3, lr
 8008d0a:	4403      	add	r3, r0
 8008d0c:	0c12      	lsrs	r2, r2, #16
 8008d0e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008d12:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008d16:	b29b      	uxth	r3, r3
 8008d18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d1c:	45c1      	cmp	r9, r8
 8008d1e:	f841 3b04 	str.w	r3, [r1], #4
 8008d22:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008d26:	d2e6      	bcs.n	8008cf6 <quorem+0xa4>
 8008d28:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d2c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d30:	b922      	cbnz	r2, 8008d3c <quorem+0xea>
 8008d32:	3b04      	subs	r3, #4
 8008d34:	429d      	cmp	r5, r3
 8008d36:	461a      	mov	r2, r3
 8008d38:	d30b      	bcc.n	8008d52 <quorem+0x100>
 8008d3a:	613c      	str	r4, [r7, #16]
 8008d3c:	3601      	adds	r6, #1
 8008d3e:	4630      	mov	r0, r6
 8008d40:	b003      	add	sp, #12
 8008d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d46:	6812      	ldr	r2, [r2, #0]
 8008d48:	3b04      	subs	r3, #4
 8008d4a:	2a00      	cmp	r2, #0
 8008d4c:	d1cb      	bne.n	8008ce6 <quorem+0x94>
 8008d4e:	3c01      	subs	r4, #1
 8008d50:	e7c6      	b.n	8008ce0 <quorem+0x8e>
 8008d52:	6812      	ldr	r2, [r2, #0]
 8008d54:	3b04      	subs	r3, #4
 8008d56:	2a00      	cmp	r2, #0
 8008d58:	d1ef      	bne.n	8008d3a <quorem+0xe8>
 8008d5a:	3c01      	subs	r4, #1
 8008d5c:	e7ea      	b.n	8008d34 <quorem+0xe2>
 8008d5e:	2000      	movs	r0, #0
 8008d60:	e7ee      	b.n	8008d40 <quorem+0xee>
 8008d62:	0000      	movs	r0, r0
 8008d64:	0000      	movs	r0, r0
	...

08008d68 <_dtoa_r>:
 8008d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d6c:	69c7      	ldr	r7, [r0, #28]
 8008d6e:	b097      	sub	sp, #92	@ 0x5c
 8008d70:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008d74:	ec55 4b10 	vmov	r4, r5, d0
 8008d78:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008d7a:	9107      	str	r1, [sp, #28]
 8008d7c:	4681      	mov	r9, r0
 8008d7e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008d80:	9311      	str	r3, [sp, #68]	@ 0x44
 8008d82:	b97f      	cbnz	r7, 8008da4 <_dtoa_r+0x3c>
 8008d84:	2010      	movs	r0, #16
 8008d86:	f000 fe09 	bl	800999c <malloc>
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008d90:	b920      	cbnz	r0, 8008d9c <_dtoa_r+0x34>
 8008d92:	4ba9      	ldr	r3, [pc, #676]	@ (8009038 <_dtoa_r+0x2d0>)
 8008d94:	21ef      	movs	r1, #239	@ 0xef
 8008d96:	48a9      	ldr	r0, [pc, #676]	@ (800903c <_dtoa_r+0x2d4>)
 8008d98:	f001 fcb2 	bl	800a700 <__assert_func>
 8008d9c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008da0:	6007      	str	r7, [r0, #0]
 8008da2:	60c7      	str	r7, [r0, #12]
 8008da4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008da8:	6819      	ldr	r1, [r3, #0]
 8008daa:	b159      	cbz	r1, 8008dc4 <_dtoa_r+0x5c>
 8008dac:	685a      	ldr	r2, [r3, #4]
 8008dae:	604a      	str	r2, [r1, #4]
 8008db0:	2301      	movs	r3, #1
 8008db2:	4093      	lsls	r3, r2
 8008db4:	608b      	str	r3, [r1, #8]
 8008db6:	4648      	mov	r0, r9
 8008db8:	f000 fee6 	bl	8009b88 <_Bfree>
 8008dbc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	601a      	str	r2, [r3, #0]
 8008dc4:	1e2b      	subs	r3, r5, #0
 8008dc6:	bfb9      	ittee	lt
 8008dc8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008dcc:	9305      	strlt	r3, [sp, #20]
 8008dce:	2300      	movge	r3, #0
 8008dd0:	6033      	strge	r3, [r6, #0]
 8008dd2:	9f05      	ldr	r7, [sp, #20]
 8008dd4:	4b9a      	ldr	r3, [pc, #616]	@ (8009040 <_dtoa_r+0x2d8>)
 8008dd6:	bfbc      	itt	lt
 8008dd8:	2201      	movlt	r2, #1
 8008dda:	6032      	strlt	r2, [r6, #0]
 8008ddc:	43bb      	bics	r3, r7
 8008dde:	d112      	bne.n	8008e06 <_dtoa_r+0x9e>
 8008de0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008de2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008de6:	6013      	str	r3, [r2, #0]
 8008de8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008dec:	4323      	orrs	r3, r4
 8008dee:	f000 855a 	beq.w	80098a6 <_dtoa_r+0xb3e>
 8008df2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008df4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009054 <_dtoa_r+0x2ec>
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	f000 855c 	beq.w	80098b6 <_dtoa_r+0xb4e>
 8008dfe:	f10a 0303 	add.w	r3, sl, #3
 8008e02:	f000 bd56 	b.w	80098b2 <_dtoa_r+0xb4a>
 8008e06:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	ec51 0b17 	vmov	r0, r1, d7
 8008e10:	2300      	movs	r3, #0
 8008e12:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008e16:	f7f7 fe5f 	bl	8000ad8 <__aeabi_dcmpeq>
 8008e1a:	4680      	mov	r8, r0
 8008e1c:	b158      	cbz	r0, 8008e36 <_dtoa_r+0xce>
 8008e1e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008e20:	2301      	movs	r3, #1
 8008e22:	6013      	str	r3, [r2, #0]
 8008e24:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008e26:	b113      	cbz	r3, 8008e2e <_dtoa_r+0xc6>
 8008e28:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008e2a:	4b86      	ldr	r3, [pc, #536]	@ (8009044 <_dtoa_r+0x2dc>)
 8008e2c:	6013      	str	r3, [r2, #0]
 8008e2e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009058 <_dtoa_r+0x2f0>
 8008e32:	f000 bd40 	b.w	80098b6 <_dtoa_r+0xb4e>
 8008e36:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008e3a:	aa14      	add	r2, sp, #80	@ 0x50
 8008e3c:	a915      	add	r1, sp, #84	@ 0x54
 8008e3e:	4648      	mov	r0, r9
 8008e40:	f001 f984 	bl	800a14c <__d2b>
 8008e44:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008e48:	9002      	str	r0, [sp, #8]
 8008e4a:	2e00      	cmp	r6, #0
 8008e4c:	d078      	beq.n	8008f40 <_dtoa_r+0x1d8>
 8008e4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e50:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008e54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008e5c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008e60:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008e64:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008e68:	4619      	mov	r1, r3
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	4b76      	ldr	r3, [pc, #472]	@ (8009048 <_dtoa_r+0x2e0>)
 8008e6e:	f7f7 fa13 	bl	8000298 <__aeabi_dsub>
 8008e72:	a36b      	add	r3, pc, #428	@ (adr r3, 8009020 <_dtoa_r+0x2b8>)
 8008e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e78:	f7f7 fbc6 	bl	8000608 <__aeabi_dmul>
 8008e7c:	a36a      	add	r3, pc, #424	@ (adr r3, 8009028 <_dtoa_r+0x2c0>)
 8008e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e82:	f7f7 fa0b 	bl	800029c <__adddf3>
 8008e86:	4604      	mov	r4, r0
 8008e88:	4630      	mov	r0, r6
 8008e8a:	460d      	mov	r5, r1
 8008e8c:	f7f7 fb52 	bl	8000534 <__aeabi_i2d>
 8008e90:	a367      	add	r3, pc, #412	@ (adr r3, 8009030 <_dtoa_r+0x2c8>)
 8008e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e96:	f7f7 fbb7 	bl	8000608 <__aeabi_dmul>
 8008e9a:	4602      	mov	r2, r0
 8008e9c:	460b      	mov	r3, r1
 8008e9e:	4620      	mov	r0, r4
 8008ea0:	4629      	mov	r1, r5
 8008ea2:	f7f7 f9fb 	bl	800029c <__adddf3>
 8008ea6:	4604      	mov	r4, r0
 8008ea8:	460d      	mov	r5, r1
 8008eaa:	f7f7 fe5d 	bl	8000b68 <__aeabi_d2iz>
 8008eae:	2200      	movs	r2, #0
 8008eb0:	4607      	mov	r7, r0
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	4620      	mov	r0, r4
 8008eb6:	4629      	mov	r1, r5
 8008eb8:	f7f7 fe18 	bl	8000aec <__aeabi_dcmplt>
 8008ebc:	b140      	cbz	r0, 8008ed0 <_dtoa_r+0x168>
 8008ebe:	4638      	mov	r0, r7
 8008ec0:	f7f7 fb38 	bl	8000534 <__aeabi_i2d>
 8008ec4:	4622      	mov	r2, r4
 8008ec6:	462b      	mov	r3, r5
 8008ec8:	f7f7 fe06 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ecc:	b900      	cbnz	r0, 8008ed0 <_dtoa_r+0x168>
 8008ece:	3f01      	subs	r7, #1
 8008ed0:	2f16      	cmp	r7, #22
 8008ed2:	d852      	bhi.n	8008f7a <_dtoa_r+0x212>
 8008ed4:	4b5d      	ldr	r3, [pc, #372]	@ (800904c <_dtoa_r+0x2e4>)
 8008ed6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ede:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008ee2:	f7f7 fe03 	bl	8000aec <__aeabi_dcmplt>
 8008ee6:	2800      	cmp	r0, #0
 8008ee8:	d049      	beq.n	8008f7e <_dtoa_r+0x216>
 8008eea:	3f01      	subs	r7, #1
 8008eec:	2300      	movs	r3, #0
 8008eee:	9310      	str	r3, [sp, #64]	@ 0x40
 8008ef0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008ef2:	1b9b      	subs	r3, r3, r6
 8008ef4:	1e5a      	subs	r2, r3, #1
 8008ef6:	bf45      	ittet	mi
 8008ef8:	f1c3 0301 	rsbmi	r3, r3, #1
 8008efc:	9300      	strmi	r3, [sp, #0]
 8008efe:	2300      	movpl	r3, #0
 8008f00:	2300      	movmi	r3, #0
 8008f02:	9206      	str	r2, [sp, #24]
 8008f04:	bf54      	ite	pl
 8008f06:	9300      	strpl	r3, [sp, #0]
 8008f08:	9306      	strmi	r3, [sp, #24]
 8008f0a:	2f00      	cmp	r7, #0
 8008f0c:	db39      	blt.n	8008f82 <_dtoa_r+0x21a>
 8008f0e:	9b06      	ldr	r3, [sp, #24]
 8008f10:	970d      	str	r7, [sp, #52]	@ 0x34
 8008f12:	443b      	add	r3, r7
 8008f14:	9306      	str	r3, [sp, #24]
 8008f16:	2300      	movs	r3, #0
 8008f18:	9308      	str	r3, [sp, #32]
 8008f1a:	9b07      	ldr	r3, [sp, #28]
 8008f1c:	2b09      	cmp	r3, #9
 8008f1e:	d863      	bhi.n	8008fe8 <_dtoa_r+0x280>
 8008f20:	2b05      	cmp	r3, #5
 8008f22:	bfc4      	itt	gt
 8008f24:	3b04      	subgt	r3, #4
 8008f26:	9307      	strgt	r3, [sp, #28]
 8008f28:	9b07      	ldr	r3, [sp, #28]
 8008f2a:	f1a3 0302 	sub.w	r3, r3, #2
 8008f2e:	bfcc      	ite	gt
 8008f30:	2400      	movgt	r4, #0
 8008f32:	2401      	movle	r4, #1
 8008f34:	2b03      	cmp	r3, #3
 8008f36:	d863      	bhi.n	8009000 <_dtoa_r+0x298>
 8008f38:	e8df f003 	tbb	[pc, r3]
 8008f3c:	2b375452 	.word	0x2b375452
 8008f40:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008f44:	441e      	add	r6, r3
 8008f46:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008f4a:	2b20      	cmp	r3, #32
 8008f4c:	bfc1      	itttt	gt
 8008f4e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008f52:	409f      	lslgt	r7, r3
 8008f54:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008f58:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008f5c:	bfd6      	itet	le
 8008f5e:	f1c3 0320 	rsble	r3, r3, #32
 8008f62:	ea47 0003 	orrgt.w	r0, r7, r3
 8008f66:	fa04 f003 	lslle.w	r0, r4, r3
 8008f6a:	f7f7 fad3 	bl	8000514 <__aeabi_ui2d>
 8008f6e:	2201      	movs	r2, #1
 8008f70:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008f74:	3e01      	subs	r6, #1
 8008f76:	9212      	str	r2, [sp, #72]	@ 0x48
 8008f78:	e776      	b.n	8008e68 <_dtoa_r+0x100>
 8008f7a:	2301      	movs	r3, #1
 8008f7c:	e7b7      	b.n	8008eee <_dtoa_r+0x186>
 8008f7e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008f80:	e7b6      	b.n	8008ef0 <_dtoa_r+0x188>
 8008f82:	9b00      	ldr	r3, [sp, #0]
 8008f84:	1bdb      	subs	r3, r3, r7
 8008f86:	9300      	str	r3, [sp, #0]
 8008f88:	427b      	negs	r3, r7
 8008f8a:	9308      	str	r3, [sp, #32]
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008f90:	e7c3      	b.n	8008f1a <_dtoa_r+0x1b2>
 8008f92:	2301      	movs	r3, #1
 8008f94:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f98:	eb07 0b03 	add.w	fp, r7, r3
 8008f9c:	f10b 0301 	add.w	r3, fp, #1
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	9303      	str	r3, [sp, #12]
 8008fa4:	bfb8      	it	lt
 8008fa6:	2301      	movlt	r3, #1
 8008fa8:	e006      	b.n	8008fb8 <_dtoa_r+0x250>
 8008faa:	2301      	movs	r3, #1
 8008fac:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	dd28      	ble.n	8009006 <_dtoa_r+0x29e>
 8008fb4:	469b      	mov	fp, r3
 8008fb6:	9303      	str	r3, [sp, #12]
 8008fb8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008fbc:	2100      	movs	r1, #0
 8008fbe:	2204      	movs	r2, #4
 8008fc0:	f102 0514 	add.w	r5, r2, #20
 8008fc4:	429d      	cmp	r5, r3
 8008fc6:	d926      	bls.n	8009016 <_dtoa_r+0x2ae>
 8008fc8:	6041      	str	r1, [r0, #4]
 8008fca:	4648      	mov	r0, r9
 8008fcc:	f000 fd9c 	bl	8009b08 <_Balloc>
 8008fd0:	4682      	mov	sl, r0
 8008fd2:	2800      	cmp	r0, #0
 8008fd4:	d142      	bne.n	800905c <_dtoa_r+0x2f4>
 8008fd6:	4b1e      	ldr	r3, [pc, #120]	@ (8009050 <_dtoa_r+0x2e8>)
 8008fd8:	4602      	mov	r2, r0
 8008fda:	f240 11af 	movw	r1, #431	@ 0x1af
 8008fde:	e6da      	b.n	8008d96 <_dtoa_r+0x2e>
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	e7e3      	b.n	8008fac <_dtoa_r+0x244>
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	e7d5      	b.n	8008f94 <_dtoa_r+0x22c>
 8008fe8:	2401      	movs	r4, #1
 8008fea:	2300      	movs	r3, #0
 8008fec:	9307      	str	r3, [sp, #28]
 8008fee:	9409      	str	r4, [sp, #36]	@ 0x24
 8008ff0:	f04f 3bff 	mov.w	fp, #4294967295
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	f8cd b00c 	str.w	fp, [sp, #12]
 8008ffa:	2312      	movs	r3, #18
 8008ffc:	920c      	str	r2, [sp, #48]	@ 0x30
 8008ffe:	e7db      	b.n	8008fb8 <_dtoa_r+0x250>
 8009000:	2301      	movs	r3, #1
 8009002:	9309      	str	r3, [sp, #36]	@ 0x24
 8009004:	e7f4      	b.n	8008ff0 <_dtoa_r+0x288>
 8009006:	f04f 0b01 	mov.w	fp, #1
 800900a:	f8cd b00c 	str.w	fp, [sp, #12]
 800900e:	465b      	mov	r3, fp
 8009010:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009014:	e7d0      	b.n	8008fb8 <_dtoa_r+0x250>
 8009016:	3101      	adds	r1, #1
 8009018:	0052      	lsls	r2, r2, #1
 800901a:	e7d1      	b.n	8008fc0 <_dtoa_r+0x258>
 800901c:	f3af 8000 	nop.w
 8009020:	636f4361 	.word	0x636f4361
 8009024:	3fd287a7 	.word	0x3fd287a7
 8009028:	8b60c8b3 	.word	0x8b60c8b3
 800902c:	3fc68a28 	.word	0x3fc68a28
 8009030:	509f79fb 	.word	0x509f79fb
 8009034:	3fd34413 	.word	0x3fd34413
 8009038:	0800ba09 	.word	0x0800ba09
 800903c:	0800ba20 	.word	0x0800ba20
 8009040:	7ff00000 	.word	0x7ff00000
 8009044:	0800b9d9 	.word	0x0800b9d9
 8009048:	3ff80000 	.word	0x3ff80000
 800904c:	0800bb70 	.word	0x0800bb70
 8009050:	0800ba78 	.word	0x0800ba78
 8009054:	0800ba05 	.word	0x0800ba05
 8009058:	0800b9d8 	.word	0x0800b9d8
 800905c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009060:	6018      	str	r0, [r3, #0]
 8009062:	9b03      	ldr	r3, [sp, #12]
 8009064:	2b0e      	cmp	r3, #14
 8009066:	f200 80a1 	bhi.w	80091ac <_dtoa_r+0x444>
 800906a:	2c00      	cmp	r4, #0
 800906c:	f000 809e 	beq.w	80091ac <_dtoa_r+0x444>
 8009070:	2f00      	cmp	r7, #0
 8009072:	dd33      	ble.n	80090dc <_dtoa_r+0x374>
 8009074:	4b9c      	ldr	r3, [pc, #624]	@ (80092e8 <_dtoa_r+0x580>)
 8009076:	f007 020f 	and.w	r2, r7, #15
 800907a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800907e:	ed93 7b00 	vldr	d7, [r3]
 8009082:	05f8      	lsls	r0, r7, #23
 8009084:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009088:	ea4f 1427 	mov.w	r4, r7, asr #4
 800908c:	d516      	bpl.n	80090bc <_dtoa_r+0x354>
 800908e:	4b97      	ldr	r3, [pc, #604]	@ (80092ec <_dtoa_r+0x584>)
 8009090:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009094:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009098:	f7f7 fbe0 	bl	800085c <__aeabi_ddiv>
 800909c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80090a0:	f004 040f 	and.w	r4, r4, #15
 80090a4:	2603      	movs	r6, #3
 80090a6:	4d91      	ldr	r5, [pc, #580]	@ (80092ec <_dtoa_r+0x584>)
 80090a8:	b954      	cbnz	r4, 80090c0 <_dtoa_r+0x358>
 80090aa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80090ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80090b2:	f7f7 fbd3 	bl	800085c <__aeabi_ddiv>
 80090b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80090ba:	e028      	b.n	800910e <_dtoa_r+0x3a6>
 80090bc:	2602      	movs	r6, #2
 80090be:	e7f2      	b.n	80090a6 <_dtoa_r+0x33e>
 80090c0:	07e1      	lsls	r1, r4, #31
 80090c2:	d508      	bpl.n	80090d6 <_dtoa_r+0x36e>
 80090c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80090c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80090cc:	f7f7 fa9c 	bl	8000608 <__aeabi_dmul>
 80090d0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80090d4:	3601      	adds	r6, #1
 80090d6:	1064      	asrs	r4, r4, #1
 80090d8:	3508      	adds	r5, #8
 80090da:	e7e5      	b.n	80090a8 <_dtoa_r+0x340>
 80090dc:	f000 80af 	beq.w	800923e <_dtoa_r+0x4d6>
 80090e0:	427c      	negs	r4, r7
 80090e2:	4b81      	ldr	r3, [pc, #516]	@ (80092e8 <_dtoa_r+0x580>)
 80090e4:	4d81      	ldr	r5, [pc, #516]	@ (80092ec <_dtoa_r+0x584>)
 80090e6:	f004 020f 	and.w	r2, r4, #15
 80090ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80090ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80090f6:	f7f7 fa87 	bl	8000608 <__aeabi_dmul>
 80090fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80090fe:	1124      	asrs	r4, r4, #4
 8009100:	2300      	movs	r3, #0
 8009102:	2602      	movs	r6, #2
 8009104:	2c00      	cmp	r4, #0
 8009106:	f040 808f 	bne.w	8009228 <_dtoa_r+0x4c0>
 800910a:	2b00      	cmp	r3, #0
 800910c:	d1d3      	bne.n	80090b6 <_dtoa_r+0x34e>
 800910e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009110:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009114:	2b00      	cmp	r3, #0
 8009116:	f000 8094 	beq.w	8009242 <_dtoa_r+0x4da>
 800911a:	4b75      	ldr	r3, [pc, #468]	@ (80092f0 <_dtoa_r+0x588>)
 800911c:	2200      	movs	r2, #0
 800911e:	4620      	mov	r0, r4
 8009120:	4629      	mov	r1, r5
 8009122:	f7f7 fce3 	bl	8000aec <__aeabi_dcmplt>
 8009126:	2800      	cmp	r0, #0
 8009128:	f000 808b 	beq.w	8009242 <_dtoa_r+0x4da>
 800912c:	9b03      	ldr	r3, [sp, #12]
 800912e:	2b00      	cmp	r3, #0
 8009130:	f000 8087 	beq.w	8009242 <_dtoa_r+0x4da>
 8009134:	f1bb 0f00 	cmp.w	fp, #0
 8009138:	dd34      	ble.n	80091a4 <_dtoa_r+0x43c>
 800913a:	4620      	mov	r0, r4
 800913c:	4b6d      	ldr	r3, [pc, #436]	@ (80092f4 <_dtoa_r+0x58c>)
 800913e:	2200      	movs	r2, #0
 8009140:	4629      	mov	r1, r5
 8009142:	f7f7 fa61 	bl	8000608 <__aeabi_dmul>
 8009146:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800914a:	f107 38ff 	add.w	r8, r7, #4294967295
 800914e:	3601      	adds	r6, #1
 8009150:	465c      	mov	r4, fp
 8009152:	4630      	mov	r0, r6
 8009154:	f7f7 f9ee 	bl	8000534 <__aeabi_i2d>
 8009158:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800915c:	f7f7 fa54 	bl	8000608 <__aeabi_dmul>
 8009160:	4b65      	ldr	r3, [pc, #404]	@ (80092f8 <_dtoa_r+0x590>)
 8009162:	2200      	movs	r2, #0
 8009164:	f7f7 f89a 	bl	800029c <__adddf3>
 8009168:	4605      	mov	r5, r0
 800916a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800916e:	2c00      	cmp	r4, #0
 8009170:	d16a      	bne.n	8009248 <_dtoa_r+0x4e0>
 8009172:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009176:	4b61      	ldr	r3, [pc, #388]	@ (80092fc <_dtoa_r+0x594>)
 8009178:	2200      	movs	r2, #0
 800917a:	f7f7 f88d 	bl	8000298 <__aeabi_dsub>
 800917e:	4602      	mov	r2, r0
 8009180:	460b      	mov	r3, r1
 8009182:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009186:	462a      	mov	r2, r5
 8009188:	4633      	mov	r3, r6
 800918a:	f7f7 fccd 	bl	8000b28 <__aeabi_dcmpgt>
 800918e:	2800      	cmp	r0, #0
 8009190:	f040 8298 	bne.w	80096c4 <_dtoa_r+0x95c>
 8009194:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009198:	462a      	mov	r2, r5
 800919a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800919e:	f7f7 fca5 	bl	8000aec <__aeabi_dcmplt>
 80091a2:	bb38      	cbnz	r0, 80091f4 <_dtoa_r+0x48c>
 80091a4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80091a8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80091ac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	f2c0 8157 	blt.w	8009462 <_dtoa_r+0x6fa>
 80091b4:	2f0e      	cmp	r7, #14
 80091b6:	f300 8154 	bgt.w	8009462 <_dtoa_r+0x6fa>
 80091ba:	4b4b      	ldr	r3, [pc, #300]	@ (80092e8 <_dtoa_r+0x580>)
 80091bc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80091c0:	ed93 7b00 	vldr	d7, [r3]
 80091c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	ed8d 7b00 	vstr	d7, [sp]
 80091cc:	f280 80e5 	bge.w	800939a <_dtoa_r+0x632>
 80091d0:	9b03      	ldr	r3, [sp, #12]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	f300 80e1 	bgt.w	800939a <_dtoa_r+0x632>
 80091d8:	d10c      	bne.n	80091f4 <_dtoa_r+0x48c>
 80091da:	4b48      	ldr	r3, [pc, #288]	@ (80092fc <_dtoa_r+0x594>)
 80091dc:	2200      	movs	r2, #0
 80091de:	ec51 0b17 	vmov	r0, r1, d7
 80091e2:	f7f7 fa11 	bl	8000608 <__aeabi_dmul>
 80091e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091ea:	f7f7 fc93 	bl	8000b14 <__aeabi_dcmpge>
 80091ee:	2800      	cmp	r0, #0
 80091f0:	f000 8266 	beq.w	80096c0 <_dtoa_r+0x958>
 80091f4:	2400      	movs	r4, #0
 80091f6:	4625      	mov	r5, r4
 80091f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80091fa:	4656      	mov	r6, sl
 80091fc:	ea6f 0803 	mvn.w	r8, r3
 8009200:	2700      	movs	r7, #0
 8009202:	4621      	mov	r1, r4
 8009204:	4648      	mov	r0, r9
 8009206:	f000 fcbf 	bl	8009b88 <_Bfree>
 800920a:	2d00      	cmp	r5, #0
 800920c:	f000 80bd 	beq.w	800938a <_dtoa_r+0x622>
 8009210:	b12f      	cbz	r7, 800921e <_dtoa_r+0x4b6>
 8009212:	42af      	cmp	r7, r5
 8009214:	d003      	beq.n	800921e <_dtoa_r+0x4b6>
 8009216:	4639      	mov	r1, r7
 8009218:	4648      	mov	r0, r9
 800921a:	f000 fcb5 	bl	8009b88 <_Bfree>
 800921e:	4629      	mov	r1, r5
 8009220:	4648      	mov	r0, r9
 8009222:	f000 fcb1 	bl	8009b88 <_Bfree>
 8009226:	e0b0      	b.n	800938a <_dtoa_r+0x622>
 8009228:	07e2      	lsls	r2, r4, #31
 800922a:	d505      	bpl.n	8009238 <_dtoa_r+0x4d0>
 800922c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009230:	f7f7 f9ea 	bl	8000608 <__aeabi_dmul>
 8009234:	3601      	adds	r6, #1
 8009236:	2301      	movs	r3, #1
 8009238:	1064      	asrs	r4, r4, #1
 800923a:	3508      	adds	r5, #8
 800923c:	e762      	b.n	8009104 <_dtoa_r+0x39c>
 800923e:	2602      	movs	r6, #2
 8009240:	e765      	b.n	800910e <_dtoa_r+0x3a6>
 8009242:	9c03      	ldr	r4, [sp, #12]
 8009244:	46b8      	mov	r8, r7
 8009246:	e784      	b.n	8009152 <_dtoa_r+0x3ea>
 8009248:	4b27      	ldr	r3, [pc, #156]	@ (80092e8 <_dtoa_r+0x580>)
 800924a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800924c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009250:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009254:	4454      	add	r4, sl
 8009256:	2900      	cmp	r1, #0
 8009258:	d054      	beq.n	8009304 <_dtoa_r+0x59c>
 800925a:	4929      	ldr	r1, [pc, #164]	@ (8009300 <_dtoa_r+0x598>)
 800925c:	2000      	movs	r0, #0
 800925e:	f7f7 fafd 	bl	800085c <__aeabi_ddiv>
 8009262:	4633      	mov	r3, r6
 8009264:	462a      	mov	r2, r5
 8009266:	f7f7 f817 	bl	8000298 <__aeabi_dsub>
 800926a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800926e:	4656      	mov	r6, sl
 8009270:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009274:	f7f7 fc78 	bl	8000b68 <__aeabi_d2iz>
 8009278:	4605      	mov	r5, r0
 800927a:	f7f7 f95b 	bl	8000534 <__aeabi_i2d>
 800927e:	4602      	mov	r2, r0
 8009280:	460b      	mov	r3, r1
 8009282:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009286:	f7f7 f807 	bl	8000298 <__aeabi_dsub>
 800928a:	3530      	adds	r5, #48	@ 0x30
 800928c:	4602      	mov	r2, r0
 800928e:	460b      	mov	r3, r1
 8009290:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009294:	f806 5b01 	strb.w	r5, [r6], #1
 8009298:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800929c:	f7f7 fc26 	bl	8000aec <__aeabi_dcmplt>
 80092a0:	2800      	cmp	r0, #0
 80092a2:	d172      	bne.n	800938a <_dtoa_r+0x622>
 80092a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092a8:	4911      	ldr	r1, [pc, #68]	@ (80092f0 <_dtoa_r+0x588>)
 80092aa:	2000      	movs	r0, #0
 80092ac:	f7f6 fff4 	bl	8000298 <__aeabi_dsub>
 80092b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80092b4:	f7f7 fc1a 	bl	8000aec <__aeabi_dcmplt>
 80092b8:	2800      	cmp	r0, #0
 80092ba:	f040 80b4 	bne.w	8009426 <_dtoa_r+0x6be>
 80092be:	42a6      	cmp	r6, r4
 80092c0:	f43f af70 	beq.w	80091a4 <_dtoa_r+0x43c>
 80092c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80092c8:	4b0a      	ldr	r3, [pc, #40]	@ (80092f4 <_dtoa_r+0x58c>)
 80092ca:	2200      	movs	r2, #0
 80092cc:	f7f7 f99c 	bl	8000608 <__aeabi_dmul>
 80092d0:	4b08      	ldr	r3, [pc, #32]	@ (80092f4 <_dtoa_r+0x58c>)
 80092d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80092d6:	2200      	movs	r2, #0
 80092d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092dc:	f7f7 f994 	bl	8000608 <__aeabi_dmul>
 80092e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092e4:	e7c4      	b.n	8009270 <_dtoa_r+0x508>
 80092e6:	bf00      	nop
 80092e8:	0800bb70 	.word	0x0800bb70
 80092ec:	0800bb48 	.word	0x0800bb48
 80092f0:	3ff00000 	.word	0x3ff00000
 80092f4:	40240000 	.word	0x40240000
 80092f8:	401c0000 	.word	0x401c0000
 80092fc:	40140000 	.word	0x40140000
 8009300:	3fe00000 	.word	0x3fe00000
 8009304:	4631      	mov	r1, r6
 8009306:	4628      	mov	r0, r5
 8009308:	f7f7 f97e 	bl	8000608 <__aeabi_dmul>
 800930c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009310:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009312:	4656      	mov	r6, sl
 8009314:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009318:	f7f7 fc26 	bl	8000b68 <__aeabi_d2iz>
 800931c:	4605      	mov	r5, r0
 800931e:	f7f7 f909 	bl	8000534 <__aeabi_i2d>
 8009322:	4602      	mov	r2, r0
 8009324:	460b      	mov	r3, r1
 8009326:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800932a:	f7f6 ffb5 	bl	8000298 <__aeabi_dsub>
 800932e:	3530      	adds	r5, #48	@ 0x30
 8009330:	f806 5b01 	strb.w	r5, [r6], #1
 8009334:	4602      	mov	r2, r0
 8009336:	460b      	mov	r3, r1
 8009338:	42a6      	cmp	r6, r4
 800933a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800933e:	f04f 0200 	mov.w	r2, #0
 8009342:	d124      	bne.n	800938e <_dtoa_r+0x626>
 8009344:	4baf      	ldr	r3, [pc, #700]	@ (8009604 <_dtoa_r+0x89c>)
 8009346:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800934a:	f7f6 ffa7 	bl	800029c <__adddf3>
 800934e:	4602      	mov	r2, r0
 8009350:	460b      	mov	r3, r1
 8009352:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009356:	f7f7 fbe7 	bl	8000b28 <__aeabi_dcmpgt>
 800935a:	2800      	cmp	r0, #0
 800935c:	d163      	bne.n	8009426 <_dtoa_r+0x6be>
 800935e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009362:	49a8      	ldr	r1, [pc, #672]	@ (8009604 <_dtoa_r+0x89c>)
 8009364:	2000      	movs	r0, #0
 8009366:	f7f6 ff97 	bl	8000298 <__aeabi_dsub>
 800936a:	4602      	mov	r2, r0
 800936c:	460b      	mov	r3, r1
 800936e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009372:	f7f7 fbbb 	bl	8000aec <__aeabi_dcmplt>
 8009376:	2800      	cmp	r0, #0
 8009378:	f43f af14 	beq.w	80091a4 <_dtoa_r+0x43c>
 800937c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800937e:	1e73      	subs	r3, r6, #1
 8009380:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009382:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009386:	2b30      	cmp	r3, #48	@ 0x30
 8009388:	d0f8      	beq.n	800937c <_dtoa_r+0x614>
 800938a:	4647      	mov	r7, r8
 800938c:	e03b      	b.n	8009406 <_dtoa_r+0x69e>
 800938e:	4b9e      	ldr	r3, [pc, #632]	@ (8009608 <_dtoa_r+0x8a0>)
 8009390:	f7f7 f93a 	bl	8000608 <__aeabi_dmul>
 8009394:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009398:	e7bc      	b.n	8009314 <_dtoa_r+0x5ac>
 800939a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800939e:	4656      	mov	r6, sl
 80093a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093a4:	4620      	mov	r0, r4
 80093a6:	4629      	mov	r1, r5
 80093a8:	f7f7 fa58 	bl	800085c <__aeabi_ddiv>
 80093ac:	f7f7 fbdc 	bl	8000b68 <__aeabi_d2iz>
 80093b0:	4680      	mov	r8, r0
 80093b2:	f7f7 f8bf 	bl	8000534 <__aeabi_i2d>
 80093b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093ba:	f7f7 f925 	bl	8000608 <__aeabi_dmul>
 80093be:	4602      	mov	r2, r0
 80093c0:	460b      	mov	r3, r1
 80093c2:	4620      	mov	r0, r4
 80093c4:	4629      	mov	r1, r5
 80093c6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80093ca:	f7f6 ff65 	bl	8000298 <__aeabi_dsub>
 80093ce:	f806 4b01 	strb.w	r4, [r6], #1
 80093d2:	9d03      	ldr	r5, [sp, #12]
 80093d4:	eba6 040a 	sub.w	r4, r6, sl
 80093d8:	42a5      	cmp	r5, r4
 80093da:	4602      	mov	r2, r0
 80093dc:	460b      	mov	r3, r1
 80093de:	d133      	bne.n	8009448 <_dtoa_r+0x6e0>
 80093e0:	f7f6 ff5c 	bl	800029c <__adddf3>
 80093e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093e8:	4604      	mov	r4, r0
 80093ea:	460d      	mov	r5, r1
 80093ec:	f7f7 fb9c 	bl	8000b28 <__aeabi_dcmpgt>
 80093f0:	b9c0      	cbnz	r0, 8009424 <_dtoa_r+0x6bc>
 80093f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093f6:	4620      	mov	r0, r4
 80093f8:	4629      	mov	r1, r5
 80093fa:	f7f7 fb6d 	bl	8000ad8 <__aeabi_dcmpeq>
 80093fe:	b110      	cbz	r0, 8009406 <_dtoa_r+0x69e>
 8009400:	f018 0f01 	tst.w	r8, #1
 8009404:	d10e      	bne.n	8009424 <_dtoa_r+0x6bc>
 8009406:	9902      	ldr	r1, [sp, #8]
 8009408:	4648      	mov	r0, r9
 800940a:	f000 fbbd 	bl	8009b88 <_Bfree>
 800940e:	2300      	movs	r3, #0
 8009410:	7033      	strb	r3, [r6, #0]
 8009412:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009414:	3701      	adds	r7, #1
 8009416:	601f      	str	r7, [r3, #0]
 8009418:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800941a:	2b00      	cmp	r3, #0
 800941c:	f000 824b 	beq.w	80098b6 <_dtoa_r+0xb4e>
 8009420:	601e      	str	r6, [r3, #0]
 8009422:	e248      	b.n	80098b6 <_dtoa_r+0xb4e>
 8009424:	46b8      	mov	r8, r7
 8009426:	4633      	mov	r3, r6
 8009428:	461e      	mov	r6, r3
 800942a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800942e:	2a39      	cmp	r2, #57	@ 0x39
 8009430:	d106      	bne.n	8009440 <_dtoa_r+0x6d8>
 8009432:	459a      	cmp	sl, r3
 8009434:	d1f8      	bne.n	8009428 <_dtoa_r+0x6c0>
 8009436:	2230      	movs	r2, #48	@ 0x30
 8009438:	f108 0801 	add.w	r8, r8, #1
 800943c:	f88a 2000 	strb.w	r2, [sl]
 8009440:	781a      	ldrb	r2, [r3, #0]
 8009442:	3201      	adds	r2, #1
 8009444:	701a      	strb	r2, [r3, #0]
 8009446:	e7a0      	b.n	800938a <_dtoa_r+0x622>
 8009448:	4b6f      	ldr	r3, [pc, #444]	@ (8009608 <_dtoa_r+0x8a0>)
 800944a:	2200      	movs	r2, #0
 800944c:	f7f7 f8dc 	bl	8000608 <__aeabi_dmul>
 8009450:	2200      	movs	r2, #0
 8009452:	2300      	movs	r3, #0
 8009454:	4604      	mov	r4, r0
 8009456:	460d      	mov	r5, r1
 8009458:	f7f7 fb3e 	bl	8000ad8 <__aeabi_dcmpeq>
 800945c:	2800      	cmp	r0, #0
 800945e:	d09f      	beq.n	80093a0 <_dtoa_r+0x638>
 8009460:	e7d1      	b.n	8009406 <_dtoa_r+0x69e>
 8009462:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009464:	2a00      	cmp	r2, #0
 8009466:	f000 80ea 	beq.w	800963e <_dtoa_r+0x8d6>
 800946a:	9a07      	ldr	r2, [sp, #28]
 800946c:	2a01      	cmp	r2, #1
 800946e:	f300 80cd 	bgt.w	800960c <_dtoa_r+0x8a4>
 8009472:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009474:	2a00      	cmp	r2, #0
 8009476:	f000 80c1 	beq.w	80095fc <_dtoa_r+0x894>
 800947a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800947e:	9c08      	ldr	r4, [sp, #32]
 8009480:	9e00      	ldr	r6, [sp, #0]
 8009482:	9a00      	ldr	r2, [sp, #0]
 8009484:	441a      	add	r2, r3
 8009486:	9200      	str	r2, [sp, #0]
 8009488:	9a06      	ldr	r2, [sp, #24]
 800948a:	2101      	movs	r1, #1
 800948c:	441a      	add	r2, r3
 800948e:	4648      	mov	r0, r9
 8009490:	9206      	str	r2, [sp, #24]
 8009492:	f000 fc2d 	bl	8009cf0 <__i2b>
 8009496:	4605      	mov	r5, r0
 8009498:	b166      	cbz	r6, 80094b4 <_dtoa_r+0x74c>
 800949a:	9b06      	ldr	r3, [sp, #24]
 800949c:	2b00      	cmp	r3, #0
 800949e:	dd09      	ble.n	80094b4 <_dtoa_r+0x74c>
 80094a0:	42b3      	cmp	r3, r6
 80094a2:	9a00      	ldr	r2, [sp, #0]
 80094a4:	bfa8      	it	ge
 80094a6:	4633      	movge	r3, r6
 80094a8:	1ad2      	subs	r2, r2, r3
 80094aa:	9200      	str	r2, [sp, #0]
 80094ac:	9a06      	ldr	r2, [sp, #24]
 80094ae:	1af6      	subs	r6, r6, r3
 80094b0:	1ad3      	subs	r3, r2, r3
 80094b2:	9306      	str	r3, [sp, #24]
 80094b4:	9b08      	ldr	r3, [sp, #32]
 80094b6:	b30b      	cbz	r3, 80094fc <_dtoa_r+0x794>
 80094b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	f000 80c6 	beq.w	800964c <_dtoa_r+0x8e4>
 80094c0:	2c00      	cmp	r4, #0
 80094c2:	f000 80c0 	beq.w	8009646 <_dtoa_r+0x8de>
 80094c6:	4629      	mov	r1, r5
 80094c8:	4622      	mov	r2, r4
 80094ca:	4648      	mov	r0, r9
 80094cc:	f000 fcc8 	bl	8009e60 <__pow5mult>
 80094d0:	9a02      	ldr	r2, [sp, #8]
 80094d2:	4601      	mov	r1, r0
 80094d4:	4605      	mov	r5, r0
 80094d6:	4648      	mov	r0, r9
 80094d8:	f000 fc20 	bl	8009d1c <__multiply>
 80094dc:	9902      	ldr	r1, [sp, #8]
 80094de:	4680      	mov	r8, r0
 80094e0:	4648      	mov	r0, r9
 80094e2:	f000 fb51 	bl	8009b88 <_Bfree>
 80094e6:	9b08      	ldr	r3, [sp, #32]
 80094e8:	1b1b      	subs	r3, r3, r4
 80094ea:	9308      	str	r3, [sp, #32]
 80094ec:	f000 80b1 	beq.w	8009652 <_dtoa_r+0x8ea>
 80094f0:	9a08      	ldr	r2, [sp, #32]
 80094f2:	4641      	mov	r1, r8
 80094f4:	4648      	mov	r0, r9
 80094f6:	f000 fcb3 	bl	8009e60 <__pow5mult>
 80094fa:	9002      	str	r0, [sp, #8]
 80094fc:	2101      	movs	r1, #1
 80094fe:	4648      	mov	r0, r9
 8009500:	f000 fbf6 	bl	8009cf0 <__i2b>
 8009504:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009506:	4604      	mov	r4, r0
 8009508:	2b00      	cmp	r3, #0
 800950a:	f000 81d8 	beq.w	80098be <_dtoa_r+0xb56>
 800950e:	461a      	mov	r2, r3
 8009510:	4601      	mov	r1, r0
 8009512:	4648      	mov	r0, r9
 8009514:	f000 fca4 	bl	8009e60 <__pow5mult>
 8009518:	9b07      	ldr	r3, [sp, #28]
 800951a:	2b01      	cmp	r3, #1
 800951c:	4604      	mov	r4, r0
 800951e:	f300 809f 	bgt.w	8009660 <_dtoa_r+0x8f8>
 8009522:	9b04      	ldr	r3, [sp, #16]
 8009524:	2b00      	cmp	r3, #0
 8009526:	f040 8097 	bne.w	8009658 <_dtoa_r+0x8f0>
 800952a:	9b05      	ldr	r3, [sp, #20]
 800952c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009530:	2b00      	cmp	r3, #0
 8009532:	f040 8093 	bne.w	800965c <_dtoa_r+0x8f4>
 8009536:	9b05      	ldr	r3, [sp, #20]
 8009538:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800953c:	0d1b      	lsrs	r3, r3, #20
 800953e:	051b      	lsls	r3, r3, #20
 8009540:	b133      	cbz	r3, 8009550 <_dtoa_r+0x7e8>
 8009542:	9b00      	ldr	r3, [sp, #0]
 8009544:	3301      	adds	r3, #1
 8009546:	9300      	str	r3, [sp, #0]
 8009548:	9b06      	ldr	r3, [sp, #24]
 800954a:	3301      	adds	r3, #1
 800954c:	9306      	str	r3, [sp, #24]
 800954e:	2301      	movs	r3, #1
 8009550:	9308      	str	r3, [sp, #32]
 8009552:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009554:	2b00      	cmp	r3, #0
 8009556:	f000 81b8 	beq.w	80098ca <_dtoa_r+0xb62>
 800955a:	6923      	ldr	r3, [r4, #16]
 800955c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009560:	6918      	ldr	r0, [r3, #16]
 8009562:	f000 fb79 	bl	8009c58 <__hi0bits>
 8009566:	f1c0 0020 	rsb	r0, r0, #32
 800956a:	9b06      	ldr	r3, [sp, #24]
 800956c:	4418      	add	r0, r3
 800956e:	f010 001f 	ands.w	r0, r0, #31
 8009572:	f000 8082 	beq.w	800967a <_dtoa_r+0x912>
 8009576:	f1c0 0320 	rsb	r3, r0, #32
 800957a:	2b04      	cmp	r3, #4
 800957c:	dd73      	ble.n	8009666 <_dtoa_r+0x8fe>
 800957e:	9b00      	ldr	r3, [sp, #0]
 8009580:	f1c0 001c 	rsb	r0, r0, #28
 8009584:	4403      	add	r3, r0
 8009586:	9300      	str	r3, [sp, #0]
 8009588:	9b06      	ldr	r3, [sp, #24]
 800958a:	4403      	add	r3, r0
 800958c:	4406      	add	r6, r0
 800958e:	9306      	str	r3, [sp, #24]
 8009590:	9b00      	ldr	r3, [sp, #0]
 8009592:	2b00      	cmp	r3, #0
 8009594:	dd05      	ble.n	80095a2 <_dtoa_r+0x83a>
 8009596:	9902      	ldr	r1, [sp, #8]
 8009598:	461a      	mov	r2, r3
 800959a:	4648      	mov	r0, r9
 800959c:	f000 fcba 	bl	8009f14 <__lshift>
 80095a0:	9002      	str	r0, [sp, #8]
 80095a2:	9b06      	ldr	r3, [sp, #24]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	dd05      	ble.n	80095b4 <_dtoa_r+0x84c>
 80095a8:	4621      	mov	r1, r4
 80095aa:	461a      	mov	r2, r3
 80095ac:	4648      	mov	r0, r9
 80095ae:	f000 fcb1 	bl	8009f14 <__lshift>
 80095b2:	4604      	mov	r4, r0
 80095b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d061      	beq.n	800967e <_dtoa_r+0x916>
 80095ba:	9802      	ldr	r0, [sp, #8]
 80095bc:	4621      	mov	r1, r4
 80095be:	f000 fd15 	bl	8009fec <__mcmp>
 80095c2:	2800      	cmp	r0, #0
 80095c4:	da5b      	bge.n	800967e <_dtoa_r+0x916>
 80095c6:	2300      	movs	r3, #0
 80095c8:	9902      	ldr	r1, [sp, #8]
 80095ca:	220a      	movs	r2, #10
 80095cc:	4648      	mov	r0, r9
 80095ce:	f000 fafd 	bl	8009bcc <__multadd>
 80095d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095d4:	9002      	str	r0, [sp, #8]
 80095d6:	f107 38ff 	add.w	r8, r7, #4294967295
 80095da:	2b00      	cmp	r3, #0
 80095dc:	f000 8177 	beq.w	80098ce <_dtoa_r+0xb66>
 80095e0:	4629      	mov	r1, r5
 80095e2:	2300      	movs	r3, #0
 80095e4:	220a      	movs	r2, #10
 80095e6:	4648      	mov	r0, r9
 80095e8:	f000 faf0 	bl	8009bcc <__multadd>
 80095ec:	f1bb 0f00 	cmp.w	fp, #0
 80095f0:	4605      	mov	r5, r0
 80095f2:	dc6f      	bgt.n	80096d4 <_dtoa_r+0x96c>
 80095f4:	9b07      	ldr	r3, [sp, #28]
 80095f6:	2b02      	cmp	r3, #2
 80095f8:	dc49      	bgt.n	800968e <_dtoa_r+0x926>
 80095fa:	e06b      	b.n	80096d4 <_dtoa_r+0x96c>
 80095fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80095fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009602:	e73c      	b.n	800947e <_dtoa_r+0x716>
 8009604:	3fe00000 	.word	0x3fe00000
 8009608:	40240000 	.word	0x40240000
 800960c:	9b03      	ldr	r3, [sp, #12]
 800960e:	1e5c      	subs	r4, r3, #1
 8009610:	9b08      	ldr	r3, [sp, #32]
 8009612:	42a3      	cmp	r3, r4
 8009614:	db09      	blt.n	800962a <_dtoa_r+0x8c2>
 8009616:	1b1c      	subs	r4, r3, r4
 8009618:	9b03      	ldr	r3, [sp, #12]
 800961a:	2b00      	cmp	r3, #0
 800961c:	f6bf af30 	bge.w	8009480 <_dtoa_r+0x718>
 8009620:	9b00      	ldr	r3, [sp, #0]
 8009622:	9a03      	ldr	r2, [sp, #12]
 8009624:	1a9e      	subs	r6, r3, r2
 8009626:	2300      	movs	r3, #0
 8009628:	e72b      	b.n	8009482 <_dtoa_r+0x71a>
 800962a:	9b08      	ldr	r3, [sp, #32]
 800962c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800962e:	9408      	str	r4, [sp, #32]
 8009630:	1ae3      	subs	r3, r4, r3
 8009632:	441a      	add	r2, r3
 8009634:	9e00      	ldr	r6, [sp, #0]
 8009636:	9b03      	ldr	r3, [sp, #12]
 8009638:	920d      	str	r2, [sp, #52]	@ 0x34
 800963a:	2400      	movs	r4, #0
 800963c:	e721      	b.n	8009482 <_dtoa_r+0x71a>
 800963e:	9c08      	ldr	r4, [sp, #32]
 8009640:	9e00      	ldr	r6, [sp, #0]
 8009642:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009644:	e728      	b.n	8009498 <_dtoa_r+0x730>
 8009646:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800964a:	e751      	b.n	80094f0 <_dtoa_r+0x788>
 800964c:	9a08      	ldr	r2, [sp, #32]
 800964e:	9902      	ldr	r1, [sp, #8]
 8009650:	e750      	b.n	80094f4 <_dtoa_r+0x78c>
 8009652:	f8cd 8008 	str.w	r8, [sp, #8]
 8009656:	e751      	b.n	80094fc <_dtoa_r+0x794>
 8009658:	2300      	movs	r3, #0
 800965a:	e779      	b.n	8009550 <_dtoa_r+0x7e8>
 800965c:	9b04      	ldr	r3, [sp, #16]
 800965e:	e777      	b.n	8009550 <_dtoa_r+0x7e8>
 8009660:	2300      	movs	r3, #0
 8009662:	9308      	str	r3, [sp, #32]
 8009664:	e779      	b.n	800955a <_dtoa_r+0x7f2>
 8009666:	d093      	beq.n	8009590 <_dtoa_r+0x828>
 8009668:	9a00      	ldr	r2, [sp, #0]
 800966a:	331c      	adds	r3, #28
 800966c:	441a      	add	r2, r3
 800966e:	9200      	str	r2, [sp, #0]
 8009670:	9a06      	ldr	r2, [sp, #24]
 8009672:	441a      	add	r2, r3
 8009674:	441e      	add	r6, r3
 8009676:	9206      	str	r2, [sp, #24]
 8009678:	e78a      	b.n	8009590 <_dtoa_r+0x828>
 800967a:	4603      	mov	r3, r0
 800967c:	e7f4      	b.n	8009668 <_dtoa_r+0x900>
 800967e:	9b03      	ldr	r3, [sp, #12]
 8009680:	2b00      	cmp	r3, #0
 8009682:	46b8      	mov	r8, r7
 8009684:	dc20      	bgt.n	80096c8 <_dtoa_r+0x960>
 8009686:	469b      	mov	fp, r3
 8009688:	9b07      	ldr	r3, [sp, #28]
 800968a:	2b02      	cmp	r3, #2
 800968c:	dd1e      	ble.n	80096cc <_dtoa_r+0x964>
 800968e:	f1bb 0f00 	cmp.w	fp, #0
 8009692:	f47f adb1 	bne.w	80091f8 <_dtoa_r+0x490>
 8009696:	4621      	mov	r1, r4
 8009698:	465b      	mov	r3, fp
 800969a:	2205      	movs	r2, #5
 800969c:	4648      	mov	r0, r9
 800969e:	f000 fa95 	bl	8009bcc <__multadd>
 80096a2:	4601      	mov	r1, r0
 80096a4:	4604      	mov	r4, r0
 80096a6:	9802      	ldr	r0, [sp, #8]
 80096a8:	f000 fca0 	bl	8009fec <__mcmp>
 80096ac:	2800      	cmp	r0, #0
 80096ae:	f77f ada3 	ble.w	80091f8 <_dtoa_r+0x490>
 80096b2:	4656      	mov	r6, sl
 80096b4:	2331      	movs	r3, #49	@ 0x31
 80096b6:	f806 3b01 	strb.w	r3, [r6], #1
 80096ba:	f108 0801 	add.w	r8, r8, #1
 80096be:	e59f      	b.n	8009200 <_dtoa_r+0x498>
 80096c0:	9c03      	ldr	r4, [sp, #12]
 80096c2:	46b8      	mov	r8, r7
 80096c4:	4625      	mov	r5, r4
 80096c6:	e7f4      	b.n	80096b2 <_dtoa_r+0x94a>
 80096c8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80096cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	f000 8101 	beq.w	80098d6 <_dtoa_r+0xb6e>
 80096d4:	2e00      	cmp	r6, #0
 80096d6:	dd05      	ble.n	80096e4 <_dtoa_r+0x97c>
 80096d8:	4629      	mov	r1, r5
 80096da:	4632      	mov	r2, r6
 80096dc:	4648      	mov	r0, r9
 80096de:	f000 fc19 	bl	8009f14 <__lshift>
 80096e2:	4605      	mov	r5, r0
 80096e4:	9b08      	ldr	r3, [sp, #32]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d05c      	beq.n	80097a4 <_dtoa_r+0xa3c>
 80096ea:	6869      	ldr	r1, [r5, #4]
 80096ec:	4648      	mov	r0, r9
 80096ee:	f000 fa0b 	bl	8009b08 <_Balloc>
 80096f2:	4606      	mov	r6, r0
 80096f4:	b928      	cbnz	r0, 8009702 <_dtoa_r+0x99a>
 80096f6:	4b82      	ldr	r3, [pc, #520]	@ (8009900 <_dtoa_r+0xb98>)
 80096f8:	4602      	mov	r2, r0
 80096fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80096fe:	f7ff bb4a 	b.w	8008d96 <_dtoa_r+0x2e>
 8009702:	692a      	ldr	r2, [r5, #16]
 8009704:	3202      	adds	r2, #2
 8009706:	0092      	lsls	r2, r2, #2
 8009708:	f105 010c 	add.w	r1, r5, #12
 800970c:	300c      	adds	r0, #12
 800970e:	f7ff fa92 	bl	8008c36 <memcpy>
 8009712:	2201      	movs	r2, #1
 8009714:	4631      	mov	r1, r6
 8009716:	4648      	mov	r0, r9
 8009718:	f000 fbfc 	bl	8009f14 <__lshift>
 800971c:	f10a 0301 	add.w	r3, sl, #1
 8009720:	9300      	str	r3, [sp, #0]
 8009722:	eb0a 030b 	add.w	r3, sl, fp
 8009726:	9308      	str	r3, [sp, #32]
 8009728:	9b04      	ldr	r3, [sp, #16]
 800972a:	f003 0301 	and.w	r3, r3, #1
 800972e:	462f      	mov	r7, r5
 8009730:	9306      	str	r3, [sp, #24]
 8009732:	4605      	mov	r5, r0
 8009734:	9b00      	ldr	r3, [sp, #0]
 8009736:	9802      	ldr	r0, [sp, #8]
 8009738:	4621      	mov	r1, r4
 800973a:	f103 3bff 	add.w	fp, r3, #4294967295
 800973e:	f7ff fa88 	bl	8008c52 <quorem>
 8009742:	4603      	mov	r3, r0
 8009744:	3330      	adds	r3, #48	@ 0x30
 8009746:	9003      	str	r0, [sp, #12]
 8009748:	4639      	mov	r1, r7
 800974a:	9802      	ldr	r0, [sp, #8]
 800974c:	9309      	str	r3, [sp, #36]	@ 0x24
 800974e:	f000 fc4d 	bl	8009fec <__mcmp>
 8009752:	462a      	mov	r2, r5
 8009754:	9004      	str	r0, [sp, #16]
 8009756:	4621      	mov	r1, r4
 8009758:	4648      	mov	r0, r9
 800975a:	f000 fc63 	bl	800a024 <__mdiff>
 800975e:	68c2      	ldr	r2, [r0, #12]
 8009760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009762:	4606      	mov	r6, r0
 8009764:	bb02      	cbnz	r2, 80097a8 <_dtoa_r+0xa40>
 8009766:	4601      	mov	r1, r0
 8009768:	9802      	ldr	r0, [sp, #8]
 800976a:	f000 fc3f 	bl	8009fec <__mcmp>
 800976e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009770:	4602      	mov	r2, r0
 8009772:	4631      	mov	r1, r6
 8009774:	4648      	mov	r0, r9
 8009776:	920c      	str	r2, [sp, #48]	@ 0x30
 8009778:	9309      	str	r3, [sp, #36]	@ 0x24
 800977a:	f000 fa05 	bl	8009b88 <_Bfree>
 800977e:	9b07      	ldr	r3, [sp, #28]
 8009780:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009782:	9e00      	ldr	r6, [sp, #0]
 8009784:	ea42 0103 	orr.w	r1, r2, r3
 8009788:	9b06      	ldr	r3, [sp, #24]
 800978a:	4319      	orrs	r1, r3
 800978c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800978e:	d10d      	bne.n	80097ac <_dtoa_r+0xa44>
 8009790:	2b39      	cmp	r3, #57	@ 0x39
 8009792:	d027      	beq.n	80097e4 <_dtoa_r+0xa7c>
 8009794:	9a04      	ldr	r2, [sp, #16]
 8009796:	2a00      	cmp	r2, #0
 8009798:	dd01      	ble.n	800979e <_dtoa_r+0xa36>
 800979a:	9b03      	ldr	r3, [sp, #12]
 800979c:	3331      	adds	r3, #49	@ 0x31
 800979e:	f88b 3000 	strb.w	r3, [fp]
 80097a2:	e52e      	b.n	8009202 <_dtoa_r+0x49a>
 80097a4:	4628      	mov	r0, r5
 80097a6:	e7b9      	b.n	800971c <_dtoa_r+0x9b4>
 80097a8:	2201      	movs	r2, #1
 80097aa:	e7e2      	b.n	8009772 <_dtoa_r+0xa0a>
 80097ac:	9904      	ldr	r1, [sp, #16]
 80097ae:	2900      	cmp	r1, #0
 80097b0:	db04      	blt.n	80097bc <_dtoa_r+0xa54>
 80097b2:	9807      	ldr	r0, [sp, #28]
 80097b4:	4301      	orrs	r1, r0
 80097b6:	9806      	ldr	r0, [sp, #24]
 80097b8:	4301      	orrs	r1, r0
 80097ba:	d120      	bne.n	80097fe <_dtoa_r+0xa96>
 80097bc:	2a00      	cmp	r2, #0
 80097be:	ddee      	ble.n	800979e <_dtoa_r+0xa36>
 80097c0:	9902      	ldr	r1, [sp, #8]
 80097c2:	9300      	str	r3, [sp, #0]
 80097c4:	2201      	movs	r2, #1
 80097c6:	4648      	mov	r0, r9
 80097c8:	f000 fba4 	bl	8009f14 <__lshift>
 80097cc:	4621      	mov	r1, r4
 80097ce:	9002      	str	r0, [sp, #8]
 80097d0:	f000 fc0c 	bl	8009fec <__mcmp>
 80097d4:	2800      	cmp	r0, #0
 80097d6:	9b00      	ldr	r3, [sp, #0]
 80097d8:	dc02      	bgt.n	80097e0 <_dtoa_r+0xa78>
 80097da:	d1e0      	bne.n	800979e <_dtoa_r+0xa36>
 80097dc:	07da      	lsls	r2, r3, #31
 80097de:	d5de      	bpl.n	800979e <_dtoa_r+0xa36>
 80097e0:	2b39      	cmp	r3, #57	@ 0x39
 80097e2:	d1da      	bne.n	800979a <_dtoa_r+0xa32>
 80097e4:	2339      	movs	r3, #57	@ 0x39
 80097e6:	f88b 3000 	strb.w	r3, [fp]
 80097ea:	4633      	mov	r3, r6
 80097ec:	461e      	mov	r6, r3
 80097ee:	3b01      	subs	r3, #1
 80097f0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80097f4:	2a39      	cmp	r2, #57	@ 0x39
 80097f6:	d04e      	beq.n	8009896 <_dtoa_r+0xb2e>
 80097f8:	3201      	adds	r2, #1
 80097fa:	701a      	strb	r2, [r3, #0]
 80097fc:	e501      	b.n	8009202 <_dtoa_r+0x49a>
 80097fe:	2a00      	cmp	r2, #0
 8009800:	dd03      	ble.n	800980a <_dtoa_r+0xaa2>
 8009802:	2b39      	cmp	r3, #57	@ 0x39
 8009804:	d0ee      	beq.n	80097e4 <_dtoa_r+0xa7c>
 8009806:	3301      	adds	r3, #1
 8009808:	e7c9      	b.n	800979e <_dtoa_r+0xa36>
 800980a:	9a00      	ldr	r2, [sp, #0]
 800980c:	9908      	ldr	r1, [sp, #32]
 800980e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009812:	428a      	cmp	r2, r1
 8009814:	d028      	beq.n	8009868 <_dtoa_r+0xb00>
 8009816:	9902      	ldr	r1, [sp, #8]
 8009818:	2300      	movs	r3, #0
 800981a:	220a      	movs	r2, #10
 800981c:	4648      	mov	r0, r9
 800981e:	f000 f9d5 	bl	8009bcc <__multadd>
 8009822:	42af      	cmp	r7, r5
 8009824:	9002      	str	r0, [sp, #8]
 8009826:	f04f 0300 	mov.w	r3, #0
 800982a:	f04f 020a 	mov.w	r2, #10
 800982e:	4639      	mov	r1, r7
 8009830:	4648      	mov	r0, r9
 8009832:	d107      	bne.n	8009844 <_dtoa_r+0xadc>
 8009834:	f000 f9ca 	bl	8009bcc <__multadd>
 8009838:	4607      	mov	r7, r0
 800983a:	4605      	mov	r5, r0
 800983c:	9b00      	ldr	r3, [sp, #0]
 800983e:	3301      	adds	r3, #1
 8009840:	9300      	str	r3, [sp, #0]
 8009842:	e777      	b.n	8009734 <_dtoa_r+0x9cc>
 8009844:	f000 f9c2 	bl	8009bcc <__multadd>
 8009848:	4629      	mov	r1, r5
 800984a:	4607      	mov	r7, r0
 800984c:	2300      	movs	r3, #0
 800984e:	220a      	movs	r2, #10
 8009850:	4648      	mov	r0, r9
 8009852:	f000 f9bb 	bl	8009bcc <__multadd>
 8009856:	4605      	mov	r5, r0
 8009858:	e7f0      	b.n	800983c <_dtoa_r+0xad4>
 800985a:	f1bb 0f00 	cmp.w	fp, #0
 800985e:	bfcc      	ite	gt
 8009860:	465e      	movgt	r6, fp
 8009862:	2601      	movle	r6, #1
 8009864:	4456      	add	r6, sl
 8009866:	2700      	movs	r7, #0
 8009868:	9902      	ldr	r1, [sp, #8]
 800986a:	9300      	str	r3, [sp, #0]
 800986c:	2201      	movs	r2, #1
 800986e:	4648      	mov	r0, r9
 8009870:	f000 fb50 	bl	8009f14 <__lshift>
 8009874:	4621      	mov	r1, r4
 8009876:	9002      	str	r0, [sp, #8]
 8009878:	f000 fbb8 	bl	8009fec <__mcmp>
 800987c:	2800      	cmp	r0, #0
 800987e:	dcb4      	bgt.n	80097ea <_dtoa_r+0xa82>
 8009880:	d102      	bne.n	8009888 <_dtoa_r+0xb20>
 8009882:	9b00      	ldr	r3, [sp, #0]
 8009884:	07db      	lsls	r3, r3, #31
 8009886:	d4b0      	bmi.n	80097ea <_dtoa_r+0xa82>
 8009888:	4633      	mov	r3, r6
 800988a:	461e      	mov	r6, r3
 800988c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009890:	2a30      	cmp	r2, #48	@ 0x30
 8009892:	d0fa      	beq.n	800988a <_dtoa_r+0xb22>
 8009894:	e4b5      	b.n	8009202 <_dtoa_r+0x49a>
 8009896:	459a      	cmp	sl, r3
 8009898:	d1a8      	bne.n	80097ec <_dtoa_r+0xa84>
 800989a:	2331      	movs	r3, #49	@ 0x31
 800989c:	f108 0801 	add.w	r8, r8, #1
 80098a0:	f88a 3000 	strb.w	r3, [sl]
 80098a4:	e4ad      	b.n	8009202 <_dtoa_r+0x49a>
 80098a6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80098a8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009904 <_dtoa_r+0xb9c>
 80098ac:	b11b      	cbz	r3, 80098b6 <_dtoa_r+0xb4e>
 80098ae:	f10a 0308 	add.w	r3, sl, #8
 80098b2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80098b4:	6013      	str	r3, [r2, #0]
 80098b6:	4650      	mov	r0, sl
 80098b8:	b017      	add	sp, #92	@ 0x5c
 80098ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098be:	9b07      	ldr	r3, [sp, #28]
 80098c0:	2b01      	cmp	r3, #1
 80098c2:	f77f ae2e 	ble.w	8009522 <_dtoa_r+0x7ba>
 80098c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80098c8:	9308      	str	r3, [sp, #32]
 80098ca:	2001      	movs	r0, #1
 80098cc:	e64d      	b.n	800956a <_dtoa_r+0x802>
 80098ce:	f1bb 0f00 	cmp.w	fp, #0
 80098d2:	f77f aed9 	ble.w	8009688 <_dtoa_r+0x920>
 80098d6:	4656      	mov	r6, sl
 80098d8:	9802      	ldr	r0, [sp, #8]
 80098da:	4621      	mov	r1, r4
 80098dc:	f7ff f9b9 	bl	8008c52 <quorem>
 80098e0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80098e4:	f806 3b01 	strb.w	r3, [r6], #1
 80098e8:	eba6 020a 	sub.w	r2, r6, sl
 80098ec:	4593      	cmp	fp, r2
 80098ee:	ddb4      	ble.n	800985a <_dtoa_r+0xaf2>
 80098f0:	9902      	ldr	r1, [sp, #8]
 80098f2:	2300      	movs	r3, #0
 80098f4:	220a      	movs	r2, #10
 80098f6:	4648      	mov	r0, r9
 80098f8:	f000 f968 	bl	8009bcc <__multadd>
 80098fc:	9002      	str	r0, [sp, #8]
 80098fe:	e7eb      	b.n	80098d8 <_dtoa_r+0xb70>
 8009900:	0800ba78 	.word	0x0800ba78
 8009904:	0800b9fc 	.word	0x0800b9fc

08009908 <_free_r>:
 8009908:	b538      	push	{r3, r4, r5, lr}
 800990a:	4605      	mov	r5, r0
 800990c:	2900      	cmp	r1, #0
 800990e:	d041      	beq.n	8009994 <_free_r+0x8c>
 8009910:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009914:	1f0c      	subs	r4, r1, #4
 8009916:	2b00      	cmp	r3, #0
 8009918:	bfb8      	it	lt
 800991a:	18e4      	addlt	r4, r4, r3
 800991c:	f000 f8e8 	bl	8009af0 <__malloc_lock>
 8009920:	4a1d      	ldr	r2, [pc, #116]	@ (8009998 <_free_r+0x90>)
 8009922:	6813      	ldr	r3, [r2, #0]
 8009924:	b933      	cbnz	r3, 8009934 <_free_r+0x2c>
 8009926:	6063      	str	r3, [r4, #4]
 8009928:	6014      	str	r4, [r2, #0]
 800992a:	4628      	mov	r0, r5
 800992c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009930:	f000 b8e4 	b.w	8009afc <__malloc_unlock>
 8009934:	42a3      	cmp	r3, r4
 8009936:	d908      	bls.n	800994a <_free_r+0x42>
 8009938:	6820      	ldr	r0, [r4, #0]
 800993a:	1821      	adds	r1, r4, r0
 800993c:	428b      	cmp	r3, r1
 800993e:	bf01      	itttt	eq
 8009940:	6819      	ldreq	r1, [r3, #0]
 8009942:	685b      	ldreq	r3, [r3, #4]
 8009944:	1809      	addeq	r1, r1, r0
 8009946:	6021      	streq	r1, [r4, #0]
 8009948:	e7ed      	b.n	8009926 <_free_r+0x1e>
 800994a:	461a      	mov	r2, r3
 800994c:	685b      	ldr	r3, [r3, #4]
 800994e:	b10b      	cbz	r3, 8009954 <_free_r+0x4c>
 8009950:	42a3      	cmp	r3, r4
 8009952:	d9fa      	bls.n	800994a <_free_r+0x42>
 8009954:	6811      	ldr	r1, [r2, #0]
 8009956:	1850      	adds	r0, r2, r1
 8009958:	42a0      	cmp	r0, r4
 800995a:	d10b      	bne.n	8009974 <_free_r+0x6c>
 800995c:	6820      	ldr	r0, [r4, #0]
 800995e:	4401      	add	r1, r0
 8009960:	1850      	adds	r0, r2, r1
 8009962:	4283      	cmp	r3, r0
 8009964:	6011      	str	r1, [r2, #0]
 8009966:	d1e0      	bne.n	800992a <_free_r+0x22>
 8009968:	6818      	ldr	r0, [r3, #0]
 800996a:	685b      	ldr	r3, [r3, #4]
 800996c:	6053      	str	r3, [r2, #4]
 800996e:	4408      	add	r0, r1
 8009970:	6010      	str	r0, [r2, #0]
 8009972:	e7da      	b.n	800992a <_free_r+0x22>
 8009974:	d902      	bls.n	800997c <_free_r+0x74>
 8009976:	230c      	movs	r3, #12
 8009978:	602b      	str	r3, [r5, #0]
 800997a:	e7d6      	b.n	800992a <_free_r+0x22>
 800997c:	6820      	ldr	r0, [r4, #0]
 800997e:	1821      	adds	r1, r4, r0
 8009980:	428b      	cmp	r3, r1
 8009982:	bf04      	itt	eq
 8009984:	6819      	ldreq	r1, [r3, #0]
 8009986:	685b      	ldreq	r3, [r3, #4]
 8009988:	6063      	str	r3, [r4, #4]
 800998a:	bf04      	itt	eq
 800998c:	1809      	addeq	r1, r1, r0
 800998e:	6021      	streq	r1, [r4, #0]
 8009990:	6054      	str	r4, [r2, #4]
 8009992:	e7ca      	b.n	800992a <_free_r+0x22>
 8009994:	bd38      	pop	{r3, r4, r5, pc}
 8009996:	bf00      	nop
 8009998:	20000860 	.word	0x20000860

0800999c <malloc>:
 800999c:	4b02      	ldr	r3, [pc, #8]	@ (80099a8 <malloc+0xc>)
 800999e:	4601      	mov	r1, r0
 80099a0:	6818      	ldr	r0, [r3, #0]
 80099a2:	f000 b825 	b.w	80099f0 <_malloc_r>
 80099a6:	bf00      	nop
 80099a8:	20000018 	.word	0x20000018

080099ac <sbrk_aligned>:
 80099ac:	b570      	push	{r4, r5, r6, lr}
 80099ae:	4e0f      	ldr	r6, [pc, #60]	@ (80099ec <sbrk_aligned+0x40>)
 80099b0:	460c      	mov	r4, r1
 80099b2:	6831      	ldr	r1, [r6, #0]
 80099b4:	4605      	mov	r5, r0
 80099b6:	b911      	cbnz	r1, 80099be <sbrk_aligned+0x12>
 80099b8:	f000 fe92 	bl	800a6e0 <_sbrk_r>
 80099bc:	6030      	str	r0, [r6, #0]
 80099be:	4621      	mov	r1, r4
 80099c0:	4628      	mov	r0, r5
 80099c2:	f000 fe8d 	bl	800a6e0 <_sbrk_r>
 80099c6:	1c43      	adds	r3, r0, #1
 80099c8:	d103      	bne.n	80099d2 <sbrk_aligned+0x26>
 80099ca:	f04f 34ff 	mov.w	r4, #4294967295
 80099ce:	4620      	mov	r0, r4
 80099d0:	bd70      	pop	{r4, r5, r6, pc}
 80099d2:	1cc4      	adds	r4, r0, #3
 80099d4:	f024 0403 	bic.w	r4, r4, #3
 80099d8:	42a0      	cmp	r0, r4
 80099da:	d0f8      	beq.n	80099ce <sbrk_aligned+0x22>
 80099dc:	1a21      	subs	r1, r4, r0
 80099de:	4628      	mov	r0, r5
 80099e0:	f000 fe7e 	bl	800a6e0 <_sbrk_r>
 80099e4:	3001      	adds	r0, #1
 80099e6:	d1f2      	bne.n	80099ce <sbrk_aligned+0x22>
 80099e8:	e7ef      	b.n	80099ca <sbrk_aligned+0x1e>
 80099ea:	bf00      	nop
 80099ec:	2000085c 	.word	0x2000085c

080099f0 <_malloc_r>:
 80099f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099f4:	1ccd      	adds	r5, r1, #3
 80099f6:	f025 0503 	bic.w	r5, r5, #3
 80099fa:	3508      	adds	r5, #8
 80099fc:	2d0c      	cmp	r5, #12
 80099fe:	bf38      	it	cc
 8009a00:	250c      	movcc	r5, #12
 8009a02:	2d00      	cmp	r5, #0
 8009a04:	4606      	mov	r6, r0
 8009a06:	db01      	blt.n	8009a0c <_malloc_r+0x1c>
 8009a08:	42a9      	cmp	r1, r5
 8009a0a:	d904      	bls.n	8009a16 <_malloc_r+0x26>
 8009a0c:	230c      	movs	r3, #12
 8009a0e:	6033      	str	r3, [r6, #0]
 8009a10:	2000      	movs	r0, #0
 8009a12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009aec <_malloc_r+0xfc>
 8009a1a:	f000 f869 	bl	8009af0 <__malloc_lock>
 8009a1e:	f8d8 3000 	ldr.w	r3, [r8]
 8009a22:	461c      	mov	r4, r3
 8009a24:	bb44      	cbnz	r4, 8009a78 <_malloc_r+0x88>
 8009a26:	4629      	mov	r1, r5
 8009a28:	4630      	mov	r0, r6
 8009a2a:	f7ff ffbf 	bl	80099ac <sbrk_aligned>
 8009a2e:	1c43      	adds	r3, r0, #1
 8009a30:	4604      	mov	r4, r0
 8009a32:	d158      	bne.n	8009ae6 <_malloc_r+0xf6>
 8009a34:	f8d8 4000 	ldr.w	r4, [r8]
 8009a38:	4627      	mov	r7, r4
 8009a3a:	2f00      	cmp	r7, #0
 8009a3c:	d143      	bne.n	8009ac6 <_malloc_r+0xd6>
 8009a3e:	2c00      	cmp	r4, #0
 8009a40:	d04b      	beq.n	8009ada <_malloc_r+0xea>
 8009a42:	6823      	ldr	r3, [r4, #0]
 8009a44:	4639      	mov	r1, r7
 8009a46:	4630      	mov	r0, r6
 8009a48:	eb04 0903 	add.w	r9, r4, r3
 8009a4c:	f000 fe48 	bl	800a6e0 <_sbrk_r>
 8009a50:	4581      	cmp	r9, r0
 8009a52:	d142      	bne.n	8009ada <_malloc_r+0xea>
 8009a54:	6821      	ldr	r1, [r4, #0]
 8009a56:	1a6d      	subs	r5, r5, r1
 8009a58:	4629      	mov	r1, r5
 8009a5a:	4630      	mov	r0, r6
 8009a5c:	f7ff ffa6 	bl	80099ac <sbrk_aligned>
 8009a60:	3001      	adds	r0, #1
 8009a62:	d03a      	beq.n	8009ada <_malloc_r+0xea>
 8009a64:	6823      	ldr	r3, [r4, #0]
 8009a66:	442b      	add	r3, r5
 8009a68:	6023      	str	r3, [r4, #0]
 8009a6a:	f8d8 3000 	ldr.w	r3, [r8]
 8009a6e:	685a      	ldr	r2, [r3, #4]
 8009a70:	bb62      	cbnz	r2, 8009acc <_malloc_r+0xdc>
 8009a72:	f8c8 7000 	str.w	r7, [r8]
 8009a76:	e00f      	b.n	8009a98 <_malloc_r+0xa8>
 8009a78:	6822      	ldr	r2, [r4, #0]
 8009a7a:	1b52      	subs	r2, r2, r5
 8009a7c:	d420      	bmi.n	8009ac0 <_malloc_r+0xd0>
 8009a7e:	2a0b      	cmp	r2, #11
 8009a80:	d917      	bls.n	8009ab2 <_malloc_r+0xc2>
 8009a82:	1961      	adds	r1, r4, r5
 8009a84:	42a3      	cmp	r3, r4
 8009a86:	6025      	str	r5, [r4, #0]
 8009a88:	bf18      	it	ne
 8009a8a:	6059      	strne	r1, [r3, #4]
 8009a8c:	6863      	ldr	r3, [r4, #4]
 8009a8e:	bf08      	it	eq
 8009a90:	f8c8 1000 	streq.w	r1, [r8]
 8009a94:	5162      	str	r2, [r4, r5]
 8009a96:	604b      	str	r3, [r1, #4]
 8009a98:	4630      	mov	r0, r6
 8009a9a:	f000 f82f 	bl	8009afc <__malloc_unlock>
 8009a9e:	f104 000b 	add.w	r0, r4, #11
 8009aa2:	1d23      	adds	r3, r4, #4
 8009aa4:	f020 0007 	bic.w	r0, r0, #7
 8009aa8:	1ac2      	subs	r2, r0, r3
 8009aaa:	bf1c      	itt	ne
 8009aac:	1a1b      	subne	r3, r3, r0
 8009aae:	50a3      	strne	r3, [r4, r2]
 8009ab0:	e7af      	b.n	8009a12 <_malloc_r+0x22>
 8009ab2:	6862      	ldr	r2, [r4, #4]
 8009ab4:	42a3      	cmp	r3, r4
 8009ab6:	bf0c      	ite	eq
 8009ab8:	f8c8 2000 	streq.w	r2, [r8]
 8009abc:	605a      	strne	r2, [r3, #4]
 8009abe:	e7eb      	b.n	8009a98 <_malloc_r+0xa8>
 8009ac0:	4623      	mov	r3, r4
 8009ac2:	6864      	ldr	r4, [r4, #4]
 8009ac4:	e7ae      	b.n	8009a24 <_malloc_r+0x34>
 8009ac6:	463c      	mov	r4, r7
 8009ac8:	687f      	ldr	r7, [r7, #4]
 8009aca:	e7b6      	b.n	8009a3a <_malloc_r+0x4a>
 8009acc:	461a      	mov	r2, r3
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	42a3      	cmp	r3, r4
 8009ad2:	d1fb      	bne.n	8009acc <_malloc_r+0xdc>
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	6053      	str	r3, [r2, #4]
 8009ad8:	e7de      	b.n	8009a98 <_malloc_r+0xa8>
 8009ada:	230c      	movs	r3, #12
 8009adc:	6033      	str	r3, [r6, #0]
 8009ade:	4630      	mov	r0, r6
 8009ae0:	f000 f80c 	bl	8009afc <__malloc_unlock>
 8009ae4:	e794      	b.n	8009a10 <_malloc_r+0x20>
 8009ae6:	6005      	str	r5, [r0, #0]
 8009ae8:	e7d6      	b.n	8009a98 <_malloc_r+0xa8>
 8009aea:	bf00      	nop
 8009aec:	20000860 	.word	0x20000860

08009af0 <__malloc_lock>:
 8009af0:	4801      	ldr	r0, [pc, #4]	@ (8009af8 <__malloc_lock+0x8>)
 8009af2:	f7ff b89e 	b.w	8008c32 <__retarget_lock_acquire_recursive>
 8009af6:	bf00      	nop
 8009af8:	20000858 	.word	0x20000858

08009afc <__malloc_unlock>:
 8009afc:	4801      	ldr	r0, [pc, #4]	@ (8009b04 <__malloc_unlock+0x8>)
 8009afe:	f7ff b899 	b.w	8008c34 <__retarget_lock_release_recursive>
 8009b02:	bf00      	nop
 8009b04:	20000858 	.word	0x20000858

08009b08 <_Balloc>:
 8009b08:	b570      	push	{r4, r5, r6, lr}
 8009b0a:	69c6      	ldr	r6, [r0, #28]
 8009b0c:	4604      	mov	r4, r0
 8009b0e:	460d      	mov	r5, r1
 8009b10:	b976      	cbnz	r6, 8009b30 <_Balloc+0x28>
 8009b12:	2010      	movs	r0, #16
 8009b14:	f7ff ff42 	bl	800999c <malloc>
 8009b18:	4602      	mov	r2, r0
 8009b1a:	61e0      	str	r0, [r4, #28]
 8009b1c:	b920      	cbnz	r0, 8009b28 <_Balloc+0x20>
 8009b1e:	4b18      	ldr	r3, [pc, #96]	@ (8009b80 <_Balloc+0x78>)
 8009b20:	4818      	ldr	r0, [pc, #96]	@ (8009b84 <_Balloc+0x7c>)
 8009b22:	216b      	movs	r1, #107	@ 0x6b
 8009b24:	f000 fdec 	bl	800a700 <__assert_func>
 8009b28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b2c:	6006      	str	r6, [r0, #0]
 8009b2e:	60c6      	str	r6, [r0, #12]
 8009b30:	69e6      	ldr	r6, [r4, #28]
 8009b32:	68f3      	ldr	r3, [r6, #12]
 8009b34:	b183      	cbz	r3, 8009b58 <_Balloc+0x50>
 8009b36:	69e3      	ldr	r3, [r4, #28]
 8009b38:	68db      	ldr	r3, [r3, #12]
 8009b3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009b3e:	b9b8      	cbnz	r0, 8009b70 <_Balloc+0x68>
 8009b40:	2101      	movs	r1, #1
 8009b42:	fa01 f605 	lsl.w	r6, r1, r5
 8009b46:	1d72      	adds	r2, r6, #5
 8009b48:	0092      	lsls	r2, r2, #2
 8009b4a:	4620      	mov	r0, r4
 8009b4c:	f000 fdf6 	bl	800a73c <_calloc_r>
 8009b50:	b160      	cbz	r0, 8009b6c <_Balloc+0x64>
 8009b52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009b56:	e00e      	b.n	8009b76 <_Balloc+0x6e>
 8009b58:	2221      	movs	r2, #33	@ 0x21
 8009b5a:	2104      	movs	r1, #4
 8009b5c:	4620      	mov	r0, r4
 8009b5e:	f000 fded 	bl	800a73c <_calloc_r>
 8009b62:	69e3      	ldr	r3, [r4, #28]
 8009b64:	60f0      	str	r0, [r6, #12]
 8009b66:	68db      	ldr	r3, [r3, #12]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d1e4      	bne.n	8009b36 <_Balloc+0x2e>
 8009b6c:	2000      	movs	r0, #0
 8009b6e:	bd70      	pop	{r4, r5, r6, pc}
 8009b70:	6802      	ldr	r2, [r0, #0]
 8009b72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009b76:	2300      	movs	r3, #0
 8009b78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009b7c:	e7f7      	b.n	8009b6e <_Balloc+0x66>
 8009b7e:	bf00      	nop
 8009b80:	0800ba09 	.word	0x0800ba09
 8009b84:	0800ba89 	.word	0x0800ba89

08009b88 <_Bfree>:
 8009b88:	b570      	push	{r4, r5, r6, lr}
 8009b8a:	69c6      	ldr	r6, [r0, #28]
 8009b8c:	4605      	mov	r5, r0
 8009b8e:	460c      	mov	r4, r1
 8009b90:	b976      	cbnz	r6, 8009bb0 <_Bfree+0x28>
 8009b92:	2010      	movs	r0, #16
 8009b94:	f7ff ff02 	bl	800999c <malloc>
 8009b98:	4602      	mov	r2, r0
 8009b9a:	61e8      	str	r0, [r5, #28]
 8009b9c:	b920      	cbnz	r0, 8009ba8 <_Bfree+0x20>
 8009b9e:	4b09      	ldr	r3, [pc, #36]	@ (8009bc4 <_Bfree+0x3c>)
 8009ba0:	4809      	ldr	r0, [pc, #36]	@ (8009bc8 <_Bfree+0x40>)
 8009ba2:	218f      	movs	r1, #143	@ 0x8f
 8009ba4:	f000 fdac 	bl	800a700 <__assert_func>
 8009ba8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009bac:	6006      	str	r6, [r0, #0]
 8009bae:	60c6      	str	r6, [r0, #12]
 8009bb0:	b13c      	cbz	r4, 8009bc2 <_Bfree+0x3a>
 8009bb2:	69eb      	ldr	r3, [r5, #28]
 8009bb4:	6862      	ldr	r2, [r4, #4]
 8009bb6:	68db      	ldr	r3, [r3, #12]
 8009bb8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009bbc:	6021      	str	r1, [r4, #0]
 8009bbe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009bc2:	bd70      	pop	{r4, r5, r6, pc}
 8009bc4:	0800ba09 	.word	0x0800ba09
 8009bc8:	0800ba89 	.word	0x0800ba89

08009bcc <__multadd>:
 8009bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bd0:	690d      	ldr	r5, [r1, #16]
 8009bd2:	4607      	mov	r7, r0
 8009bd4:	460c      	mov	r4, r1
 8009bd6:	461e      	mov	r6, r3
 8009bd8:	f101 0c14 	add.w	ip, r1, #20
 8009bdc:	2000      	movs	r0, #0
 8009bde:	f8dc 3000 	ldr.w	r3, [ip]
 8009be2:	b299      	uxth	r1, r3
 8009be4:	fb02 6101 	mla	r1, r2, r1, r6
 8009be8:	0c1e      	lsrs	r6, r3, #16
 8009bea:	0c0b      	lsrs	r3, r1, #16
 8009bec:	fb02 3306 	mla	r3, r2, r6, r3
 8009bf0:	b289      	uxth	r1, r1
 8009bf2:	3001      	adds	r0, #1
 8009bf4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009bf8:	4285      	cmp	r5, r0
 8009bfa:	f84c 1b04 	str.w	r1, [ip], #4
 8009bfe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009c02:	dcec      	bgt.n	8009bde <__multadd+0x12>
 8009c04:	b30e      	cbz	r6, 8009c4a <__multadd+0x7e>
 8009c06:	68a3      	ldr	r3, [r4, #8]
 8009c08:	42ab      	cmp	r3, r5
 8009c0a:	dc19      	bgt.n	8009c40 <__multadd+0x74>
 8009c0c:	6861      	ldr	r1, [r4, #4]
 8009c0e:	4638      	mov	r0, r7
 8009c10:	3101      	adds	r1, #1
 8009c12:	f7ff ff79 	bl	8009b08 <_Balloc>
 8009c16:	4680      	mov	r8, r0
 8009c18:	b928      	cbnz	r0, 8009c26 <__multadd+0x5a>
 8009c1a:	4602      	mov	r2, r0
 8009c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8009c50 <__multadd+0x84>)
 8009c1e:	480d      	ldr	r0, [pc, #52]	@ (8009c54 <__multadd+0x88>)
 8009c20:	21ba      	movs	r1, #186	@ 0xba
 8009c22:	f000 fd6d 	bl	800a700 <__assert_func>
 8009c26:	6922      	ldr	r2, [r4, #16]
 8009c28:	3202      	adds	r2, #2
 8009c2a:	f104 010c 	add.w	r1, r4, #12
 8009c2e:	0092      	lsls	r2, r2, #2
 8009c30:	300c      	adds	r0, #12
 8009c32:	f7ff f800 	bl	8008c36 <memcpy>
 8009c36:	4621      	mov	r1, r4
 8009c38:	4638      	mov	r0, r7
 8009c3a:	f7ff ffa5 	bl	8009b88 <_Bfree>
 8009c3e:	4644      	mov	r4, r8
 8009c40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009c44:	3501      	adds	r5, #1
 8009c46:	615e      	str	r6, [r3, #20]
 8009c48:	6125      	str	r5, [r4, #16]
 8009c4a:	4620      	mov	r0, r4
 8009c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c50:	0800ba78 	.word	0x0800ba78
 8009c54:	0800ba89 	.word	0x0800ba89

08009c58 <__hi0bits>:
 8009c58:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009c5c:	4603      	mov	r3, r0
 8009c5e:	bf36      	itet	cc
 8009c60:	0403      	lslcc	r3, r0, #16
 8009c62:	2000      	movcs	r0, #0
 8009c64:	2010      	movcc	r0, #16
 8009c66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009c6a:	bf3c      	itt	cc
 8009c6c:	021b      	lslcc	r3, r3, #8
 8009c6e:	3008      	addcc	r0, #8
 8009c70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009c74:	bf3c      	itt	cc
 8009c76:	011b      	lslcc	r3, r3, #4
 8009c78:	3004      	addcc	r0, #4
 8009c7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c7e:	bf3c      	itt	cc
 8009c80:	009b      	lslcc	r3, r3, #2
 8009c82:	3002      	addcc	r0, #2
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	db05      	blt.n	8009c94 <__hi0bits+0x3c>
 8009c88:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009c8c:	f100 0001 	add.w	r0, r0, #1
 8009c90:	bf08      	it	eq
 8009c92:	2020      	moveq	r0, #32
 8009c94:	4770      	bx	lr

08009c96 <__lo0bits>:
 8009c96:	6803      	ldr	r3, [r0, #0]
 8009c98:	4602      	mov	r2, r0
 8009c9a:	f013 0007 	ands.w	r0, r3, #7
 8009c9e:	d00b      	beq.n	8009cb8 <__lo0bits+0x22>
 8009ca0:	07d9      	lsls	r1, r3, #31
 8009ca2:	d421      	bmi.n	8009ce8 <__lo0bits+0x52>
 8009ca4:	0798      	lsls	r0, r3, #30
 8009ca6:	bf49      	itett	mi
 8009ca8:	085b      	lsrmi	r3, r3, #1
 8009caa:	089b      	lsrpl	r3, r3, #2
 8009cac:	2001      	movmi	r0, #1
 8009cae:	6013      	strmi	r3, [r2, #0]
 8009cb0:	bf5c      	itt	pl
 8009cb2:	6013      	strpl	r3, [r2, #0]
 8009cb4:	2002      	movpl	r0, #2
 8009cb6:	4770      	bx	lr
 8009cb8:	b299      	uxth	r1, r3
 8009cba:	b909      	cbnz	r1, 8009cc0 <__lo0bits+0x2a>
 8009cbc:	0c1b      	lsrs	r3, r3, #16
 8009cbe:	2010      	movs	r0, #16
 8009cc0:	b2d9      	uxtb	r1, r3
 8009cc2:	b909      	cbnz	r1, 8009cc8 <__lo0bits+0x32>
 8009cc4:	3008      	adds	r0, #8
 8009cc6:	0a1b      	lsrs	r3, r3, #8
 8009cc8:	0719      	lsls	r1, r3, #28
 8009cca:	bf04      	itt	eq
 8009ccc:	091b      	lsreq	r3, r3, #4
 8009cce:	3004      	addeq	r0, #4
 8009cd0:	0799      	lsls	r1, r3, #30
 8009cd2:	bf04      	itt	eq
 8009cd4:	089b      	lsreq	r3, r3, #2
 8009cd6:	3002      	addeq	r0, #2
 8009cd8:	07d9      	lsls	r1, r3, #31
 8009cda:	d403      	bmi.n	8009ce4 <__lo0bits+0x4e>
 8009cdc:	085b      	lsrs	r3, r3, #1
 8009cde:	f100 0001 	add.w	r0, r0, #1
 8009ce2:	d003      	beq.n	8009cec <__lo0bits+0x56>
 8009ce4:	6013      	str	r3, [r2, #0]
 8009ce6:	4770      	bx	lr
 8009ce8:	2000      	movs	r0, #0
 8009cea:	4770      	bx	lr
 8009cec:	2020      	movs	r0, #32
 8009cee:	4770      	bx	lr

08009cf0 <__i2b>:
 8009cf0:	b510      	push	{r4, lr}
 8009cf2:	460c      	mov	r4, r1
 8009cf4:	2101      	movs	r1, #1
 8009cf6:	f7ff ff07 	bl	8009b08 <_Balloc>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	b928      	cbnz	r0, 8009d0a <__i2b+0x1a>
 8009cfe:	4b05      	ldr	r3, [pc, #20]	@ (8009d14 <__i2b+0x24>)
 8009d00:	4805      	ldr	r0, [pc, #20]	@ (8009d18 <__i2b+0x28>)
 8009d02:	f240 1145 	movw	r1, #325	@ 0x145
 8009d06:	f000 fcfb 	bl	800a700 <__assert_func>
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	6144      	str	r4, [r0, #20]
 8009d0e:	6103      	str	r3, [r0, #16]
 8009d10:	bd10      	pop	{r4, pc}
 8009d12:	bf00      	nop
 8009d14:	0800ba78 	.word	0x0800ba78
 8009d18:	0800ba89 	.word	0x0800ba89

08009d1c <__multiply>:
 8009d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d20:	4617      	mov	r7, r2
 8009d22:	690a      	ldr	r2, [r1, #16]
 8009d24:	693b      	ldr	r3, [r7, #16]
 8009d26:	429a      	cmp	r2, r3
 8009d28:	bfa8      	it	ge
 8009d2a:	463b      	movge	r3, r7
 8009d2c:	4689      	mov	r9, r1
 8009d2e:	bfa4      	itt	ge
 8009d30:	460f      	movge	r7, r1
 8009d32:	4699      	movge	r9, r3
 8009d34:	693d      	ldr	r5, [r7, #16]
 8009d36:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009d3a:	68bb      	ldr	r3, [r7, #8]
 8009d3c:	6879      	ldr	r1, [r7, #4]
 8009d3e:	eb05 060a 	add.w	r6, r5, sl
 8009d42:	42b3      	cmp	r3, r6
 8009d44:	b085      	sub	sp, #20
 8009d46:	bfb8      	it	lt
 8009d48:	3101      	addlt	r1, #1
 8009d4a:	f7ff fedd 	bl	8009b08 <_Balloc>
 8009d4e:	b930      	cbnz	r0, 8009d5e <__multiply+0x42>
 8009d50:	4602      	mov	r2, r0
 8009d52:	4b41      	ldr	r3, [pc, #260]	@ (8009e58 <__multiply+0x13c>)
 8009d54:	4841      	ldr	r0, [pc, #260]	@ (8009e5c <__multiply+0x140>)
 8009d56:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009d5a:	f000 fcd1 	bl	800a700 <__assert_func>
 8009d5e:	f100 0414 	add.w	r4, r0, #20
 8009d62:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009d66:	4623      	mov	r3, r4
 8009d68:	2200      	movs	r2, #0
 8009d6a:	4573      	cmp	r3, lr
 8009d6c:	d320      	bcc.n	8009db0 <__multiply+0x94>
 8009d6e:	f107 0814 	add.w	r8, r7, #20
 8009d72:	f109 0114 	add.w	r1, r9, #20
 8009d76:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009d7a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009d7e:	9302      	str	r3, [sp, #8]
 8009d80:	1beb      	subs	r3, r5, r7
 8009d82:	3b15      	subs	r3, #21
 8009d84:	f023 0303 	bic.w	r3, r3, #3
 8009d88:	3304      	adds	r3, #4
 8009d8a:	3715      	adds	r7, #21
 8009d8c:	42bd      	cmp	r5, r7
 8009d8e:	bf38      	it	cc
 8009d90:	2304      	movcc	r3, #4
 8009d92:	9301      	str	r3, [sp, #4]
 8009d94:	9b02      	ldr	r3, [sp, #8]
 8009d96:	9103      	str	r1, [sp, #12]
 8009d98:	428b      	cmp	r3, r1
 8009d9a:	d80c      	bhi.n	8009db6 <__multiply+0x9a>
 8009d9c:	2e00      	cmp	r6, #0
 8009d9e:	dd03      	ble.n	8009da8 <__multiply+0x8c>
 8009da0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d055      	beq.n	8009e54 <__multiply+0x138>
 8009da8:	6106      	str	r6, [r0, #16]
 8009daa:	b005      	add	sp, #20
 8009dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009db0:	f843 2b04 	str.w	r2, [r3], #4
 8009db4:	e7d9      	b.n	8009d6a <__multiply+0x4e>
 8009db6:	f8b1 a000 	ldrh.w	sl, [r1]
 8009dba:	f1ba 0f00 	cmp.w	sl, #0
 8009dbe:	d01f      	beq.n	8009e00 <__multiply+0xe4>
 8009dc0:	46c4      	mov	ip, r8
 8009dc2:	46a1      	mov	r9, r4
 8009dc4:	2700      	movs	r7, #0
 8009dc6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009dca:	f8d9 3000 	ldr.w	r3, [r9]
 8009dce:	fa1f fb82 	uxth.w	fp, r2
 8009dd2:	b29b      	uxth	r3, r3
 8009dd4:	fb0a 330b 	mla	r3, sl, fp, r3
 8009dd8:	443b      	add	r3, r7
 8009dda:	f8d9 7000 	ldr.w	r7, [r9]
 8009dde:	0c12      	lsrs	r2, r2, #16
 8009de0:	0c3f      	lsrs	r7, r7, #16
 8009de2:	fb0a 7202 	mla	r2, sl, r2, r7
 8009de6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009dea:	b29b      	uxth	r3, r3
 8009dec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009df0:	4565      	cmp	r5, ip
 8009df2:	f849 3b04 	str.w	r3, [r9], #4
 8009df6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009dfa:	d8e4      	bhi.n	8009dc6 <__multiply+0xaa>
 8009dfc:	9b01      	ldr	r3, [sp, #4]
 8009dfe:	50e7      	str	r7, [r4, r3]
 8009e00:	9b03      	ldr	r3, [sp, #12]
 8009e02:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009e06:	3104      	adds	r1, #4
 8009e08:	f1b9 0f00 	cmp.w	r9, #0
 8009e0c:	d020      	beq.n	8009e50 <__multiply+0x134>
 8009e0e:	6823      	ldr	r3, [r4, #0]
 8009e10:	4647      	mov	r7, r8
 8009e12:	46a4      	mov	ip, r4
 8009e14:	f04f 0a00 	mov.w	sl, #0
 8009e18:	f8b7 b000 	ldrh.w	fp, [r7]
 8009e1c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009e20:	fb09 220b 	mla	r2, r9, fp, r2
 8009e24:	4452      	add	r2, sl
 8009e26:	b29b      	uxth	r3, r3
 8009e28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e2c:	f84c 3b04 	str.w	r3, [ip], #4
 8009e30:	f857 3b04 	ldr.w	r3, [r7], #4
 8009e34:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009e38:	f8bc 3000 	ldrh.w	r3, [ip]
 8009e3c:	fb09 330a 	mla	r3, r9, sl, r3
 8009e40:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009e44:	42bd      	cmp	r5, r7
 8009e46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009e4a:	d8e5      	bhi.n	8009e18 <__multiply+0xfc>
 8009e4c:	9a01      	ldr	r2, [sp, #4]
 8009e4e:	50a3      	str	r3, [r4, r2]
 8009e50:	3404      	adds	r4, #4
 8009e52:	e79f      	b.n	8009d94 <__multiply+0x78>
 8009e54:	3e01      	subs	r6, #1
 8009e56:	e7a1      	b.n	8009d9c <__multiply+0x80>
 8009e58:	0800ba78 	.word	0x0800ba78
 8009e5c:	0800ba89 	.word	0x0800ba89

08009e60 <__pow5mult>:
 8009e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e64:	4615      	mov	r5, r2
 8009e66:	f012 0203 	ands.w	r2, r2, #3
 8009e6a:	4607      	mov	r7, r0
 8009e6c:	460e      	mov	r6, r1
 8009e6e:	d007      	beq.n	8009e80 <__pow5mult+0x20>
 8009e70:	4c25      	ldr	r4, [pc, #148]	@ (8009f08 <__pow5mult+0xa8>)
 8009e72:	3a01      	subs	r2, #1
 8009e74:	2300      	movs	r3, #0
 8009e76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009e7a:	f7ff fea7 	bl	8009bcc <__multadd>
 8009e7e:	4606      	mov	r6, r0
 8009e80:	10ad      	asrs	r5, r5, #2
 8009e82:	d03d      	beq.n	8009f00 <__pow5mult+0xa0>
 8009e84:	69fc      	ldr	r4, [r7, #28]
 8009e86:	b97c      	cbnz	r4, 8009ea8 <__pow5mult+0x48>
 8009e88:	2010      	movs	r0, #16
 8009e8a:	f7ff fd87 	bl	800999c <malloc>
 8009e8e:	4602      	mov	r2, r0
 8009e90:	61f8      	str	r0, [r7, #28]
 8009e92:	b928      	cbnz	r0, 8009ea0 <__pow5mult+0x40>
 8009e94:	4b1d      	ldr	r3, [pc, #116]	@ (8009f0c <__pow5mult+0xac>)
 8009e96:	481e      	ldr	r0, [pc, #120]	@ (8009f10 <__pow5mult+0xb0>)
 8009e98:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009e9c:	f000 fc30 	bl	800a700 <__assert_func>
 8009ea0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009ea4:	6004      	str	r4, [r0, #0]
 8009ea6:	60c4      	str	r4, [r0, #12]
 8009ea8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009eac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009eb0:	b94c      	cbnz	r4, 8009ec6 <__pow5mult+0x66>
 8009eb2:	f240 2171 	movw	r1, #625	@ 0x271
 8009eb6:	4638      	mov	r0, r7
 8009eb8:	f7ff ff1a 	bl	8009cf0 <__i2b>
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	f8c8 0008 	str.w	r0, [r8, #8]
 8009ec2:	4604      	mov	r4, r0
 8009ec4:	6003      	str	r3, [r0, #0]
 8009ec6:	f04f 0900 	mov.w	r9, #0
 8009eca:	07eb      	lsls	r3, r5, #31
 8009ecc:	d50a      	bpl.n	8009ee4 <__pow5mult+0x84>
 8009ece:	4631      	mov	r1, r6
 8009ed0:	4622      	mov	r2, r4
 8009ed2:	4638      	mov	r0, r7
 8009ed4:	f7ff ff22 	bl	8009d1c <__multiply>
 8009ed8:	4631      	mov	r1, r6
 8009eda:	4680      	mov	r8, r0
 8009edc:	4638      	mov	r0, r7
 8009ede:	f7ff fe53 	bl	8009b88 <_Bfree>
 8009ee2:	4646      	mov	r6, r8
 8009ee4:	106d      	asrs	r5, r5, #1
 8009ee6:	d00b      	beq.n	8009f00 <__pow5mult+0xa0>
 8009ee8:	6820      	ldr	r0, [r4, #0]
 8009eea:	b938      	cbnz	r0, 8009efc <__pow5mult+0x9c>
 8009eec:	4622      	mov	r2, r4
 8009eee:	4621      	mov	r1, r4
 8009ef0:	4638      	mov	r0, r7
 8009ef2:	f7ff ff13 	bl	8009d1c <__multiply>
 8009ef6:	6020      	str	r0, [r4, #0]
 8009ef8:	f8c0 9000 	str.w	r9, [r0]
 8009efc:	4604      	mov	r4, r0
 8009efe:	e7e4      	b.n	8009eca <__pow5mult+0x6a>
 8009f00:	4630      	mov	r0, r6
 8009f02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f06:	bf00      	nop
 8009f08:	0800bb3c 	.word	0x0800bb3c
 8009f0c:	0800ba09 	.word	0x0800ba09
 8009f10:	0800ba89 	.word	0x0800ba89

08009f14 <__lshift>:
 8009f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f18:	460c      	mov	r4, r1
 8009f1a:	6849      	ldr	r1, [r1, #4]
 8009f1c:	6923      	ldr	r3, [r4, #16]
 8009f1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009f22:	68a3      	ldr	r3, [r4, #8]
 8009f24:	4607      	mov	r7, r0
 8009f26:	4691      	mov	r9, r2
 8009f28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009f2c:	f108 0601 	add.w	r6, r8, #1
 8009f30:	42b3      	cmp	r3, r6
 8009f32:	db0b      	blt.n	8009f4c <__lshift+0x38>
 8009f34:	4638      	mov	r0, r7
 8009f36:	f7ff fde7 	bl	8009b08 <_Balloc>
 8009f3a:	4605      	mov	r5, r0
 8009f3c:	b948      	cbnz	r0, 8009f52 <__lshift+0x3e>
 8009f3e:	4602      	mov	r2, r0
 8009f40:	4b28      	ldr	r3, [pc, #160]	@ (8009fe4 <__lshift+0xd0>)
 8009f42:	4829      	ldr	r0, [pc, #164]	@ (8009fe8 <__lshift+0xd4>)
 8009f44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009f48:	f000 fbda 	bl	800a700 <__assert_func>
 8009f4c:	3101      	adds	r1, #1
 8009f4e:	005b      	lsls	r3, r3, #1
 8009f50:	e7ee      	b.n	8009f30 <__lshift+0x1c>
 8009f52:	2300      	movs	r3, #0
 8009f54:	f100 0114 	add.w	r1, r0, #20
 8009f58:	f100 0210 	add.w	r2, r0, #16
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	4553      	cmp	r3, sl
 8009f60:	db33      	blt.n	8009fca <__lshift+0xb6>
 8009f62:	6920      	ldr	r0, [r4, #16]
 8009f64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009f68:	f104 0314 	add.w	r3, r4, #20
 8009f6c:	f019 091f 	ands.w	r9, r9, #31
 8009f70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009f74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009f78:	d02b      	beq.n	8009fd2 <__lshift+0xbe>
 8009f7a:	f1c9 0e20 	rsb	lr, r9, #32
 8009f7e:	468a      	mov	sl, r1
 8009f80:	2200      	movs	r2, #0
 8009f82:	6818      	ldr	r0, [r3, #0]
 8009f84:	fa00 f009 	lsl.w	r0, r0, r9
 8009f88:	4310      	orrs	r0, r2
 8009f8a:	f84a 0b04 	str.w	r0, [sl], #4
 8009f8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f92:	459c      	cmp	ip, r3
 8009f94:	fa22 f20e 	lsr.w	r2, r2, lr
 8009f98:	d8f3      	bhi.n	8009f82 <__lshift+0x6e>
 8009f9a:	ebac 0304 	sub.w	r3, ip, r4
 8009f9e:	3b15      	subs	r3, #21
 8009fa0:	f023 0303 	bic.w	r3, r3, #3
 8009fa4:	3304      	adds	r3, #4
 8009fa6:	f104 0015 	add.w	r0, r4, #21
 8009faa:	4560      	cmp	r0, ip
 8009fac:	bf88      	it	hi
 8009fae:	2304      	movhi	r3, #4
 8009fb0:	50ca      	str	r2, [r1, r3]
 8009fb2:	b10a      	cbz	r2, 8009fb8 <__lshift+0xa4>
 8009fb4:	f108 0602 	add.w	r6, r8, #2
 8009fb8:	3e01      	subs	r6, #1
 8009fba:	4638      	mov	r0, r7
 8009fbc:	612e      	str	r6, [r5, #16]
 8009fbe:	4621      	mov	r1, r4
 8009fc0:	f7ff fde2 	bl	8009b88 <_Bfree>
 8009fc4:	4628      	mov	r0, r5
 8009fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fca:	f842 0f04 	str.w	r0, [r2, #4]!
 8009fce:	3301      	adds	r3, #1
 8009fd0:	e7c5      	b.n	8009f5e <__lshift+0x4a>
 8009fd2:	3904      	subs	r1, #4
 8009fd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fd8:	f841 2f04 	str.w	r2, [r1, #4]!
 8009fdc:	459c      	cmp	ip, r3
 8009fde:	d8f9      	bhi.n	8009fd4 <__lshift+0xc0>
 8009fe0:	e7ea      	b.n	8009fb8 <__lshift+0xa4>
 8009fe2:	bf00      	nop
 8009fe4:	0800ba78 	.word	0x0800ba78
 8009fe8:	0800ba89 	.word	0x0800ba89

08009fec <__mcmp>:
 8009fec:	690a      	ldr	r2, [r1, #16]
 8009fee:	4603      	mov	r3, r0
 8009ff0:	6900      	ldr	r0, [r0, #16]
 8009ff2:	1a80      	subs	r0, r0, r2
 8009ff4:	b530      	push	{r4, r5, lr}
 8009ff6:	d10e      	bne.n	800a016 <__mcmp+0x2a>
 8009ff8:	3314      	adds	r3, #20
 8009ffa:	3114      	adds	r1, #20
 8009ffc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a000:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a004:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a008:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a00c:	4295      	cmp	r5, r2
 800a00e:	d003      	beq.n	800a018 <__mcmp+0x2c>
 800a010:	d205      	bcs.n	800a01e <__mcmp+0x32>
 800a012:	f04f 30ff 	mov.w	r0, #4294967295
 800a016:	bd30      	pop	{r4, r5, pc}
 800a018:	42a3      	cmp	r3, r4
 800a01a:	d3f3      	bcc.n	800a004 <__mcmp+0x18>
 800a01c:	e7fb      	b.n	800a016 <__mcmp+0x2a>
 800a01e:	2001      	movs	r0, #1
 800a020:	e7f9      	b.n	800a016 <__mcmp+0x2a>
	...

0800a024 <__mdiff>:
 800a024:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a028:	4689      	mov	r9, r1
 800a02a:	4606      	mov	r6, r0
 800a02c:	4611      	mov	r1, r2
 800a02e:	4648      	mov	r0, r9
 800a030:	4614      	mov	r4, r2
 800a032:	f7ff ffdb 	bl	8009fec <__mcmp>
 800a036:	1e05      	subs	r5, r0, #0
 800a038:	d112      	bne.n	800a060 <__mdiff+0x3c>
 800a03a:	4629      	mov	r1, r5
 800a03c:	4630      	mov	r0, r6
 800a03e:	f7ff fd63 	bl	8009b08 <_Balloc>
 800a042:	4602      	mov	r2, r0
 800a044:	b928      	cbnz	r0, 800a052 <__mdiff+0x2e>
 800a046:	4b3f      	ldr	r3, [pc, #252]	@ (800a144 <__mdiff+0x120>)
 800a048:	f240 2137 	movw	r1, #567	@ 0x237
 800a04c:	483e      	ldr	r0, [pc, #248]	@ (800a148 <__mdiff+0x124>)
 800a04e:	f000 fb57 	bl	800a700 <__assert_func>
 800a052:	2301      	movs	r3, #1
 800a054:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a058:	4610      	mov	r0, r2
 800a05a:	b003      	add	sp, #12
 800a05c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a060:	bfbc      	itt	lt
 800a062:	464b      	movlt	r3, r9
 800a064:	46a1      	movlt	r9, r4
 800a066:	4630      	mov	r0, r6
 800a068:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a06c:	bfba      	itte	lt
 800a06e:	461c      	movlt	r4, r3
 800a070:	2501      	movlt	r5, #1
 800a072:	2500      	movge	r5, #0
 800a074:	f7ff fd48 	bl	8009b08 <_Balloc>
 800a078:	4602      	mov	r2, r0
 800a07a:	b918      	cbnz	r0, 800a084 <__mdiff+0x60>
 800a07c:	4b31      	ldr	r3, [pc, #196]	@ (800a144 <__mdiff+0x120>)
 800a07e:	f240 2145 	movw	r1, #581	@ 0x245
 800a082:	e7e3      	b.n	800a04c <__mdiff+0x28>
 800a084:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a088:	6926      	ldr	r6, [r4, #16]
 800a08a:	60c5      	str	r5, [r0, #12]
 800a08c:	f109 0310 	add.w	r3, r9, #16
 800a090:	f109 0514 	add.w	r5, r9, #20
 800a094:	f104 0e14 	add.w	lr, r4, #20
 800a098:	f100 0b14 	add.w	fp, r0, #20
 800a09c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a0a0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a0a4:	9301      	str	r3, [sp, #4]
 800a0a6:	46d9      	mov	r9, fp
 800a0a8:	f04f 0c00 	mov.w	ip, #0
 800a0ac:	9b01      	ldr	r3, [sp, #4]
 800a0ae:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a0b2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a0b6:	9301      	str	r3, [sp, #4]
 800a0b8:	fa1f f38a 	uxth.w	r3, sl
 800a0bc:	4619      	mov	r1, r3
 800a0be:	b283      	uxth	r3, r0
 800a0c0:	1acb      	subs	r3, r1, r3
 800a0c2:	0c00      	lsrs	r0, r0, #16
 800a0c4:	4463      	add	r3, ip
 800a0c6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a0ca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a0ce:	b29b      	uxth	r3, r3
 800a0d0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a0d4:	4576      	cmp	r6, lr
 800a0d6:	f849 3b04 	str.w	r3, [r9], #4
 800a0da:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a0de:	d8e5      	bhi.n	800a0ac <__mdiff+0x88>
 800a0e0:	1b33      	subs	r3, r6, r4
 800a0e2:	3b15      	subs	r3, #21
 800a0e4:	f023 0303 	bic.w	r3, r3, #3
 800a0e8:	3415      	adds	r4, #21
 800a0ea:	3304      	adds	r3, #4
 800a0ec:	42a6      	cmp	r6, r4
 800a0ee:	bf38      	it	cc
 800a0f0:	2304      	movcc	r3, #4
 800a0f2:	441d      	add	r5, r3
 800a0f4:	445b      	add	r3, fp
 800a0f6:	461e      	mov	r6, r3
 800a0f8:	462c      	mov	r4, r5
 800a0fa:	4544      	cmp	r4, r8
 800a0fc:	d30e      	bcc.n	800a11c <__mdiff+0xf8>
 800a0fe:	f108 0103 	add.w	r1, r8, #3
 800a102:	1b49      	subs	r1, r1, r5
 800a104:	f021 0103 	bic.w	r1, r1, #3
 800a108:	3d03      	subs	r5, #3
 800a10a:	45a8      	cmp	r8, r5
 800a10c:	bf38      	it	cc
 800a10e:	2100      	movcc	r1, #0
 800a110:	440b      	add	r3, r1
 800a112:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a116:	b191      	cbz	r1, 800a13e <__mdiff+0x11a>
 800a118:	6117      	str	r7, [r2, #16]
 800a11a:	e79d      	b.n	800a058 <__mdiff+0x34>
 800a11c:	f854 1b04 	ldr.w	r1, [r4], #4
 800a120:	46e6      	mov	lr, ip
 800a122:	0c08      	lsrs	r0, r1, #16
 800a124:	fa1c fc81 	uxtah	ip, ip, r1
 800a128:	4471      	add	r1, lr
 800a12a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a12e:	b289      	uxth	r1, r1
 800a130:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a134:	f846 1b04 	str.w	r1, [r6], #4
 800a138:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a13c:	e7dd      	b.n	800a0fa <__mdiff+0xd6>
 800a13e:	3f01      	subs	r7, #1
 800a140:	e7e7      	b.n	800a112 <__mdiff+0xee>
 800a142:	bf00      	nop
 800a144:	0800ba78 	.word	0x0800ba78
 800a148:	0800ba89 	.word	0x0800ba89

0800a14c <__d2b>:
 800a14c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a150:	460f      	mov	r7, r1
 800a152:	2101      	movs	r1, #1
 800a154:	ec59 8b10 	vmov	r8, r9, d0
 800a158:	4616      	mov	r6, r2
 800a15a:	f7ff fcd5 	bl	8009b08 <_Balloc>
 800a15e:	4604      	mov	r4, r0
 800a160:	b930      	cbnz	r0, 800a170 <__d2b+0x24>
 800a162:	4602      	mov	r2, r0
 800a164:	4b23      	ldr	r3, [pc, #140]	@ (800a1f4 <__d2b+0xa8>)
 800a166:	4824      	ldr	r0, [pc, #144]	@ (800a1f8 <__d2b+0xac>)
 800a168:	f240 310f 	movw	r1, #783	@ 0x30f
 800a16c:	f000 fac8 	bl	800a700 <__assert_func>
 800a170:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a174:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a178:	b10d      	cbz	r5, 800a17e <__d2b+0x32>
 800a17a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a17e:	9301      	str	r3, [sp, #4]
 800a180:	f1b8 0300 	subs.w	r3, r8, #0
 800a184:	d023      	beq.n	800a1ce <__d2b+0x82>
 800a186:	4668      	mov	r0, sp
 800a188:	9300      	str	r3, [sp, #0]
 800a18a:	f7ff fd84 	bl	8009c96 <__lo0bits>
 800a18e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a192:	b1d0      	cbz	r0, 800a1ca <__d2b+0x7e>
 800a194:	f1c0 0320 	rsb	r3, r0, #32
 800a198:	fa02 f303 	lsl.w	r3, r2, r3
 800a19c:	430b      	orrs	r3, r1
 800a19e:	40c2      	lsrs	r2, r0
 800a1a0:	6163      	str	r3, [r4, #20]
 800a1a2:	9201      	str	r2, [sp, #4]
 800a1a4:	9b01      	ldr	r3, [sp, #4]
 800a1a6:	61a3      	str	r3, [r4, #24]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	bf0c      	ite	eq
 800a1ac:	2201      	moveq	r2, #1
 800a1ae:	2202      	movne	r2, #2
 800a1b0:	6122      	str	r2, [r4, #16]
 800a1b2:	b1a5      	cbz	r5, 800a1de <__d2b+0x92>
 800a1b4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a1b8:	4405      	add	r5, r0
 800a1ba:	603d      	str	r5, [r7, #0]
 800a1bc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a1c0:	6030      	str	r0, [r6, #0]
 800a1c2:	4620      	mov	r0, r4
 800a1c4:	b003      	add	sp, #12
 800a1c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a1ca:	6161      	str	r1, [r4, #20]
 800a1cc:	e7ea      	b.n	800a1a4 <__d2b+0x58>
 800a1ce:	a801      	add	r0, sp, #4
 800a1d0:	f7ff fd61 	bl	8009c96 <__lo0bits>
 800a1d4:	9b01      	ldr	r3, [sp, #4]
 800a1d6:	6163      	str	r3, [r4, #20]
 800a1d8:	3020      	adds	r0, #32
 800a1da:	2201      	movs	r2, #1
 800a1dc:	e7e8      	b.n	800a1b0 <__d2b+0x64>
 800a1de:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a1e2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a1e6:	6038      	str	r0, [r7, #0]
 800a1e8:	6918      	ldr	r0, [r3, #16]
 800a1ea:	f7ff fd35 	bl	8009c58 <__hi0bits>
 800a1ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a1f2:	e7e5      	b.n	800a1c0 <__d2b+0x74>
 800a1f4:	0800ba78 	.word	0x0800ba78
 800a1f8:	0800ba89 	.word	0x0800ba89

0800a1fc <__sfputc_r>:
 800a1fc:	6893      	ldr	r3, [r2, #8]
 800a1fe:	3b01      	subs	r3, #1
 800a200:	2b00      	cmp	r3, #0
 800a202:	b410      	push	{r4}
 800a204:	6093      	str	r3, [r2, #8]
 800a206:	da08      	bge.n	800a21a <__sfputc_r+0x1e>
 800a208:	6994      	ldr	r4, [r2, #24]
 800a20a:	42a3      	cmp	r3, r4
 800a20c:	db01      	blt.n	800a212 <__sfputc_r+0x16>
 800a20e:	290a      	cmp	r1, #10
 800a210:	d103      	bne.n	800a21a <__sfputc_r+0x1e>
 800a212:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a216:	f7fe bbfa 	b.w	8008a0e <__swbuf_r>
 800a21a:	6813      	ldr	r3, [r2, #0]
 800a21c:	1c58      	adds	r0, r3, #1
 800a21e:	6010      	str	r0, [r2, #0]
 800a220:	7019      	strb	r1, [r3, #0]
 800a222:	4608      	mov	r0, r1
 800a224:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a228:	4770      	bx	lr

0800a22a <__sfputs_r>:
 800a22a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a22c:	4606      	mov	r6, r0
 800a22e:	460f      	mov	r7, r1
 800a230:	4614      	mov	r4, r2
 800a232:	18d5      	adds	r5, r2, r3
 800a234:	42ac      	cmp	r4, r5
 800a236:	d101      	bne.n	800a23c <__sfputs_r+0x12>
 800a238:	2000      	movs	r0, #0
 800a23a:	e007      	b.n	800a24c <__sfputs_r+0x22>
 800a23c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a240:	463a      	mov	r2, r7
 800a242:	4630      	mov	r0, r6
 800a244:	f7ff ffda 	bl	800a1fc <__sfputc_r>
 800a248:	1c43      	adds	r3, r0, #1
 800a24a:	d1f3      	bne.n	800a234 <__sfputs_r+0xa>
 800a24c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a250 <_vfiprintf_r>:
 800a250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a254:	460d      	mov	r5, r1
 800a256:	b09d      	sub	sp, #116	@ 0x74
 800a258:	4614      	mov	r4, r2
 800a25a:	4698      	mov	r8, r3
 800a25c:	4606      	mov	r6, r0
 800a25e:	b118      	cbz	r0, 800a268 <_vfiprintf_r+0x18>
 800a260:	6a03      	ldr	r3, [r0, #32]
 800a262:	b90b      	cbnz	r3, 800a268 <_vfiprintf_r+0x18>
 800a264:	f7fe faea 	bl	800883c <__sinit>
 800a268:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a26a:	07d9      	lsls	r1, r3, #31
 800a26c:	d405      	bmi.n	800a27a <_vfiprintf_r+0x2a>
 800a26e:	89ab      	ldrh	r3, [r5, #12]
 800a270:	059a      	lsls	r2, r3, #22
 800a272:	d402      	bmi.n	800a27a <_vfiprintf_r+0x2a>
 800a274:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a276:	f7fe fcdc 	bl	8008c32 <__retarget_lock_acquire_recursive>
 800a27a:	89ab      	ldrh	r3, [r5, #12]
 800a27c:	071b      	lsls	r3, r3, #28
 800a27e:	d501      	bpl.n	800a284 <_vfiprintf_r+0x34>
 800a280:	692b      	ldr	r3, [r5, #16]
 800a282:	b99b      	cbnz	r3, 800a2ac <_vfiprintf_r+0x5c>
 800a284:	4629      	mov	r1, r5
 800a286:	4630      	mov	r0, r6
 800a288:	f7fe fc00 	bl	8008a8c <__swsetup_r>
 800a28c:	b170      	cbz	r0, 800a2ac <_vfiprintf_r+0x5c>
 800a28e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a290:	07dc      	lsls	r4, r3, #31
 800a292:	d504      	bpl.n	800a29e <_vfiprintf_r+0x4e>
 800a294:	f04f 30ff 	mov.w	r0, #4294967295
 800a298:	b01d      	add	sp, #116	@ 0x74
 800a29a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a29e:	89ab      	ldrh	r3, [r5, #12]
 800a2a0:	0598      	lsls	r0, r3, #22
 800a2a2:	d4f7      	bmi.n	800a294 <_vfiprintf_r+0x44>
 800a2a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2a6:	f7fe fcc5 	bl	8008c34 <__retarget_lock_release_recursive>
 800a2aa:	e7f3      	b.n	800a294 <_vfiprintf_r+0x44>
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2b0:	2320      	movs	r3, #32
 800a2b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a2b6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2ba:	2330      	movs	r3, #48	@ 0x30
 800a2bc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a46c <_vfiprintf_r+0x21c>
 800a2c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a2c4:	f04f 0901 	mov.w	r9, #1
 800a2c8:	4623      	mov	r3, r4
 800a2ca:	469a      	mov	sl, r3
 800a2cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2d0:	b10a      	cbz	r2, 800a2d6 <_vfiprintf_r+0x86>
 800a2d2:	2a25      	cmp	r2, #37	@ 0x25
 800a2d4:	d1f9      	bne.n	800a2ca <_vfiprintf_r+0x7a>
 800a2d6:	ebba 0b04 	subs.w	fp, sl, r4
 800a2da:	d00b      	beq.n	800a2f4 <_vfiprintf_r+0xa4>
 800a2dc:	465b      	mov	r3, fp
 800a2de:	4622      	mov	r2, r4
 800a2e0:	4629      	mov	r1, r5
 800a2e2:	4630      	mov	r0, r6
 800a2e4:	f7ff ffa1 	bl	800a22a <__sfputs_r>
 800a2e8:	3001      	adds	r0, #1
 800a2ea:	f000 80a7 	beq.w	800a43c <_vfiprintf_r+0x1ec>
 800a2ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a2f0:	445a      	add	r2, fp
 800a2f2:	9209      	str	r2, [sp, #36]	@ 0x24
 800a2f4:	f89a 3000 	ldrb.w	r3, [sl]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	f000 809f 	beq.w	800a43c <_vfiprintf_r+0x1ec>
 800a2fe:	2300      	movs	r3, #0
 800a300:	f04f 32ff 	mov.w	r2, #4294967295
 800a304:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a308:	f10a 0a01 	add.w	sl, sl, #1
 800a30c:	9304      	str	r3, [sp, #16]
 800a30e:	9307      	str	r3, [sp, #28]
 800a310:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a314:	931a      	str	r3, [sp, #104]	@ 0x68
 800a316:	4654      	mov	r4, sl
 800a318:	2205      	movs	r2, #5
 800a31a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a31e:	4853      	ldr	r0, [pc, #332]	@ (800a46c <_vfiprintf_r+0x21c>)
 800a320:	f7f5 ff5e 	bl	80001e0 <memchr>
 800a324:	9a04      	ldr	r2, [sp, #16]
 800a326:	b9d8      	cbnz	r0, 800a360 <_vfiprintf_r+0x110>
 800a328:	06d1      	lsls	r1, r2, #27
 800a32a:	bf44      	itt	mi
 800a32c:	2320      	movmi	r3, #32
 800a32e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a332:	0713      	lsls	r3, r2, #28
 800a334:	bf44      	itt	mi
 800a336:	232b      	movmi	r3, #43	@ 0x2b
 800a338:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a33c:	f89a 3000 	ldrb.w	r3, [sl]
 800a340:	2b2a      	cmp	r3, #42	@ 0x2a
 800a342:	d015      	beq.n	800a370 <_vfiprintf_r+0x120>
 800a344:	9a07      	ldr	r2, [sp, #28]
 800a346:	4654      	mov	r4, sl
 800a348:	2000      	movs	r0, #0
 800a34a:	f04f 0c0a 	mov.w	ip, #10
 800a34e:	4621      	mov	r1, r4
 800a350:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a354:	3b30      	subs	r3, #48	@ 0x30
 800a356:	2b09      	cmp	r3, #9
 800a358:	d94b      	bls.n	800a3f2 <_vfiprintf_r+0x1a2>
 800a35a:	b1b0      	cbz	r0, 800a38a <_vfiprintf_r+0x13a>
 800a35c:	9207      	str	r2, [sp, #28]
 800a35e:	e014      	b.n	800a38a <_vfiprintf_r+0x13a>
 800a360:	eba0 0308 	sub.w	r3, r0, r8
 800a364:	fa09 f303 	lsl.w	r3, r9, r3
 800a368:	4313      	orrs	r3, r2
 800a36a:	9304      	str	r3, [sp, #16]
 800a36c:	46a2      	mov	sl, r4
 800a36e:	e7d2      	b.n	800a316 <_vfiprintf_r+0xc6>
 800a370:	9b03      	ldr	r3, [sp, #12]
 800a372:	1d19      	adds	r1, r3, #4
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	9103      	str	r1, [sp, #12]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	bfbb      	ittet	lt
 800a37c:	425b      	neglt	r3, r3
 800a37e:	f042 0202 	orrlt.w	r2, r2, #2
 800a382:	9307      	strge	r3, [sp, #28]
 800a384:	9307      	strlt	r3, [sp, #28]
 800a386:	bfb8      	it	lt
 800a388:	9204      	strlt	r2, [sp, #16]
 800a38a:	7823      	ldrb	r3, [r4, #0]
 800a38c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a38e:	d10a      	bne.n	800a3a6 <_vfiprintf_r+0x156>
 800a390:	7863      	ldrb	r3, [r4, #1]
 800a392:	2b2a      	cmp	r3, #42	@ 0x2a
 800a394:	d132      	bne.n	800a3fc <_vfiprintf_r+0x1ac>
 800a396:	9b03      	ldr	r3, [sp, #12]
 800a398:	1d1a      	adds	r2, r3, #4
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	9203      	str	r2, [sp, #12]
 800a39e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a3a2:	3402      	adds	r4, #2
 800a3a4:	9305      	str	r3, [sp, #20]
 800a3a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a47c <_vfiprintf_r+0x22c>
 800a3aa:	7821      	ldrb	r1, [r4, #0]
 800a3ac:	2203      	movs	r2, #3
 800a3ae:	4650      	mov	r0, sl
 800a3b0:	f7f5 ff16 	bl	80001e0 <memchr>
 800a3b4:	b138      	cbz	r0, 800a3c6 <_vfiprintf_r+0x176>
 800a3b6:	9b04      	ldr	r3, [sp, #16]
 800a3b8:	eba0 000a 	sub.w	r0, r0, sl
 800a3bc:	2240      	movs	r2, #64	@ 0x40
 800a3be:	4082      	lsls	r2, r0
 800a3c0:	4313      	orrs	r3, r2
 800a3c2:	3401      	adds	r4, #1
 800a3c4:	9304      	str	r3, [sp, #16]
 800a3c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3ca:	4829      	ldr	r0, [pc, #164]	@ (800a470 <_vfiprintf_r+0x220>)
 800a3cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a3d0:	2206      	movs	r2, #6
 800a3d2:	f7f5 ff05 	bl	80001e0 <memchr>
 800a3d6:	2800      	cmp	r0, #0
 800a3d8:	d03f      	beq.n	800a45a <_vfiprintf_r+0x20a>
 800a3da:	4b26      	ldr	r3, [pc, #152]	@ (800a474 <_vfiprintf_r+0x224>)
 800a3dc:	bb1b      	cbnz	r3, 800a426 <_vfiprintf_r+0x1d6>
 800a3de:	9b03      	ldr	r3, [sp, #12]
 800a3e0:	3307      	adds	r3, #7
 800a3e2:	f023 0307 	bic.w	r3, r3, #7
 800a3e6:	3308      	adds	r3, #8
 800a3e8:	9303      	str	r3, [sp, #12]
 800a3ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3ec:	443b      	add	r3, r7
 800a3ee:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3f0:	e76a      	b.n	800a2c8 <_vfiprintf_r+0x78>
 800a3f2:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3f6:	460c      	mov	r4, r1
 800a3f8:	2001      	movs	r0, #1
 800a3fa:	e7a8      	b.n	800a34e <_vfiprintf_r+0xfe>
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	3401      	adds	r4, #1
 800a400:	9305      	str	r3, [sp, #20]
 800a402:	4619      	mov	r1, r3
 800a404:	f04f 0c0a 	mov.w	ip, #10
 800a408:	4620      	mov	r0, r4
 800a40a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a40e:	3a30      	subs	r2, #48	@ 0x30
 800a410:	2a09      	cmp	r2, #9
 800a412:	d903      	bls.n	800a41c <_vfiprintf_r+0x1cc>
 800a414:	2b00      	cmp	r3, #0
 800a416:	d0c6      	beq.n	800a3a6 <_vfiprintf_r+0x156>
 800a418:	9105      	str	r1, [sp, #20]
 800a41a:	e7c4      	b.n	800a3a6 <_vfiprintf_r+0x156>
 800a41c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a420:	4604      	mov	r4, r0
 800a422:	2301      	movs	r3, #1
 800a424:	e7f0      	b.n	800a408 <_vfiprintf_r+0x1b8>
 800a426:	ab03      	add	r3, sp, #12
 800a428:	9300      	str	r3, [sp, #0]
 800a42a:	462a      	mov	r2, r5
 800a42c:	4b12      	ldr	r3, [pc, #72]	@ (800a478 <_vfiprintf_r+0x228>)
 800a42e:	a904      	add	r1, sp, #16
 800a430:	4630      	mov	r0, r6
 800a432:	f7fd fdc1 	bl	8007fb8 <_printf_float>
 800a436:	4607      	mov	r7, r0
 800a438:	1c78      	adds	r0, r7, #1
 800a43a:	d1d6      	bne.n	800a3ea <_vfiprintf_r+0x19a>
 800a43c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a43e:	07d9      	lsls	r1, r3, #31
 800a440:	d405      	bmi.n	800a44e <_vfiprintf_r+0x1fe>
 800a442:	89ab      	ldrh	r3, [r5, #12]
 800a444:	059a      	lsls	r2, r3, #22
 800a446:	d402      	bmi.n	800a44e <_vfiprintf_r+0x1fe>
 800a448:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a44a:	f7fe fbf3 	bl	8008c34 <__retarget_lock_release_recursive>
 800a44e:	89ab      	ldrh	r3, [r5, #12]
 800a450:	065b      	lsls	r3, r3, #25
 800a452:	f53f af1f 	bmi.w	800a294 <_vfiprintf_r+0x44>
 800a456:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a458:	e71e      	b.n	800a298 <_vfiprintf_r+0x48>
 800a45a:	ab03      	add	r3, sp, #12
 800a45c:	9300      	str	r3, [sp, #0]
 800a45e:	462a      	mov	r2, r5
 800a460:	4b05      	ldr	r3, [pc, #20]	@ (800a478 <_vfiprintf_r+0x228>)
 800a462:	a904      	add	r1, sp, #16
 800a464:	4630      	mov	r0, r6
 800a466:	f7fe f83f 	bl	80084e8 <_printf_i>
 800a46a:	e7e4      	b.n	800a436 <_vfiprintf_r+0x1e6>
 800a46c:	0800bae2 	.word	0x0800bae2
 800a470:	0800baec 	.word	0x0800baec
 800a474:	08007fb9 	.word	0x08007fb9
 800a478:	0800a22b 	.word	0x0800a22b
 800a47c:	0800bae8 	.word	0x0800bae8

0800a480 <__sflush_r>:
 800a480:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a484:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a488:	0716      	lsls	r6, r2, #28
 800a48a:	4605      	mov	r5, r0
 800a48c:	460c      	mov	r4, r1
 800a48e:	d454      	bmi.n	800a53a <__sflush_r+0xba>
 800a490:	684b      	ldr	r3, [r1, #4]
 800a492:	2b00      	cmp	r3, #0
 800a494:	dc02      	bgt.n	800a49c <__sflush_r+0x1c>
 800a496:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a498:	2b00      	cmp	r3, #0
 800a49a:	dd48      	ble.n	800a52e <__sflush_r+0xae>
 800a49c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a49e:	2e00      	cmp	r6, #0
 800a4a0:	d045      	beq.n	800a52e <__sflush_r+0xae>
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a4a8:	682f      	ldr	r7, [r5, #0]
 800a4aa:	6a21      	ldr	r1, [r4, #32]
 800a4ac:	602b      	str	r3, [r5, #0]
 800a4ae:	d030      	beq.n	800a512 <__sflush_r+0x92>
 800a4b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a4b2:	89a3      	ldrh	r3, [r4, #12]
 800a4b4:	0759      	lsls	r1, r3, #29
 800a4b6:	d505      	bpl.n	800a4c4 <__sflush_r+0x44>
 800a4b8:	6863      	ldr	r3, [r4, #4]
 800a4ba:	1ad2      	subs	r2, r2, r3
 800a4bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a4be:	b10b      	cbz	r3, 800a4c4 <__sflush_r+0x44>
 800a4c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a4c2:	1ad2      	subs	r2, r2, r3
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a4c8:	6a21      	ldr	r1, [r4, #32]
 800a4ca:	4628      	mov	r0, r5
 800a4cc:	47b0      	blx	r6
 800a4ce:	1c43      	adds	r3, r0, #1
 800a4d0:	89a3      	ldrh	r3, [r4, #12]
 800a4d2:	d106      	bne.n	800a4e2 <__sflush_r+0x62>
 800a4d4:	6829      	ldr	r1, [r5, #0]
 800a4d6:	291d      	cmp	r1, #29
 800a4d8:	d82b      	bhi.n	800a532 <__sflush_r+0xb2>
 800a4da:	4a2a      	ldr	r2, [pc, #168]	@ (800a584 <__sflush_r+0x104>)
 800a4dc:	40ca      	lsrs	r2, r1
 800a4de:	07d6      	lsls	r6, r2, #31
 800a4e0:	d527      	bpl.n	800a532 <__sflush_r+0xb2>
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	6062      	str	r2, [r4, #4]
 800a4e6:	04d9      	lsls	r1, r3, #19
 800a4e8:	6922      	ldr	r2, [r4, #16]
 800a4ea:	6022      	str	r2, [r4, #0]
 800a4ec:	d504      	bpl.n	800a4f8 <__sflush_r+0x78>
 800a4ee:	1c42      	adds	r2, r0, #1
 800a4f0:	d101      	bne.n	800a4f6 <__sflush_r+0x76>
 800a4f2:	682b      	ldr	r3, [r5, #0]
 800a4f4:	b903      	cbnz	r3, 800a4f8 <__sflush_r+0x78>
 800a4f6:	6560      	str	r0, [r4, #84]	@ 0x54
 800a4f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a4fa:	602f      	str	r7, [r5, #0]
 800a4fc:	b1b9      	cbz	r1, 800a52e <__sflush_r+0xae>
 800a4fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a502:	4299      	cmp	r1, r3
 800a504:	d002      	beq.n	800a50c <__sflush_r+0x8c>
 800a506:	4628      	mov	r0, r5
 800a508:	f7ff f9fe 	bl	8009908 <_free_r>
 800a50c:	2300      	movs	r3, #0
 800a50e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a510:	e00d      	b.n	800a52e <__sflush_r+0xae>
 800a512:	2301      	movs	r3, #1
 800a514:	4628      	mov	r0, r5
 800a516:	47b0      	blx	r6
 800a518:	4602      	mov	r2, r0
 800a51a:	1c50      	adds	r0, r2, #1
 800a51c:	d1c9      	bne.n	800a4b2 <__sflush_r+0x32>
 800a51e:	682b      	ldr	r3, [r5, #0]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d0c6      	beq.n	800a4b2 <__sflush_r+0x32>
 800a524:	2b1d      	cmp	r3, #29
 800a526:	d001      	beq.n	800a52c <__sflush_r+0xac>
 800a528:	2b16      	cmp	r3, #22
 800a52a:	d11e      	bne.n	800a56a <__sflush_r+0xea>
 800a52c:	602f      	str	r7, [r5, #0]
 800a52e:	2000      	movs	r0, #0
 800a530:	e022      	b.n	800a578 <__sflush_r+0xf8>
 800a532:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a536:	b21b      	sxth	r3, r3
 800a538:	e01b      	b.n	800a572 <__sflush_r+0xf2>
 800a53a:	690f      	ldr	r7, [r1, #16]
 800a53c:	2f00      	cmp	r7, #0
 800a53e:	d0f6      	beq.n	800a52e <__sflush_r+0xae>
 800a540:	0793      	lsls	r3, r2, #30
 800a542:	680e      	ldr	r6, [r1, #0]
 800a544:	bf08      	it	eq
 800a546:	694b      	ldreq	r3, [r1, #20]
 800a548:	600f      	str	r7, [r1, #0]
 800a54a:	bf18      	it	ne
 800a54c:	2300      	movne	r3, #0
 800a54e:	eba6 0807 	sub.w	r8, r6, r7
 800a552:	608b      	str	r3, [r1, #8]
 800a554:	f1b8 0f00 	cmp.w	r8, #0
 800a558:	dde9      	ble.n	800a52e <__sflush_r+0xae>
 800a55a:	6a21      	ldr	r1, [r4, #32]
 800a55c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a55e:	4643      	mov	r3, r8
 800a560:	463a      	mov	r2, r7
 800a562:	4628      	mov	r0, r5
 800a564:	47b0      	blx	r6
 800a566:	2800      	cmp	r0, #0
 800a568:	dc08      	bgt.n	800a57c <__sflush_r+0xfc>
 800a56a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a56e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a572:	81a3      	strh	r3, [r4, #12]
 800a574:	f04f 30ff 	mov.w	r0, #4294967295
 800a578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a57c:	4407      	add	r7, r0
 800a57e:	eba8 0800 	sub.w	r8, r8, r0
 800a582:	e7e7      	b.n	800a554 <__sflush_r+0xd4>
 800a584:	20400001 	.word	0x20400001

0800a588 <_fflush_r>:
 800a588:	b538      	push	{r3, r4, r5, lr}
 800a58a:	690b      	ldr	r3, [r1, #16]
 800a58c:	4605      	mov	r5, r0
 800a58e:	460c      	mov	r4, r1
 800a590:	b913      	cbnz	r3, 800a598 <_fflush_r+0x10>
 800a592:	2500      	movs	r5, #0
 800a594:	4628      	mov	r0, r5
 800a596:	bd38      	pop	{r3, r4, r5, pc}
 800a598:	b118      	cbz	r0, 800a5a2 <_fflush_r+0x1a>
 800a59a:	6a03      	ldr	r3, [r0, #32]
 800a59c:	b90b      	cbnz	r3, 800a5a2 <_fflush_r+0x1a>
 800a59e:	f7fe f94d 	bl	800883c <__sinit>
 800a5a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d0f3      	beq.n	800a592 <_fflush_r+0xa>
 800a5aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a5ac:	07d0      	lsls	r0, r2, #31
 800a5ae:	d404      	bmi.n	800a5ba <_fflush_r+0x32>
 800a5b0:	0599      	lsls	r1, r3, #22
 800a5b2:	d402      	bmi.n	800a5ba <_fflush_r+0x32>
 800a5b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5b6:	f7fe fb3c 	bl	8008c32 <__retarget_lock_acquire_recursive>
 800a5ba:	4628      	mov	r0, r5
 800a5bc:	4621      	mov	r1, r4
 800a5be:	f7ff ff5f 	bl	800a480 <__sflush_r>
 800a5c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a5c4:	07da      	lsls	r2, r3, #31
 800a5c6:	4605      	mov	r5, r0
 800a5c8:	d4e4      	bmi.n	800a594 <_fflush_r+0xc>
 800a5ca:	89a3      	ldrh	r3, [r4, #12]
 800a5cc:	059b      	lsls	r3, r3, #22
 800a5ce:	d4e1      	bmi.n	800a594 <_fflush_r+0xc>
 800a5d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5d2:	f7fe fb2f 	bl	8008c34 <__retarget_lock_release_recursive>
 800a5d6:	e7dd      	b.n	800a594 <_fflush_r+0xc>

0800a5d8 <__swhatbuf_r>:
 800a5d8:	b570      	push	{r4, r5, r6, lr}
 800a5da:	460c      	mov	r4, r1
 800a5dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5e0:	2900      	cmp	r1, #0
 800a5e2:	b096      	sub	sp, #88	@ 0x58
 800a5e4:	4615      	mov	r5, r2
 800a5e6:	461e      	mov	r6, r3
 800a5e8:	da0d      	bge.n	800a606 <__swhatbuf_r+0x2e>
 800a5ea:	89a3      	ldrh	r3, [r4, #12]
 800a5ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a5f0:	f04f 0100 	mov.w	r1, #0
 800a5f4:	bf14      	ite	ne
 800a5f6:	2340      	movne	r3, #64	@ 0x40
 800a5f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a5fc:	2000      	movs	r0, #0
 800a5fe:	6031      	str	r1, [r6, #0]
 800a600:	602b      	str	r3, [r5, #0]
 800a602:	b016      	add	sp, #88	@ 0x58
 800a604:	bd70      	pop	{r4, r5, r6, pc}
 800a606:	466a      	mov	r2, sp
 800a608:	f000 f848 	bl	800a69c <_fstat_r>
 800a60c:	2800      	cmp	r0, #0
 800a60e:	dbec      	blt.n	800a5ea <__swhatbuf_r+0x12>
 800a610:	9901      	ldr	r1, [sp, #4]
 800a612:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a616:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a61a:	4259      	negs	r1, r3
 800a61c:	4159      	adcs	r1, r3
 800a61e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a622:	e7eb      	b.n	800a5fc <__swhatbuf_r+0x24>

0800a624 <__smakebuf_r>:
 800a624:	898b      	ldrh	r3, [r1, #12]
 800a626:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a628:	079d      	lsls	r5, r3, #30
 800a62a:	4606      	mov	r6, r0
 800a62c:	460c      	mov	r4, r1
 800a62e:	d507      	bpl.n	800a640 <__smakebuf_r+0x1c>
 800a630:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a634:	6023      	str	r3, [r4, #0]
 800a636:	6123      	str	r3, [r4, #16]
 800a638:	2301      	movs	r3, #1
 800a63a:	6163      	str	r3, [r4, #20]
 800a63c:	b003      	add	sp, #12
 800a63e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a640:	ab01      	add	r3, sp, #4
 800a642:	466a      	mov	r2, sp
 800a644:	f7ff ffc8 	bl	800a5d8 <__swhatbuf_r>
 800a648:	9f00      	ldr	r7, [sp, #0]
 800a64a:	4605      	mov	r5, r0
 800a64c:	4639      	mov	r1, r7
 800a64e:	4630      	mov	r0, r6
 800a650:	f7ff f9ce 	bl	80099f0 <_malloc_r>
 800a654:	b948      	cbnz	r0, 800a66a <__smakebuf_r+0x46>
 800a656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a65a:	059a      	lsls	r2, r3, #22
 800a65c:	d4ee      	bmi.n	800a63c <__smakebuf_r+0x18>
 800a65e:	f023 0303 	bic.w	r3, r3, #3
 800a662:	f043 0302 	orr.w	r3, r3, #2
 800a666:	81a3      	strh	r3, [r4, #12]
 800a668:	e7e2      	b.n	800a630 <__smakebuf_r+0xc>
 800a66a:	89a3      	ldrh	r3, [r4, #12]
 800a66c:	6020      	str	r0, [r4, #0]
 800a66e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a672:	81a3      	strh	r3, [r4, #12]
 800a674:	9b01      	ldr	r3, [sp, #4]
 800a676:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a67a:	b15b      	cbz	r3, 800a694 <__smakebuf_r+0x70>
 800a67c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a680:	4630      	mov	r0, r6
 800a682:	f000 f81d 	bl	800a6c0 <_isatty_r>
 800a686:	b128      	cbz	r0, 800a694 <__smakebuf_r+0x70>
 800a688:	89a3      	ldrh	r3, [r4, #12]
 800a68a:	f023 0303 	bic.w	r3, r3, #3
 800a68e:	f043 0301 	orr.w	r3, r3, #1
 800a692:	81a3      	strh	r3, [r4, #12]
 800a694:	89a3      	ldrh	r3, [r4, #12]
 800a696:	431d      	orrs	r5, r3
 800a698:	81a5      	strh	r5, [r4, #12]
 800a69a:	e7cf      	b.n	800a63c <__smakebuf_r+0x18>

0800a69c <_fstat_r>:
 800a69c:	b538      	push	{r3, r4, r5, lr}
 800a69e:	4d07      	ldr	r5, [pc, #28]	@ (800a6bc <_fstat_r+0x20>)
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	4604      	mov	r4, r0
 800a6a4:	4608      	mov	r0, r1
 800a6a6:	4611      	mov	r1, r2
 800a6a8:	602b      	str	r3, [r5, #0]
 800a6aa:	f7f7 ff5f 	bl	800256c <_fstat>
 800a6ae:	1c43      	adds	r3, r0, #1
 800a6b0:	d102      	bne.n	800a6b8 <_fstat_r+0x1c>
 800a6b2:	682b      	ldr	r3, [r5, #0]
 800a6b4:	b103      	cbz	r3, 800a6b8 <_fstat_r+0x1c>
 800a6b6:	6023      	str	r3, [r4, #0]
 800a6b8:	bd38      	pop	{r3, r4, r5, pc}
 800a6ba:	bf00      	nop
 800a6bc:	20000854 	.word	0x20000854

0800a6c0 <_isatty_r>:
 800a6c0:	b538      	push	{r3, r4, r5, lr}
 800a6c2:	4d06      	ldr	r5, [pc, #24]	@ (800a6dc <_isatty_r+0x1c>)
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	4604      	mov	r4, r0
 800a6c8:	4608      	mov	r0, r1
 800a6ca:	602b      	str	r3, [r5, #0]
 800a6cc:	f7f7 ff5e 	bl	800258c <_isatty>
 800a6d0:	1c43      	adds	r3, r0, #1
 800a6d2:	d102      	bne.n	800a6da <_isatty_r+0x1a>
 800a6d4:	682b      	ldr	r3, [r5, #0]
 800a6d6:	b103      	cbz	r3, 800a6da <_isatty_r+0x1a>
 800a6d8:	6023      	str	r3, [r4, #0]
 800a6da:	bd38      	pop	{r3, r4, r5, pc}
 800a6dc:	20000854 	.word	0x20000854

0800a6e0 <_sbrk_r>:
 800a6e0:	b538      	push	{r3, r4, r5, lr}
 800a6e2:	4d06      	ldr	r5, [pc, #24]	@ (800a6fc <_sbrk_r+0x1c>)
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	4604      	mov	r4, r0
 800a6e8:	4608      	mov	r0, r1
 800a6ea:	602b      	str	r3, [r5, #0]
 800a6ec:	f7f7 ff66 	bl	80025bc <_sbrk>
 800a6f0:	1c43      	adds	r3, r0, #1
 800a6f2:	d102      	bne.n	800a6fa <_sbrk_r+0x1a>
 800a6f4:	682b      	ldr	r3, [r5, #0]
 800a6f6:	b103      	cbz	r3, 800a6fa <_sbrk_r+0x1a>
 800a6f8:	6023      	str	r3, [r4, #0]
 800a6fa:	bd38      	pop	{r3, r4, r5, pc}
 800a6fc:	20000854 	.word	0x20000854

0800a700 <__assert_func>:
 800a700:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a702:	4614      	mov	r4, r2
 800a704:	461a      	mov	r2, r3
 800a706:	4b09      	ldr	r3, [pc, #36]	@ (800a72c <__assert_func+0x2c>)
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	4605      	mov	r5, r0
 800a70c:	68d8      	ldr	r0, [r3, #12]
 800a70e:	b14c      	cbz	r4, 800a724 <__assert_func+0x24>
 800a710:	4b07      	ldr	r3, [pc, #28]	@ (800a730 <__assert_func+0x30>)
 800a712:	9100      	str	r1, [sp, #0]
 800a714:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a718:	4906      	ldr	r1, [pc, #24]	@ (800a734 <__assert_func+0x34>)
 800a71a:	462b      	mov	r3, r5
 800a71c:	f000 f842 	bl	800a7a4 <fiprintf>
 800a720:	f000 f852 	bl	800a7c8 <abort>
 800a724:	4b04      	ldr	r3, [pc, #16]	@ (800a738 <__assert_func+0x38>)
 800a726:	461c      	mov	r4, r3
 800a728:	e7f3      	b.n	800a712 <__assert_func+0x12>
 800a72a:	bf00      	nop
 800a72c:	20000018 	.word	0x20000018
 800a730:	0800bafd 	.word	0x0800bafd
 800a734:	0800bb0a 	.word	0x0800bb0a
 800a738:	0800bb38 	.word	0x0800bb38

0800a73c <_calloc_r>:
 800a73c:	b570      	push	{r4, r5, r6, lr}
 800a73e:	fba1 5402 	umull	r5, r4, r1, r2
 800a742:	b934      	cbnz	r4, 800a752 <_calloc_r+0x16>
 800a744:	4629      	mov	r1, r5
 800a746:	f7ff f953 	bl	80099f0 <_malloc_r>
 800a74a:	4606      	mov	r6, r0
 800a74c:	b928      	cbnz	r0, 800a75a <_calloc_r+0x1e>
 800a74e:	4630      	mov	r0, r6
 800a750:	bd70      	pop	{r4, r5, r6, pc}
 800a752:	220c      	movs	r2, #12
 800a754:	6002      	str	r2, [r0, #0]
 800a756:	2600      	movs	r6, #0
 800a758:	e7f9      	b.n	800a74e <_calloc_r+0x12>
 800a75a:	462a      	mov	r2, r5
 800a75c:	4621      	mov	r1, r4
 800a75e:	f7fe f9eb 	bl	8008b38 <memset>
 800a762:	e7f4      	b.n	800a74e <_calloc_r+0x12>

0800a764 <__ascii_mbtowc>:
 800a764:	b082      	sub	sp, #8
 800a766:	b901      	cbnz	r1, 800a76a <__ascii_mbtowc+0x6>
 800a768:	a901      	add	r1, sp, #4
 800a76a:	b142      	cbz	r2, 800a77e <__ascii_mbtowc+0x1a>
 800a76c:	b14b      	cbz	r3, 800a782 <__ascii_mbtowc+0x1e>
 800a76e:	7813      	ldrb	r3, [r2, #0]
 800a770:	600b      	str	r3, [r1, #0]
 800a772:	7812      	ldrb	r2, [r2, #0]
 800a774:	1e10      	subs	r0, r2, #0
 800a776:	bf18      	it	ne
 800a778:	2001      	movne	r0, #1
 800a77a:	b002      	add	sp, #8
 800a77c:	4770      	bx	lr
 800a77e:	4610      	mov	r0, r2
 800a780:	e7fb      	b.n	800a77a <__ascii_mbtowc+0x16>
 800a782:	f06f 0001 	mvn.w	r0, #1
 800a786:	e7f8      	b.n	800a77a <__ascii_mbtowc+0x16>

0800a788 <__ascii_wctomb>:
 800a788:	4603      	mov	r3, r0
 800a78a:	4608      	mov	r0, r1
 800a78c:	b141      	cbz	r1, 800a7a0 <__ascii_wctomb+0x18>
 800a78e:	2aff      	cmp	r2, #255	@ 0xff
 800a790:	d904      	bls.n	800a79c <__ascii_wctomb+0x14>
 800a792:	228a      	movs	r2, #138	@ 0x8a
 800a794:	601a      	str	r2, [r3, #0]
 800a796:	f04f 30ff 	mov.w	r0, #4294967295
 800a79a:	4770      	bx	lr
 800a79c:	700a      	strb	r2, [r1, #0]
 800a79e:	2001      	movs	r0, #1
 800a7a0:	4770      	bx	lr
	...

0800a7a4 <fiprintf>:
 800a7a4:	b40e      	push	{r1, r2, r3}
 800a7a6:	b503      	push	{r0, r1, lr}
 800a7a8:	4601      	mov	r1, r0
 800a7aa:	ab03      	add	r3, sp, #12
 800a7ac:	4805      	ldr	r0, [pc, #20]	@ (800a7c4 <fiprintf+0x20>)
 800a7ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7b2:	6800      	ldr	r0, [r0, #0]
 800a7b4:	9301      	str	r3, [sp, #4]
 800a7b6:	f7ff fd4b 	bl	800a250 <_vfiprintf_r>
 800a7ba:	b002      	add	sp, #8
 800a7bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7c0:	b003      	add	sp, #12
 800a7c2:	4770      	bx	lr
 800a7c4:	20000018 	.word	0x20000018

0800a7c8 <abort>:
 800a7c8:	b508      	push	{r3, lr}
 800a7ca:	2006      	movs	r0, #6
 800a7cc:	f000 f82c 	bl	800a828 <raise>
 800a7d0:	2001      	movs	r0, #1
 800a7d2:	f7f7 fe97 	bl	8002504 <_exit>

0800a7d6 <_raise_r>:
 800a7d6:	291f      	cmp	r1, #31
 800a7d8:	b538      	push	{r3, r4, r5, lr}
 800a7da:	4605      	mov	r5, r0
 800a7dc:	460c      	mov	r4, r1
 800a7de:	d904      	bls.n	800a7ea <_raise_r+0x14>
 800a7e0:	2316      	movs	r3, #22
 800a7e2:	6003      	str	r3, [r0, #0]
 800a7e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a7e8:	bd38      	pop	{r3, r4, r5, pc}
 800a7ea:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a7ec:	b112      	cbz	r2, 800a7f4 <_raise_r+0x1e>
 800a7ee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a7f2:	b94b      	cbnz	r3, 800a808 <_raise_r+0x32>
 800a7f4:	4628      	mov	r0, r5
 800a7f6:	f000 f831 	bl	800a85c <_getpid_r>
 800a7fa:	4622      	mov	r2, r4
 800a7fc:	4601      	mov	r1, r0
 800a7fe:	4628      	mov	r0, r5
 800a800:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a804:	f000 b818 	b.w	800a838 <_kill_r>
 800a808:	2b01      	cmp	r3, #1
 800a80a:	d00a      	beq.n	800a822 <_raise_r+0x4c>
 800a80c:	1c59      	adds	r1, r3, #1
 800a80e:	d103      	bne.n	800a818 <_raise_r+0x42>
 800a810:	2316      	movs	r3, #22
 800a812:	6003      	str	r3, [r0, #0]
 800a814:	2001      	movs	r0, #1
 800a816:	e7e7      	b.n	800a7e8 <_raise_r+0x12>
 800a818:	2100      	movs	r1, #0
 800a81a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a81e:	4620      	mov	r0, r4
 800a820:	4798      	blx	r3
 800a822:	2000      	movs	r0, #0
 800a824:	e7e0      	b.n	800a7e8 <_raise_r+0x12>
	...

0800a828 <raise>:
 800a828:	4b02      	ldr	r3, [pc, #8]	@ (800a834 <raise+0xc>)
 800a82a:	4601      	mov	r1, r0
 800a82c:	6818      	ldr	r0, [r3, #0]
 800a82e:	f7ff bfd2 	b.w	800a7d6 <_raise_r>
 800a832:	bf00      	nop
 800a834:	20000018 	.word	0x20000018

0800a838 <_kill_r>:
 800a838:	b538      	push	{r3, r4, r5, lr}
 800a83a:	4d07      	ldr	r5, [pc, #28]	@ (800a858 <_kill_r+0x20>)
 800a83c:	2300      	movs	r3, #0
 800a83e:	4604      	mov	r4, r0
 800a840:	4608      	mov	r0, r1
 800a842:	4611      	mov	r1, r2
 800a844:	602b      	str	r3, [r5, #0]
 800a846:	f7f7 fe4d 	bl	80024e4 <_kill>
 800a84a:	1c43      	adds	r3, r0, #1
 800a84c:	d102      	bne.n	800a854 <_kill_r+0x1c>
 800a84e:	682b      	ldr	r3, [r5, #0]
 800a850:	b103      	cbz	r3, 800a854 <_kill_r+0x1c>
 800a852:	6023      	str	r3, [r4, #0]
 800a854:	bd38      	pop	{r3, r4, r5, pc}
 800a856:	bf00      	nop
 800a858:	20000854 	.word	0x20000854

0800a85c <_getpid_r>:
 800a85c:	f7f7 be3a 	b.w	80024d4 <_getpid>

0800a860 <atan2f>:
 800a860:	f000 b94c 	b.w	800aafc <__ieee754_atan2f>

0800a864 <sqrtf>:
 800a864:	b508      	push	{r3, lr}
 800a866:	ed2d 8b02 	vpush	{d8}
 800a86a:	eeb0 8a40 	vmov.f32	s16, s0
 800a86e:	f000 f8a1 	bl	800a9b4 <__ieee754_sqrtf>
 800a872:	eeb4 8a48 	vcmp.f32	s16, s16
 800a876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a87a:	d60c      	bvs.n	800a896 <sqrtf+0x32>
 800a87c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a89c <sqrtf+0x38>
 800a880:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a888:	d505      	bpl.n	800a896 <sqrtf+0x32>
 800a88a:	f7fe f9a7 	bl	8008bdc <__errno>
 800a88e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a892:	2321      	movs	r3, #33	@ 0x21
 800a894:	6003      	str	r3, [r0, #0]
 800a896:	ecbd 8b02 	vpop	{d8}
 800a89a:	bd08      	pop	{r3, pc}
 800a89c:	00000000 	.word	0x00000000

0800a8a0 <cosf>:
 800a8a0:	ee10 3a10 	vmov	r3, s0
 800a8a4:	b507      	push	{r0, r1, r2, lr}
 800a8a6:	4a1e      	ldr	r2, [pc, #120]	@ (800a920 <cosf+0x80>)
 800a8a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a8ac:	4293      	cmp	r3, r2
 800a8ae:	d806      	bhi.n	800a8be <cosf+0x1e>
 800a8b0:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800a924 <cosf+0x84>
 800a8b4:	b003      	add	sp, #12
 800a8b6:	f85d eb04 	ldr.w	lr, [sp], #4
 800a8ba:	f000 b87f 	b.w	800a9bc <__kernel_cosf>
 800a8be:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a8c2:	d304      	bcc.n	800a8ce <cosf+0x2e>
 800a8c4:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a8c8:	b003      	add	sp, #12
 800a8ca:	f85d fb04 	ldr.w	pc, [sp], #4
 800a8ce:	4668      	mov	r0, sp
 800a8d0:	f000 f9b4 	bl	800ac3c <__ieee754_rem_pio2f>
 800a8d4:	f000 0003 	and.w	r0, r0, #3
 800a8d8:	2801      	cmp	r0, #1
 800a8da:	d009      	beq.n	800a8f0 <cosf+0x50>
 800a8dc:	2802      	cmp	r0, #2
 800a8de:	d010      	beq.n	800a902 <cosf+0x62>
 800a8e0:	b9b0      	cbnz	r0, 800a910 <cosf+0x70>
 800a8e2:	eddd 0a01 	vldr	s1, [sp, #4]
 800a8e6:	ed9d 0a00 	vldr	s0, [sp]
 800a8ea:	f000 f867 	bl	800a9bc <__kernel_cosf>
 800a8ee:	e7eb      	b.n	800a8c8 <cosf+0x28>
 800a8f0:	eddd 0a01 	vldr	s1, [sp, #4]
 800a8f4:	ed9d 0a00 	vldr	s0, [sp]
 800a8f8:	f000 f8b8 	bl	800aa6c <__kernel_sinf>
 800a8fc:	eeb1 0a40 	vneg.f32	s0, s0
 800a900:	e7e2      	b.n	800a8c8 <cosf+0x28>
 800a902:	eddd 0a01 	vldr	s1, [sp, #4]
 800a906:	ed9d 0a00 	vldr	s0, [sp]
 800a90a:	f000 f857 	bl	800a9bc <__kernel_cosf>
 800a90e:	e7f5      	b.n	800a8fc <cosf+0x5c>
 800a910:	eddd 0a01 	vldr	s1, [sp, #4]
 800a914:	ed9d 0a00 	vldr	s0, [sp]
 800a918:	2001      	movs	r0, #1
 800a91a:	f000 f8a7 	bl	800aa6c <__kernel_sinf>
 800a91e:	e7d3      	b.n	800a8c8 <cosf+0x28>
 800a920:	3f490fd8 	.word	0x3f490fd8
 800a924:	00000000 	.word	0x00000000

0800a928 <sinf>:
 800a928:	ee10 3a10 	vmov	r3, s0
 800a92c:	b507      	push	{r0, r1, r2, lr}
 800a92e:	4a1f      	ldr	r2, [pc, #124]	@ (800a9ac <sinf+0x84>)
 800a930:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a934:	4293      	cmp	r3, r2
 800a936:	d807      	bhi.n	800a948 <sinf+0x20>
 800a938:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800a9b0 <sinf+0x88>
 800a93c:	2000      	movs	r0, #0
 800a93e:	b003      	add	sp, #12
 800a940:	f85d eb04 	ldr.w	lr, [sp], #4
 800a944:	f000 b892 	b.w	800aa6c <__kernel_sinf>
 800a948:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a94c:	d304      	bcc.n	800a958 <sinf+0x30>
 800a94e:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a952:	b003      	add	sp, #12
 800a954:	f85d fb04 	ldr.w	pc, [sp], #4
 800a958:	4668      	mov	r0, sp
 800a95a:	f000 f96f 	bl	800ac3c <__ieee754_rem_pio2f>
 800a95e:	f000 0003 	and.w	r0, r0, #3
 800a962:	2801      	cmp	r0, #1
 800a964:	d00a      	beq.n	800a97c <sinf+0x54>
 800a966:	2802      	cmp	r0, #2
 800a968:	d00f      	beq.n	800a98a <sinf+0x62>
 800a96a:	b9c0      	cbnz	r0, 800a99e <sinf+0x76>
 800a96c:	eddd 0a01 	vldr	s1, [sp, #4]
 800a970:	ed9d 0a00 	vldr	s0, [sp]
 800a974:	2001      	movs	r0, #1
 800a976:	f000 f879 	bl	800aa6c <__kernel_sinf>
 800a97a:	e7ea      	b.n	800a952 <sinf+0x2a>
 800a97c:	eddd 0a01 	vldr	s1, [sp, #4]
 800a980:	ed9d 0a00 	vldr	s0, [sp]
 800a984:	f000 f81a 	bl	800a9bc <__kernel_cosf>
 800a988:	e7e3      	b.n	800a952 <sinf+0x2a>
 800a98a:	eddd 0a01 	vldr	s1, [sp, #4]
 800a98e:	ed9d 0a00 	vldr	s0, [sp]
 800a992:	2001      	movs	r0, #1
 800a994:	f000 f86a 	bl	800aa6c <__kernel_sinf>
 800a998:	eeb1 0a40 	vneg.f32	s0, s0
 800a99c:	e7d9      	b.n	800a952 <sinf+0x2a>
 800a99e:	eddd 0a01 	vldr	s1, [sp, #4]
 800a9a2:	ed9d 0a00 	vldr	s0, [sp]
 800a9a6:	f000 f809 	bl	800a9bc <__kernel_cosf>
 800a9aa:	e7f5      	b.n	800a998 <sinf+0x70>
 800a9ac:	3f490fd8 	.word	0x3f490fd8
 800a9b0:	00000000 	.word	0x00000000

0800a9b4 <__ieee754_sqrtf>:
 800a9b4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a9b8:	4770      	bx	lr
	...

0800a9bc <__kernel_cosf>:
 800a9bc:	ee10 3a10 	vmov	r3, s0
 800a9c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a9c4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800a9c8:	eef0 6a40 	vmov.f32	s13, s0
 800a9cc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800a9d0:	d204      	bcs.n	800a9dc <__kernel_cosf+0x20>
 800a9d2:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800a9d6:	ee17 2a90 	vmov	r2, s15
 800a9da:	b342      	cbz	r2, 800aa2e <__kernel_cosf+0x72>
 800a9dc:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800a9e0:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800aa4c <__kernel_cosf+0x90>
 800a9e4:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800aa50 <__kernel_cosf+0x94>
 800a9e8:	4a1a      	ldr	r2, [pc, #104]	@ (800aa54 <__kernel_cosf+0x98>)
 800a9ea:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a9ee:	4293      	cmp	r3, r2
 800a9f0:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800aa58 <__kernel_cosf+0x9c>
 800a9f4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a9f8:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800aa5c <__kernel_cosf+0xa0>
 800a9fc:	eea7 6a87 	vfma.f32	s12, s15, s14
 800aa00:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800aa60 <__kernel_cosf+0xa4>
 800aa04:	eee6 7a07 	vfma.f32	s15, s12, s14
 800aa08:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800aa64 <__kernel_cosf+0xa8>
 800aa0c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800aa10:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800aa14:	ee26 6a07 	vmul.f32	s12, s12, s14
 800aa18:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800aa1c:	eee7 0a06 	vfma.f32	s1, s14, s12
 800aa20:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa24:	d804      	bhi.n	800aa30 <__kernel_cosf+0x74>
 800aa26:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800aa2a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800aa2e:	4770      	bx	lr
 800aa30:	4a0d      	ldr	r2, [pc, #52]	@ (800aa68 <__kernel_cosf+0xac>)
 800aa32:	4293      	cmp	r3, r2
 800aa34:	bf9a      	itte	ls
 800aa36:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800aa3a:	ee07 3a10 	vmovls	s14, r3
 800aa3e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800aa42:	ee30 0a47 	vsub.f32	s0, s0, s14
 800aa46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aa4a:	e7ec      	b.n	800aa26 <__kernel_cosf+0x6a>
 800aa4c:	ad47d74e 	.word	0xad47d74e
 800aa50:	310f74f6 	.word	0x310f74f6
 800aa54:	3e999999 	.word	0x3e999999
 800aa58:	b493f27c 	.word	0xb493f27c
 800aa5c:	37d00d01 	.word	0x37d00d01
 800aa60:	bab60b61 	.word	0xbab60b61
 800aa64:	3d2aaaab 	.word	0x3d2aaaab
 800aa68:	3f480000 	.word	0x3f480000

0800aa6c <__kernel_sinf>:
 800aa6c:	ee10 3a10 	vmov	r3, s0
 800aa70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aa74:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800aa78:	d204      	bcs.n	800aa84 <__kernel_sinf+0x18>
 800aa7a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800aa7e:	ee17 3a90 	vmov	r3, s15
 800aa82:	b35b      	cbz	r3, 800aadc <__kernel_sinf+0x70>
 800aa84:	ee20 7a00 	vmul.f32	s14, s0, s0
 800aa88:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800aae0 <__kernel_sinf+0x74>
 800aa8c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800aae4 <__kernel_sinf+0x78>
 800aa90:	eea7 6a27 	vfma.f32	s12, s14, s15
 800aa94:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800aae8 <__kernel_sinf+0x7c>
 800aa98:	eee6 7a07 	vfma.f32	s15, s12, s14
 800aa9c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800aaec <__kernel_sinf+0x80>
 800aaa0:	eea7 6a87 	vfma.f32	s12, s15, s14
 800aaa4:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800aaf0 <__kernel_sinf+0x84>
 800aaa8:	ee60 6a07 	vmul.f32	s13, s0, s14
 800aaac:	eee6 7a07 	vfma.f32	s15, s12, s14
 800aab0:	b930      	cbnz	r0, 800aac0 <__kernel_sinf+0x54>
 800aab2:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800aaf4 <__kernel_sinf+0x88>
 800aab6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800aaba:	eea6 0a26 	vfma.f32	s0, s12, s13
 800aabe:	4770      	bx	lr
 800aac0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800aac4:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800aac8:	eee0 7a86 	vfma.f32	s15, s1, s12
 800aacc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800aad0:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800aaf8 <__kernel_sinf+0x8c>
 800aad4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800aad8:	ee30 0a60 	vsub.f32	s0, s0, s1
 800aadc:	4770      	bx	lr
 800aade:	bf00      	nop
 800aae0:	2f2ec9d3 	.word	0x2f2ec9d3
 800aae4:	b2d72f34 	.word	0xb2d72f34
 800aae8:	3638ef1b 	.word	0x3638ef1b
 800aaec:	b9500d01 	.word	0xb9500d01
 800aaf0:	3c088889 	.word	0x3c088889
 800aaf4:	be2aaaab 	.word	0xbe2aaaab
 800aaf8:	3e2aaaab 	.word	0x3e2aaaab

0800aafc <__ieee754_atan2f>:
 800aafc:	ee10 2a90 	vmov	r2, s1
 800ab00:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800ab04:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ab08:	b510      	push	{r4, lr}
 800ab0a:	eef0 7a40 	vmov.f32	s15, s0
 800ab0e:	d806      	bhi.n	800ab1e <__ieee754_atan2f+0x22>
 800ab10:	ee10 0a10 	vmov	r0, s0
 800ab14:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800ab18:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ab1c:	d904      	bls.n	800ab28 <__ieee754_atan2f+0x2c>
 800ab1e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800ab22:	eeb0 0a67 	vmov.f32	s0, s15
 800ab26:	bd10      	pop	{r4, pc}
 800ab28:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800ab2c:	d103      	bne.n	800ab36 <__ieee754_atan2f+0x3a>
 800ab2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab32:	f000 b9b3 	b.w	800ae9c <atanf>
 800ab36:	1794      	asrs	r4, r2, #30
 800ab38:	f004 0402 	and.w	r4, r4, #2
 800ab3c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800ab40:	b943      	cbnz	r3, 800ab54 <__ieee754_atan2f+0x58>
 800ab42:	2c02      	cmp	r4, #2
 800ab44:	d05e      	beq.n	800ac04 <__ieee754_atan2f+0x108>
 800ab46:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800ac18 <__ieee754_atan2f+0x11c>
 800ab4a:	2c03      	cmp	r4, #3
 800ab4c:	bf08      	it	eq
 800ab4e:	eef0 7a47 	vmoveq.f32	s15, s14
 800ab52:	e7e6      	b.n	800ab22 <__ieee754_atan2f+0x26>
 800ab54:	b941      	cbnz	r1, 800ab68 <__ieee754_atan2f+0x6c>
 800ab56:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800ac1c <__ieee754_atan2f+0x120>
 800ab5a:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800ac20 <__ieee754_atan2f+0x124>
 800ab5e:	2800      	cmp	r0, #0
 800ab60:	bfa8      	it	ge
 800ab62:	eef0 7a47 	vmovge.f32	s15, s14
 800ab66:	e7dc      	b.n	800ab22 <__ieee754_atan2f+0x26>
 800ab68:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ab6c:	d110      	bne.n	800ab90 <__ieee754_atan2f+0x94>
 800ab6e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ab72:	f104 34ff 	add.w	r4, r4, #4294967295
 800ab76:	d107      	bne.n	800ab88 <__ieee754_atan2f+0x8c>
 800ab78:	2c02      	cmp	r4, #2
 800ab7a:	d846      	bhi.n	800ac0a <__ieee754_atan2f+0x10e>
 800ab7c:	4b29      	ldr	r3, [pc, #164]	@ (800ac24 <__ieee754_atan2f+0x128>)
 800ab7e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ab82:	edd3 7a00 	vldr	s15, [r3]
 800ab86:	e7cc      	b.n	800ab22 <__ieee754_atan2f+0x26>
 800ab88:	2c02      	cmp	r4, #2
 800ab8a:	d841      	bhi.n	800ac10 <__ieee754_atan2f+0x114>
 800ab8c:	4b26      	ldr	r3, [pc, #152]	@ (800ac28 <__ieee754_atan2f+0x12c>)
 800ab8e:	e7f6      	b.n	800ab7e <__ieee754_atan2f+0x82>
 800ab90:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ab94:	d0df      	beq.n	800ab56 <__ieee754_atan2f+0x5a>
 800ab96:	1a5b      	subs	r3, r3, r1
 800ab98:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800ab9c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800aba0:	da1a      	bge.n	800abd8 <__ieee754_atan2f+0xdc>
 800aba2:	2a00      	cmp	r2, #0
 800aba4:	da01      	bge.n	800abaa <__ieee754_atan2f+0xae>
 800aba6:	313c      	adds	r1, #60	@ 0x3c
 800aba8:	db19      	blt.n	800abde <__ieee754_atan2f+0xe2>
 800abaa:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800abae:	f000 fa49 	bl	800b044 <fabsf>
 800abb2:	f000 f973 	bl	800ae9c <atanf>
 800abb6:	eef0 7a40 	vmov.f32	s15, s0
 800abba:	2c01      	cmp	r4, #1
 800abbc:	d012      	beq.n	800abe4 <__ieee754_atan2f+0xe8>
 800abbe:	2c02      	cmp	r4, #2
 800abc0:	d017      	beq.n	800abf2 <__ieee754_atan2f+0xf6>
 800abc2:	2c00      	cmp	r4, #0
 800abc4:	d0ad      	beq.n	800ab22 <__ieee754_atan2f+0x26>
 800abc6:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800ac2c <__ieee754_atan2f+0x130>
 800abca:	ee77 7a87 	vadd.f32	s15, s15, s14
 800abce:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800ac30 <__ieee754_atan2f+0x134>
 800abd2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800abd6:	e7a4      	b.n	800ab22 <__ieee754_atan2f+0x26>
 800abd8:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800ac20 <__ieee754_atan2f+0x124>
 800abdc:	e7ed      	b.n	800abba <__ieee754_atan2f+0xbe>
 800abde:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800ac34 <__ieee754_atan2f+0x138>
 800abe2:	e7ea      	b.n	800abba <__ieee754_atan2f+0xbe>
 800abe4:	ee17 3a90 	vmov	r3, s15
 800abe8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800abec:	ee07 3a90 	vmov	s15, r3
 800abf0:	e797      	b.n	800ab22 <__ieee754_atan2f+0x26>
 800abf2:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800ac2c <__ieee754_atan2f+0x130>
 800abf6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800abfa:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800ac30 <__ieee754_atan2f+0x134>
 800abfe:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ac02:	e78e      	b.n	800ab22 <__ieee754_atan2f+0x26>
 800ac04:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800ac30 <__ieee754_atan2f+0x134>
 800ac08:	e78b      	b.n	800ab22 <__ieee754_atan2f+0x26>
 800ac0a:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800ac38 <__ieee754_atan2f+0x13c>
 800ac0e:	e788      	b.n	800ab22 <__ieee754_atan2f+0x26>
 800ac10:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800ac34 <__ieee754_atan2f+0x138>
 800ac14:	e785      	b.n	800ab22 <__ieee754_atan2f+0x26>
 800ac16:	bf00      	nop
 800ac18:	c0490fdb 	.word	0xc0490fdb
 800ac1c:	bfc90fdb 	.word	0xbfc90fdb
 800ac20:	3fc90fdb 	.word	0x3fc90fdb
 800ac24:	0800bd48 	.word	0x0800bd48
 800ac28:	0800bd3c 	.word	0x0800bd3c
 800ac2c:	33bbbd2e 	.word	0x33bbbd2e
 800ac30:	40490fdb 	.word	0x40490fdb
 800ac34:	00000000 	.word	0x00000000
 800ac38:	3f490fdb 	.word	0x3f490fdb

0800ac3c <__ieee754_rem_pio2f>:
 800ac3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac3e:	ee10 6a10 	vmov	r6, s0
 800ac42:	4b88      	ldr	r3, [pc, #544]	@ (800ae64 <__ieee754_rem_pio2f+0x228>)
 800ac44:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800ac48:	429d      	cmp	r5, r3
 800ac4a:	b087      	sub	sp, #28
 800ac4c:	4604      	mov	r4, r0
 800ac4e:	d805      	bhi.n	800ac5c <__ieee754_rem_pio2f+0x20>
 800ac50:	2300      	movs	r3, #0
 800ac52:	ed80 0a00 	vstr	s0, [r0]
 800ac56:	6043      	str	r3, [r0, #4]
 800ac58:	2000      	movs	r0, #0
 800ac5a:	e022      	b.n	800aca2 <__ieee754_rem_pio2f+0x66>
 800ac5c:	4b82      	ldr	r3, [pc, #520]	@ (800ae68 <__ieee754_rem_pio2f+0x22c>)
 800ac5e:	429d      	cmp	r5, r3
 800ac60:	d83a      	bhi.n	800acd8 <__ieee754_rem_pio2f+0x9c>
 800ac62:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ac66:	2e00      	cmp	r6, #0
 800ac68:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800ae6c <__ieee754_rem_pio2f+0x230>
 800ac6c:	4a80      	ldr	r2, [pc, #512]	@ (800ae70 <__ieee754_rem_pio2f+0x234>)
 800ac6e:	f023 030f 	bic.w	r3, r3, #15
 800ac72:	dd18      	ble.n	800aca6 <__ieee754_rem_pio2f+0x6a>
 800ac74:	4293      	cmp	r3, r2
 800ac76:	ee70 7a47 	vsub.f32	s15, s0, s14
 800ac7a:	bf09      	itett	eq
 800ac7c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800ae74 <__ieee754_rem_pio2f+0x238>
 800ac80:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800ae78 <__ieee754_rem_pio2f+0x23c>
 800ac84:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800ae7c <__ieee754_rem_pio2f+0x240>
 800ac88:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800ac8c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800ac90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ac94:	ed80 7a00 	vstr	s14, [r0]
 800ac98:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ac9c:	edc0 7a01 	vstr	s15, [r0, #4]
 800aca0:	2001      	movs	r0, #1
 800aca2:	b007      	add	sp, #28
 800aca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aca6:	4293      	cmp	r3, r2
 800aca8:	ee70 7a07 	vadd.f32	s15, s0, s14
 800acac:	bf09      	itett	eq
 800acae:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800ae74 <__ieee754_rem_pio2f+0x238>
 800acb2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800ae78 <__ieee754_rem_pio2f+0x23c>
 800acb6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800ae7c <__ieee754_rem_pio2f+0x240>
 800acba:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800acbe:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800acc2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800acc6:	ed80 7a00 	vstr	s14, [r0]
 800acca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800acce:	edc0 7a01 	vstr	s15, [r0, #4]
 800acd2:	f04f 30ff 	mov.w	r0, #4294967295
 800acd6:	e7e4      	b.n	800aca2 <__ieee754_rem_pio2f+0x66>
 800acd8:	4b69      	ldr	r3, [pc, #420]	@ (800ae80 <__ieee754_rem_pio2f+0x244>)
 800acda:	429d      	cmp	r5, r3
 800acdc:	d873      	bhi.n	800adc6 <__ieee754_rem_pio2f+0x18a>
 800acde:	f000 f9b1 	bl	800b044 <fabsf>
 800ace2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800ae84 <__ieee754_rem_pio2f+0x248>
 800ace6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800acea:	eee0 7a07 	vfma.f32	s15, s0, s14
 800acee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800acf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800acf6:	ee17 0a90 	vmov	r0, s15
 800acfa:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ae6c <__ieee754_rem_pio2f+0x230>
 800acfe:	eea7 0a67 	vfms.f32	s0, s14, s15
 800ad02:	281f      	cmp	r0, #31
 800ad04:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ae78 <__ieee754_rem_pio2f+0x23c>
 800ad08:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad0c:	eeb1 6a47 	vneg.f32	s12, s14
 800ad10:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ad14:	ee16 1a90 	vmov	r1, s13
 800ad18:	dc09      	bgt.n	800ad2e <__ieee754_rem_pio2f+0xf2>
 800ad1a:	4a5b      	ldr	r2, [pc, #364]	@ (800ae88 <__ieee754_rem_pio2f+0x24c>)
 800ad1c:	1e47      	subs	r7, r0, #1
 800ad1e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ad22:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800ad26:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ad2a:	4293      	cmp	r3, r2
 800ad2c:	d107      	bne.n	800ad3e <__ieee754_rem_pio2f+0x102>
 800ad2e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800ad32:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800ad36:	2a08      	cmp	r2, #8
 800ad38:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800ad3c:	dc14      	bgt.n	800ad68 <__ieee754_rem_pio2f+0x12c>
 800ad3e:	6021      	str	r1, [r4, #0]
 800ad40:	ed94 7a00 	vldr	s14, [r4]
 800ad44:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ad48:	2e00      	cmp	r6, #0
 800ad4a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ad4e:	ed84 0a01 	vstr	s0, [r4, #4]
 800ad52:	daa6      	bge.n	800aca2 <__ieee754_rem_pio2f+0x66>
 800ad54:	eeb1 7a47 	vneg.f32	s14, s14
 800ad58:	eeb1 0a40 	vneg.f32	s0, s0
 800ad5c:	ed84 7a00 	vstr	s14, [r4]
 800ad60:	ed84 0a01 	vstr	s0, [r4, #4]
 800ad64:	4240      	negs	r0, r0
 800ad66:	e79c      	b.n	800aca2 <__ieee754_rem_pio2f+0x66>
 800ad68:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800ae74 <__ieee754_rem_pio2f+0x238>
 800ad6c:	eef0 6a40 	vmov.f32	s13, s0
 800ad70:	eee6 6a25 	vfma.f32	s13, s12, s11
 800ad74:	ee70 7a66 	vsub.f32	s15, s0, s13
 800ad78:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ad7c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800ae7c <__ieee754_rem_pio2f+0x240>
 800ad80:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800ad84:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800ad88:	ee15 2a90 	vmov	r2, s11
 800ad8c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ad90:	1a5b      	subs	r3, r3, r1
 800ad92:	2b19      	cmp	r3, #25
 800ad94:	dc04      	bgt.n	800ada0 <__ieee754_rem_pio2f+0x164>
 800ad96:	edc4 5a00 	vstr	s11, [r4]
 800ad9a:	eeb0 0a66 	vmov.f32	s0, s13
 800ad9e:	e7cf      	b.n	800ad40 <__ieee754_rem_pio2f+0x104>
 800ada0:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800ae8c <__ieee754_rem_pio2f+0x250>
 800ada4:	eeb0 0a66 	vmov.f32	s0, s13
 800ada8:	eea6 0a25 	vfma.f32	s0, s12, s11
 800adac:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800adb0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800ae90 <__ieee754_rem_pio2f+0x254>
 800adb4:	eee6 7a25 	vfma.f32	s15, s12, s11
 800adb8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800adbc:	ee30 7a67 	vsub.f32	s14, s0, s15
 800adc0:	ed84 7a00 	vstr	s14, [r4]
 800adc4:	e7bc      	b.n	800ad40 <__ieee754_rem_pio2f+0x104>
 800adc6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800adca:	d306      	bcc.n	800adda <__ieee754_rem_pio2f+0x19e>
 800adcc:	ee70 7a40 	vsub.f32	s15, s0, s0
 800add0:	edc0 7a01 	vstr	s15, [r0, #4]
 800add4:	edc0 7a00 	vstr	s15, [r0]
 800add8:	e73e      	b.n	800ac58 <__ieee754_rem_pio2f+0x1c>
 800adda:	15ea      	asrs	r2, r5, #23
 800addc:	3a86      	subs	r2, #134	@ 0x86
 800adde:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800ade2:	ee07 3a90 	vmov	s15, r3
 800ade6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800adea:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800ae94 <__ieee754_rem_pio2f+0x258>
 800adee:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800adf2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800adf6:	ed8d 7a03 	vstr	s14, [sp, #12]
 800adfa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800adfe:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ae02:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ae06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ae0a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800ae0e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ae12:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ae16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae1a:	edcd 7a05 	vstr	s15, [sp, #20]
 800ae1e:	d11e      	bne.n	800ae5e <__ieee754_rem_pio2f+0x222>
 800ae20:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ae24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae28:	bf0c      	ite	eq
 800ae2a:	2301      	moveq	r3, #1
 800ae2c:	2302      	movne	r3, #2
 800ae2e:	491a      	ldr	r1, [pc, #104]	@ (800ae98 <__ieee754_rem_pio2f+0x25c>)
 800ae30:	9101      	str	r1, [sp, #4]
 800ae32:	2102      	movs	r1, #2
 800ae34:	9100      	str	r1, [sp, #0]
 800ae36:	a803      	add	r0, sp, #12
 800ae38:	4621      	mov	r1, r4
 800ae3a:	f000 f90b 	bl	800b054 <__kernel_rem_pio2f>
 800ae3e:	2e00      	cmp	r6, #0
 800ae40:	f6bf af2f 	bge.w	800aca2 <__ieee754_rem_pio2f+0x66>
 800ae44:	edd4 7a00 	vldr	s15, [r4]
 800ae48:	eef1 7a67 	vneg.f32	s15, s15
 800ae4c:	edc4 7a00 	vstr	s15, [r4]
 800ae50:	edd4 7a01 	vldr	s15, [r4, #4]
 800ae54:	eef1 7a67 	vneg.f32	s15, s15
 800ae58:	edc4 7a01 	vstr	s15, [r4, #4]
 800ae5c:	e782      	b.n	800ad64 <__ieee754_rem_pio2f+0x128>
 800ae5e:	2303      	movs	r3, #3
 800ae60:	e7e5      	b.n	800ae2e <__ieee754_rem_pio2f+0x1f2>
 800ae62:	bf00      	nop
 800ae64:	3f490fd8 	.word	0x3f490fd8
 800ae68:	4016cbe3 	.word	0x4016cbe3
 800ae6c:	3fc90f80 	.word	0x3fc90f80
 800ae70:	3fc90fd0 	.word	0x3fc90fd0
 800ae74:	37354400 	.word	0x37354400
 800ae78:	37354443 	.word	0x37354443
 800ae7c:	2e85a308 	.word	0x2e85a308
 800ae80:	43490f80 	.word	0x43490f80
 800ae84:	3f22f984 	.word	0x3f22f984
 800ae88:	0800bd54 	.word	0x0800bd54
 800ae8c:	2e85a300 	.word	0x2e85a300
 800ae90:	248d3132 	.word	0x248d3132
 800ae94:	43800000 	.word	0x43800000
 800ae98:	0800bdd4 	.word	0x0800bdd4

0800ae9c <atanf>:
 800ae9c:	b538      	push	{r3, r4, r5, lr}
 800ae9e:	ee10 5a10 	vmov	r5, s0
 800aea2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800aea6:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800aeaa:	eef0 7a40 	vmov.f32	s15, s0
 800aeae:	d310      	bcc.n	800aed2 <atanf+0x36>
 800aeb0:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800aeb4:	d904      	bls.n	800aec0 <atanf+0x24>
 800aeb6:	ee70 7a00 	vadd.f32	s15, s0, s0
 800aeba:	eeb0 0a67 	vmov.f32	s0, s15
 800aebe:	bd38      	pop	{r3, r4, r5, pc}
 800aec0:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800aff8 <atanf+0x15c>
 800aec4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800affc <atanf+0x160>
 800aec8:	2d00      	cmp	r5, #0
 800aeca:	bfc8      	it	gt
 800aecc:	eef0 7a47 	vmovgt.f32	s15, s14
 800aed0:	e7f3      	b.n	800aeba <atanf+0x1e>
 800aed2:	4b4b      	ldr	r3, [pc, #300]	@ (800b000 <atanf+0x164>)
 800aed4:	429c      	cmp	r4, r3
 800aed6:	d810      	bhi.n	800aefa <atanf+0x5e>
 800aed8:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800aedc:	d20a      	bcs.n	800aef4 <atanf+0x58>
 800aede:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800b004 <atanf+0x168>
 800aee2:	ee30 7a07 	vadd.f32	s14, s0, s14
 800aee6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aeea:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800aeee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aef2:	dce2      	bgt.n	800aeba <atanf+0x1e>
 800aef4:	f04f 33ff 	mov.w	r3, #4294967295
 800aef8:	e013      	b.n	800af22 <atanf+0x86>
 800aefa:	f000 f8a3 	bl	800b044 <fabsf>
 800aefe:	4b42      	ldr	r3, [pc, #264]	@ (800b008 <atanf+0x16c>)
 800af00:	429c      	cmp	r4, r3
 800af02:	d84f      	bhi.n	800afa4 <atanf+0x108>
 800af04:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800af08:	429c      	cmp	r4, r3
 800af0a:	d841      	bhi.n	800af90 <atanf+0xf4>
 800af0c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800af10:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800af14:	eea0 7a27 	vfma.f32	s14, s0, s15
 800af18:	2300      	movs	r3, #0
 800af1a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800af1e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800af22:	1c5a      	adds	r2, r3, #1
 800af24:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800af28:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800b00c <atanf+0x170>
 800af2c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800b010 <atanf+0x174>
 800af30:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800b014 <atanf+0x178>
 800af34:	ee66 6a06 	vmul.f32	s13, s12, s12
 800af38:	eee6 5a87 	vfma.f32	s11, s13, s14
 800af3c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800b018 <atanf+0x17c>
 800af40:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800af44:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800b01c <atanf+0x180>
 800af48:	eee7 5a26 	vfma.f32	s11, s14, s13
 800af4c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800b020 <atanf+0x184>
 800af50:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800af54:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b024 <atanf+0x188>
 800af58:	eee7 5a26 	vfma.f32	s11, s14, s13
 800af5c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800b028 <atanf+0x18c>
 800af60:	eea6 5a87 	vfma.f32	s10, s13, s14
 800af64:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800b02c <atanf+0x190>
 800af68:	eea5 7a26 	vfma.f32	s14, s10, s13
 800af6c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800b030 <atanf+0x194>
 800af70:	eea7 5a26 	vfma.f32	s10, s14, s13
 800af74:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800b034 <atanf+0x198>
 800af78:	eea5 7a26 	vfma.f32	s14, s10, s13
 800af7c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800af80:	eea5 7a86 	vfma.f32	s14, s11, s12
 800af84:	ee27 7a87 	vmul.f32	s14, s15, s14
 800af88:	d121      	bne.n	800afce <atanf+0x132>
 800af8a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800af8e:	e794      	b.n	800aeba <atanf+0x1e>
 800af90:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800af94:	ee30 7a67 	vsub.f32	s14, s0, s15
 800af98:	ee30 0a27 	vadd.f32	s0, s0, s15
 800af9c:	2301      	movs	r3, #1
 800af9e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800afa2:	e7be      	b.n	800af22 <atanf+0x86>
 800afa4:	4b24      	ldr	r3, [pc, #144]	@ (800b038 <atanf+0x19c>)
 800afa6:	429c      	cmp	r4, r3
 800afa8:	d80b      	bhi.n	800afc2 <atanf+0x126>
 800afaa:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800afae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800afb2:	eea0 7a27 	vfma.f32	s14, s0, s15
 800afb6:	2302      	movs	r3, #2
 800afb8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800afbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800afc0:	e7af      	b.n	800af22 <atanf+0x86>
 800afc2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800afc6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800afca:	2303      	movs	r3, #3
 800afcc:	e7a9      	b.n	800af22 <atanf+0x86>
 800afce:	4a1b      	ldr	r2, [pc, #108]	@ (800b03c <atanf+0x1a0>)
 800afd0:	491b      	ldr	r1, [pc, #108]	@ (800b040 <atanf+0x1a4>)
 800afd2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800afd6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800afda:	edd3 6a00 	vldr	s13, [r3]
 800afde:	ee37 7a66 	vsub.f32	s14, s14, s13
 800afe2:	2d00      	cmp	r5, #0
 800afe4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800afe8:	edd2 7a00 	vldr	s15, [r2]
 800afec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aff0:	bfb8      	it	lt
 800aff2:	eef1 7a67 	vneglt.f32	s15, s15
 800aff6:	e760      	b.n	800aeba <atanf+0x1e>
 800aff8:	bfc90fdb 	.word	0xbfc90fdb
 800affc:	3fc90fdb 	.word	0x3fc90fdb
 800b000:	3edfffff 	.word	0x3edfffff
 800b004:	7149f2ca 	.word	0x7149f2ca
 800b008:	3f97ffff 	.word	0x3f97ffff
 800b00c:	3c8569d7 	.word	0x3c8569d7
 800b010:	3d4bda59 	.word	0x3d4bda59
 800b014:	bd6ef16b 	.word	0xbd6ef16b
 800b018:	3d886b35 	.word	0x3d886b35
 800b01c:	3dba2e6e 	.word	0x3dba2e6e
 800b020:	3e124925 	.word	0x3e124925
 800b024:	3eaaaaab 	.word	0x3eaaaaab
 800b028:	bd15a221 	.word	0xbd15a221
 800b02c:	bd9d8795 	.word	0xbd9d8795
 800b030:	bde38e38 	.word	0xbde38e38
 800b034:	be4ccccd 	.word	0xbe4ccccd
 800b038:	401bffff 	.word	0x401bffff
 800b03c:	0800c0fc 	.word	0x0800c0fc
 800b040:	0800c0ec 	.word	0x0800c0ec

0800b044 <fabsf>:
 800b044:	ee10 3a10 	vmov	r3, s0
 800b048:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b04c:	ee00 3a10 	vmov	s0, r3
 800b050:	4770      	bx	lr
	...

0800b054 <__kernel_rem_pio2f>:
 800b054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b058:	ed2d 8b04 	vpush	{d8-d9}
 800b05c:	b0d9      	sub	sp, #356	@ 0x164
 800b05e:	4690      	mov	r8, r2
 800b060:	9001      	str	r0, [sp, #4]
 800b062:	4ab6      	ldr	r2, [pc, #728]	@ (800b33c <__kernel_rem_pio2f+0x2e8>)
 800b064:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800b066:	f118 0f04 	cmn.w	r8, #4
 800b06a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800b06e:	460f      	mov	r7, r1
 800b070:	f103 3bff 	add.w	fp, r3, #4294967295
 800b074:	db26      	blt.n	800b0c4 <__kernel_rem_pio2f+0x70>
 800b076:	f1b8 0203 	subs.w	r2, r8, #3
 800b07a:	bf48      	it	mi
 800b07c:	f108 0204 	addmi.w	r2, r8, #4
 800b080:	10d2      	asrs	r2, r2, #3
 800b082:	1c55      	adds	r5, r2, #1
 800b084:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800b086:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800b34c <__kernel_rem_pio2f+0x2f8>
 800b08a:	00e8      	lsls	r0, r5, #3
 800b08c:	eba2 060b 	sub.w	r6, r2, fp
 800b090:	9002      	str	r0, [sp, #8]
 800b092:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800b096:	eb0a 0c0b 	add.w	ip, sl, fp
 800b09a:	ac1c      	add	r4, sp, #112	@ 0x70
 800b09c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800b0a0:	2000      	movs	r0, #0
 800b0a2:	4560      	cmp	r0, ip
 800b0a4:	dd10      	ble.n	800b0c8 <__kernel_rem_pio2f+0x74>
 800b0a6:	a91c      	add	r1, sp, #112	@ 0x70
 800b0a8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800b0ac:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800b0b0:	2600      	movs	r6, #0
 800b0b2:	4556      	cmp	r6, sl
 800b0b4:	dc24      	bgt.n	800b100 <__kernel_rem_pio2f+0xac>
 800b0b6:	f8dd e004 	ldr.w	lr, [sp, #4]
 800b0ba:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800b34c <__kernel_rem_pio2f+0x2f8>
 800b0be:	4684      	mov	ip, r0
 800b0c0:	2400      	movs	r4, #0
 800b0c2:	e016      	b.n	800b0f2 <__kernel_rem_pio2f+0x9e>
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	e7dc      	b.n	800b082 <__kernel_rem_pio2f+0x2e>
 800b0c8:	42c6      	cmn	r6, r0
 800b0ca:	bf5d      	ittte	pl
 800b0cc:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800b0d0:	ee07 1a90 	vmovpl	s15, r1
 800b0d4:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800b0d8:	eef0 7a47 	vmovmi.f32	s15, s14
 800b0dc:	ece4 7a01 	vstmia	r4!, {s15}
 800b0e0:	3001      	adds	r0, #1
 800b0e2:	e7de      	b.n	800b0a2 <__kernel_rem_pio2f+0x4e>
 800b0e4:	ecfe 6a01 	vldmia	lr!, {s13}
 800b0e8:	ed3c 7a01 	vldmdb	ip!, {s14}
 800b0ec:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b0f0:	3401      	adds	r4, #1
 800b0f2:	455c      	cmp	r4, fp
 800b0f4:	ddf6      	ble.n	800b0e4 <__kernel_rem_pio2f+0x90>
 800b0f6:	ece9 7a01 	vstmia	r9!, {s15}
 800b0fa:	3601      	adds	r6, #1
 800b0fc:	3004      	adds	r0, #4
 800b0fe:	e7d8      	b.n	800b0b2 <__kernel_rem_pio2f+0x5e>
 800b100:	a908      	add	r1, sp, #32
 800b102:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b106:	9104      	str	r1, [sp, #16]
 800b108:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800b10a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800b348 <__kernel_rem_pio2f+0x2f4>
 800b10e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800b344 <__kernel_rem_pio2f+0x2f0>
 800b112:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800b116:	9203      	str	r2, [sp, #12]
 800b118:	4654      	mov	r4, sl
 800b11a:	00a2      	lsls	r2, r4, #2
 800b11c:	9205      	str	r2, [sp, #20]
 800b11e:	aa58      	add	r2, sp, #352	@ 0x160
 800b120:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800b124:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800b128:	a944      	add	r1, sp, #272	@ 0x110
 800b12a:	aa08      	add	r2, sp, #32
 800b12c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800b130:	4694      	mov	ip, r2
 800b132:	4626      	mov	r6, r4
 800b134:	2e00      	cmp	r6, #0
 800b136:	dc4c      	bgt.n	800b1d2 <__kernel_rem_pio2f+0x17e>
 800b138:	4628      	mov	r0, r5
 800b13a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b13e:	f000 f9f1 	bl	800b524 <scalbnf>
 800b142:	eeb0 8a40 	vmov.f32	s16, s0
 800b146:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800b14a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800b14e:	f000 fa4f 	bl	800b5f0 <floorf>
 800b152:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800b156:	eea0 8a67 	vfms.f32	s16, s0, s15
 800b15a:	2d00      	cmp	r5, #0
 800b15c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b160:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800b164:	ee17 9a90 	vmov	r9, s15
 800b168:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b16c:	ee38 8a67 	vsub.f32	s16, s16, s15
 800b170:	dd41      	ble.n	800b1f6 <__kernel_rem_pio2f+0x1a2>
 800b172:	f104 3cff 	add.w	ip, r4, #4294967295
 800b176:	a908      	add	r1, sp, #32
 800b178:	f1c5 0e08 	rsb	lr, r5, #8
 800b17c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800b180:	fa46 f00e 	asr.w	r0, r6, lr
 800b184:	4481      	add	r9, r0
 800b186:	fa00 f00e 	lsl.w	r0, r0, lr
 800b18a:	1a36      	subs	r6, r6, r0
 800b18c:	f1c5 0007 	rsb	r0, r5, #7
 800b190:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800b194:	4106      	asrs	r6, r0
 800b196:	2e00      	cmp	r6, #0
 800b198:	dd3c      	ble.n	800b214 <__kernel_rem_pio2f+0x1c0>
 800b19a:	f04f 0e00 	mov.w	lr, #0
 800b19e:	f109 0901 	add.w	r9, r9, #1
 800b1a2:	4670      	mov	r0, lr
 800b1a4:	4574      	cmp	r4, lr
 800b1a6:	dc68      	bgt.n	800b27a <__kernel_rem_pio2f+0x226>
 800b1a8:	2d00      	cmp	r5, #0
 800b1aa:	dd03      	ble.n	800b1b4 <__kernel_rem_pio2f+0x160>
 800b1ac:	2d01      	cmp	r5, #1
 800b1ae:	d074      	beq.n	800b29a <__kernel_rem_pio2f+0x246>
 800b1b0:	2d02      	cmp	r5, #2
 800b1b2:	d07d      	beq.n	800b2b0 <__kernel_rem_pio2f+0x25c>
 800b1b4:	2e02      	cmp	r6, #2
 800b1b6:	d12d      	bne.n	800b214 <__kernel_rem_pio2f+0x1c0>
 800b1b8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b1bc:	ee30 8a48 	vsub.f32	s16, s0, s16
 800b1c0:	b340      	cbz	r0, 800b214 <__kernel_rem_pio2f+0x1c0>
 800b1c2:	4628      	mov	r0, r5
 800b1c4:	9306      	str	r3, [sp, #24]
 800b1c6:	f000 f9ad 	bl	800b524 <scalbnf>
 800b1ca:	9b06      	ldr	r3, [sp, #24]
 800b1cc:	ee38 8a40 	vsub.f32	s16, s16, s0
 800b1d0:	e020      	b.n	800b214 <__kernel_rem_pio2f+0x1c0>
 800b1d2:	ee60 7a28 	vmul.f32	s15, s0, s17
 800b1d6:	3e01      	subs	r6, #1
 800b1d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b1dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b1e0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800b1e4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b1e8:	ecac 0a01 	vstmia	ip!, {s0}
 800b1ec:	ed30 0a01 	vldmdb	r0!, {s0}
 800b1f0:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b1f4:	e79e      	b.n	800b134 <__kernel_rem_pio2f+0xe0>
 800b1f6:	d105      	bne.n	800b204 <__kernel_rem_pio2f+0x1b0>
 800b1f8:	1e60      	subs	r0, r4, #1
 800b1fa:	a908      	add	r1, sp, #32
 800b1fc:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800b200:	11f6      	asrs	r6, r6, #7
 800b202:	e7c8      	b.n	800b196 <__kernel_rem_pio2f+0x142>
 800b204:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b208:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800b20c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b210:	da31      	bge.n	800b276 <__kernel_rem_pio2f+0x222>
 800b212:	2600      	movs	r6, #0
 800b214:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b21c:	f040 8098 	bne.w	800b350 <__kernel_rem_pio2f+0x2fc>
 800b220:	1e60      	subs	r0, r4, #1
 800b222:	2200      	movs	r2, #0
 800b224:	4550      	cmp	r0, sl
 800b226:	da4b      	bge.n	800b2c0 <__kernel_rem_pio2f+0x26c>
 800b228:	2a00      	cmp	r2, #0
 800b22a:	d065      	beq.n	800b2f8 <__kernel_rem_pio2f+0x2a4>
 800b22c:	3c01      	subs	r4, #1
 800b22e:	ab08      	add	r3, sp, #32
 800b230:	3d08      	subs	r5, #8
 800b232:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d0f8      	beq.n	800b22c <__kernel_rem_pio2f+0x1d8>
 800b23a:	4628      	mov	r0, r5
 800b23c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b240:	f000 f970 	bl	800b524 <scalbnf>
 800b244:	1c63      	adds	r3, r4, #1
 800b246:	aa44      	add	r2, sp, #272	@ 0x110
 800b248:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800b348 <__kernel_rem_pio2f+0x2f4>
 800b24c:	0099      	lsls	r1, r3, #2
 800b24e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800b252:	4623      	mov	r3, r4
 800b254:	2b00      	cmp	r3, #0
 800b256:	f280 80a9 	bge.w	800b3ac <__kernel_rem_pio2f+0x358>
 800b25a:	4623      	mov	r3, r4
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	f2c0 80c7 	blt.w	800b3f0 <__kernel_rem_pio2f+0x39c>
 800b262:	aa44      	add	r2, sp, #272	@ 0x110
 800b264:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800b268:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800b340 <__kernel_rem_pio2f+0x2ec>
 800b26c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800b34c <__kernel_rem_pio2f+0x2f8>
 800b270:	2000      	movs	r0, #0
 800b272:	1ae2      	subs	r2, r4, r3
 800b274:	e0b1      	b.n	800b3da <__kernel_rem_pio2f+0x386>
 800b276:	2602      	movs	r6, #2
 800b278:	e78f      	b.n	800b19a <__kernel_rem_pio2f+0x146>
 800b27a:	f852 1b04 	ldr.w	r1, [r2], #4
 800b27e:	b948      	cbnz	r0, 800b294 <__kernel_rem_pio2f+0x240>
 800b280:	b121      	cbz	r1, 800b28c <__kernel_rem_pio2f+0x238>
 800b282:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800b286:	f842 1c04 	str.w	r1, [r2, #-4]
 800b28a:	2101      	movs	r1, #1
 800b28c:	f10e 0e01 	add.w	lr, lr, #1
 800b290:	4608      	mov	r0, r1
 800b292:	e787      	b.n	800b1a4 <__kernel_rem_pio2f+0x150>
 800b294:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800b298:	e7f5      	b.n	800b286 <__kernel_rem_pio2f+0x232>
 800b29a:	f104 3cff 	add.w	ip, r4, #4294967295
 800b29e:	aa08      	add	r2, sp, #32
 800b2a0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800b2a4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b2a8:	a908      	add	r1, sp, #32
 800b2aa:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800b2ae:	e781      	b.n	800b1b4 <__kernel_rem_pio2f+0x160>
 800b2b0:	f104 3cff 	add.w	ip, r4, #4294967295
 800b2b4:	aa08      	add	r2, sp, #32
 800b2b6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800b2ba:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800b2be:	e7f3      	b.n	800b2a8 <__kernel_rem_pio2f+0x254>
 800b2c0:	a908      	add	r1, sp, #32
 800b2c2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800b2c6:	3801      	subs	r0, #1
 800b2c8:	430a      	orrs	r2, r1
 800b2ca:	e7ab      	b.n	800b224 <__kernel_rem_pio2f+0x1d0>
 800b2cc:	3201      	adds	r2, #1
 800b2ce:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800b2d2:	2e00      	cmp	r6, #0
 800b2d4:	d0fa      	beq.n	800b2cc <__kernel_rem_pio2f+0x278>
 800b2d6:	9905      	ldr	r1, [sp, #20]
 800b2d8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800b2dc:	eb0d 0001 	add.w	r0, sp, r1
 800b2e0:	18e6      	adds	r6, r4, r3
 800b2e2:	a91c      	add	r1, sp, #112	@ 0x70
 800b2e4:	f104 0c01 	add.w	ip, r4, #1
 800b2e8:	384c      	subs	r0, #76	@ 0x4c
 800b2ea:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800b2ee:	4422      	add	r2, r4
 800b2f0:	4562      	cmp	r2, ip
 800b2f2:	da04      	bge.n	800b2fe <__kernel_rem_pio2f+0x2aa>
 800b2f4:	4614      	mov	r4, r2
 800b2f6:	e710      	b.n	800b11a <__kernel_rem_pio2f+0xc6>
 800b2f8:	9804      	ldr	r0, [sp, #16]
 800b2fa:	2201      	movs	r2, #1
 800b2fc:	e7e7      	b.n	800b2ce <__kernel_rem_pio2f+0x27a>
 800b2fe:	9903      	ldr	r1, [sp, #12]
 800b300:	f8dd e004 	ldr.w	lr, [sp, #4]
 800b304:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800b308:	9105      	str	r1, [sp, #20]
 800b30a:	ee07 1a90 	vmov	s15, r1
 800b30e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b312:	2400      	movs	r4, #0
 800b314:	ece6 7a01 	vstmia	r6!, {s15}
 800b318:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800b34c <__kernel_rem_pio2f+0x2f8>
 800b31c:	46b1      	mov	r9, r6
 800b31e:	455c      	cmp	r4, fp
 800b320:	dd04      	ble.n	800b32c <__kernel_rem_pio2f+0x2d8>
 800b322:	ece0 7a01 	vstmia	r0!, {s15}
 800b326:	f10c 0c01 	add.w	ip, ip, #1
 800b32a:	e7e1      	b.n	800b2f0 <__kernel_rem_pio2f+0x29c>
 800b32c:	ecfe 6a01 	vldmia	lr!, {s13}
 800b330:	ed39 7a01 	vldmdb	r9!, {s14}
 800b334:	3401      	adds	r4, #1
 800b336:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b33a:	e7f0      	b.n	800b31e <__kernel_rem_pio2f+0x2ca>
 800b33c:	0800c138 	.word	0x0800c138
 800b340:	0800c10c 	.word	0x0800c10c
 800b344:	43800000 	.word	0x43800000
 800b348:	3b800000 	.word	0x3b800000
 800b34c:	00000000 	.word	0x00000000
 800b350:	9b02      	ldr	r3, [sp, #8]
 800b352:	eeb0 0a48 	vmov.f32	s0, s16
 800b356:	eba3 0008 	sub.w	r0, r3, r8
 800b35a:	f000 f8e3 	bl	800b524 <scalbnf>
 800b35e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800b344 <__kernel_rem_pio2f+0x2f0>
 800b362:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800b366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b36a:	db19      	blt.n	800b3a0 <__kernel_rem_pio2f+0x34c>
 800b36c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800b348 <__kernel_rem_pio2f+0x2f4>
 800b370:	ee60 7a27 	vmul.f32	s15, s0, s15
 800b374:	aa08      	add	r2, sp, #32
 800b376:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b37a:	3508      	adds	r5, #8
 800b37c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b380:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800b384:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b388:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b38c:	ee10 3a10 	vmov	r3, s0
 800b390:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800b394:	ee17 3a90 	vmov	r3, s15
 800b398:	3401      	adds	r4, #1
 800b39a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800b39e:	e74c      	b.n	800b23a <__kernel_rem_pio2f+0x1e6>
 800b3a0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b3a4:	aa08      	add	r2, sp, #32
 800b3a6:	ee10 3a10 	vmov	r3, s0
 800b3aa:	e7f6      	b.n	800b39a <__kernel_rem_pio2f+0x346>
 800b3ac:	a808      	add	r0, sp, #32
 800b3ae:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800b3b2:	9001      	str	r0, [sp, #4]
 800b3b4:	ee07 0a90 	vmov	s15, r0
 800b3b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b3bc:	3b01      	subs	r3, #1
 800b3be:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b3c2:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b3c6:	ed62 7a01 	vstmdb	r2!, {s15}
 800b3ca:	e743      	b.n	800b254 <__kernel_rem_pio2f+0x200>
 800b3cc:	ecfc 6a01 	vldmia	ip!, {s13}
 800b3d0:	ecb5 7a01 	vldmia	r5!, {s14}
 800b3d4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b3d8:	3001      	adds	r0, #1
 800b3da:	4550      	cmp	r0, sl
 800b3dc:	dc01      	bgt.n	800b3e2 <__kernel_rem_pio2f+0x38e>
 800b3de:	4290      	cmp	r0, r2
 800b3e0:	ddf4      	ble.n	800b3cc <__kernel_rem_pio2f+0x378>
 800b3e2:	a858      	add	r0, sp, #352	@ 0x160
 800b3e4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800b3e8:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800b3ec:	3b01      	subs	r3, #1
 800b3ee:	e735      	b.n	800b25c <__kernel_rem_pio2f+0x208>
 800b3f0:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800b3f2:	2b02      	cmp	r3, #2
 800b3f4:	dc09      	bgt.n	800b40a <__kernel_rem_pio2f+0x3b6>
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	dc27      	bgt.n	800b44a <__kernel_rem_pio2f+0x3f6>
 800b3fa:	d040      	beq.n	800b47e <__kernel_rem_pio2f+0x42a>
 800b3fc:	f009 0007 	and.w	r0, r9, #7
 800b400:	b059      	add	sp, #356	@ 0x164
 800b402:	ecbd 8b04 	vpop	{d8-d9}
 800b406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b40a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800b40c:	2b03      	cmp	r3, #3
 800b40e:	d1f5      	bne.n	800b3fc <__kernel_rem_pio2f+0x3a8>
 800b410:	aa30      	add	r2, sp, #192	@ 0xc0
 800b412:	1f0b      	subs	r3, r1, #4
 800b414:	4413      	add	r3, r2
 800b416:	461a      	mov	r2, r3
 800b418:	4620      	mov	r0, r4
 800b41a:	2800      	cmp	r0, #0
 800b41c:	dc50      	bgt.n	800b4c0 <__kernel_rem_pio2f+0x46c>
 800b41e:	4622      	mov	r2, r4
 800b420:	2a01      	cmp	r2, #1
 800b422:	dc5d      	bgt.n	800b4e0 <__kernel_rem_pio2f+0x48c>
 800b424:	ab30      	add	r3, sp, #192	@ 0xc0
 800b426:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800b34c <__kernel_rem_pio2f+0x2f8>
 800b42a:	440b      	add	r3, r1
 800b42c:	2c01      	cmp	r4, #1
 800b42e:	dc67      	bgt.n	800b500 <__kernel_rem_pio2f+0x4ac>
 800b430:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800b434:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800b438:	2e00      	cmp	r6, #0
 800b43a:	d167      	bne.n	800b50c <__kernel_rem_pio2f+0x4b8>
 800b43c:	edc7 6a00 	vstr	s13, [r7]
 800b440:	ed87 7a01 	vstr	s14, [r7, #4]
 800b444:	edc7 7a02 	vstr	s15, [r7, #8]
 800b448:	e7d8      	b.n	800b3fc <__kernel_rem_pio2f+0x3a8>
 800b44a:	ab30      	add	r3, sp, #192	@ 0xc0
 800b44c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800b34c <__kernel_rem_pio2f+0x2f8>
 800b450:	440b      	add	r3, r1
 800b452:	4622      	mov	r2, r4
 800b454:	2a00      	cmp	r2, #0
 800b456:	da24      	bge.n	800b4a2 <__kernel_rem_pio2f+0x44e>
 800b458:	b34e      	cbz	r6, 800b4ae <__kernel_rem_pio2f+0x45a>
 800b45a:	eef1 7a47 	vneg.f32	s15, s14
 800b45e:	edc7 7a00 	vstr	s15, [r7]
 800b462:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800b466:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b46a:	aa31      	add	r2, sp, #196	@ 0xc4
 800b46c:	2301      	movs	r3, #1
 800b46e:	429c      	cmp	r4, r3
 800b470:	da20      	bge.n	800b4b4 <__kernel_rem_pio2f+0x460>
 800b472:	b10e      	cbz	r6, 800b478 <__kernel_rem_pio2f+0x424>
 800b474:	eef1 7a67 	vneg.f32	s15, s15
 800b478:	edc7 7a01 	vstr	s15, [r7, #4]
 800b47c:	e7be      	b.n	800b3fc <__kernel_rem_pio2f+0x3a8>
 800b47e:	ab30      	add	r3, sp, #192	@ 0xc0
 800b480:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800b34c <__kernel_rem_pio2f+0x2f8>
 800b484:	440b      	add	r3, r1
 800b486:	2c00      	cmp	r4, #0
 800b488:	da05      	bge.n	800b496 <__kernel_rem_pio2f+0x442>
 800b48a:	b10e      	cbz	r6, 800b490 <__kernel_rem_pio2f+0x43c>
 800b48c:	eef1 7a67 	vneg.f32	s15, s15
 800b490:	edc7 7a00 	vstr	s15, [r7]
 800b494:	e7b2      	b.n	800b3fc <__kernel_rem_pio2f+0x3a8>
 800b496:	ed33 7a01 	vldmdb	r3!, {s14}
 800b49a:	3c01      	subs	r4, #1
 800b49c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b4a0:	e7f1      	b.n	800b486 <__kernel_rem_pio2f+0x432>
 800b4a2:	ed73 7a01 	vldmdb	r3!, {s15}
 800b4a6:	3a01      	subs	r2, #1
 800b4a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b4ac:	e7d2      	b.n	800b454 <__kernel_rem_pio2f+0x400>
 800b4ae:	eef0 7a47 	vmov.f32	s15, s14
 800b4b2:	e7d4      	b.n	800b45e <__kernel_rem_pio2f+0x40a>
 800b4b4:	ecb2 7a01 	vldmia	r2!, {s14}
 800b4b8:	3301      	adds	r3, #1
 800b4ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b4be:	e7d6      	b.n	800b46e <__kernel_rem_pio2f+0x41a>
 800b4c0:	ed72 7a01 	vldmdb	r2!, {s15}
 800b4c4:	edd2 6a01 	vldr	s13, [r2, #4]
 800b4c8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b4cc:	3801      	subs	r0, #1
 800b4ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b4d2:	ed82 7a00 	vstr	s14, [r2]
 800b4d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4da:	edc2 7a01 	vstr	s15, [r2, #4]
 800b4de:	e79c      	b.n	800b41a <__kernel_rem_pio2f+0x3c6>
 800b4e0:	ed73 7a01 	vldmdb	r3!, {s15}
 800b4e4:	edd3 6a01 	vldr	s13, [r3, #4]
 800b4e8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b4ec:	3a01      	subs	r2, #1
 800b4ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b4f2:	ed83 7a00 	vstr	s14, [r3]
 800b4f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4fa:	edc3 7a01 	vstr	s15, [r3, #4]
 800b4fe:	e78f      	b.n	800b420 <__kernel_rem_pio2f+0x3cc>
 800b500:	ed33 7a01 	vldmdb	r3!, {s14}
 800b504:	3c01      	subs	r4, #1
 800b506:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b50a:	e78f      	b.n	800b42c <__kernel_rem_pio2f+0x3d8>
 800b50c:	eef1 6a66 	vneg.f32	s13, s13
 800b510:	eeb1 7a47 	vneg.f32	s14, s14
 800b514:	edc7 6a00 	vstr	s13, [r7]
 800b518:	ed87 7a01 	vstr	s14, [r7, #4]
 800b51c:	eef1 7a67 	vneg.f32	s15, s15
 800b520:	e790      	b.n	800b444 <__kernel_rem_pio2f+0x3f0>
 800b522:	bf00      	nop

0800b524 <scalbnf>:
 800b524:	ee10 3a10 	vmov	r3, s0
 800b528:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800b52c:	d02b      	beq.n	800b586 <scalbnf+0x62>
 800b52e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800b532:	d302      	bcc.n	800b53a <scalbnf+0x16>
 800b534:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b538:	4770      	bx	lr
 800b53a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800b53e:	d123      	bne.n	800b588 <scalbnf+0x64>
 800b540:	4b24      	ldr	r3, [pc, #144]	@ (800b5d4 <scalbnf+0xb0>)
 800b542:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800b5d8 <scalbnf+0xb4>
 800b546:	4298      	cmp	r0, r3
 800b548:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b54c:	db17      	blt.n	800b57e <scalbnf+0x5a>
 800b54e:	ee10 3a10 	vmov	r3, s0
 800b552:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b556:	3a19      	subs	r2, #25
 800b558:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800b55c:	4288      	cmp	r0, r1
 800b55e:	dd15      	ble.n	800b58c <scalbnf+0x68>
 800b560:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800b5dc <scalbnf+0xb8>
 800b564:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800b5e0 <scalbnf+0xbc>
 800b568:	ee10 3a10 	vmov	r3, s0
 800b56c:	eeb0 7a67 	vmov.f32	s14, s15
 800b570:	2b00      	cmp	r3, #0
 800b572:	bfb8      	it	lt
 800b574:	eef0 7a66 	vmovlt.f32	s15, s13
 800b578:	ee27 0a87 	vmul.f32	s0, s15, s14
 800b57c:	4770      	bx	lr
 800b57e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b5e4 <scalbnf+0xc0>
 800b582:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b586:	4770      	bx	lr
 800b588:	0dd2      	lsrs	r2, r2, #23
 800b58a:	e7e5      	b.n	800b558 <scalbnf+0x34>
 800b58c:	4410      	add	r0, r2
 800b58e:	28fe      	cmp	r0, #254	@ 0xfe
 800b590:	dce6      	bgt.n	800b560 <scalbnf+0x3c>
 800b592:	2800      	cmp	r0, #0
 800b594:	dd06      	ble.n	800b5a4 <scalbnf+0x80>
 800b596:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b59a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800b59e:	ee00 3a10 	vmov	s0, r3
 800b5a2:	4770      	bx	lr
 800b5a4:	f110 0f16 	cmn.w	r0, #22
 800b5a8:	da09      	bge.n	800b5be <scalbnf+0x9a>
 800b5aa:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800b5e4 <scalbnf+0xc0>
 800b5ae:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800b5e8 <scalbnf+0xc4>
 800b5b2:	ee10 3a10 	vmov	r3, s0
 800b5b6:	eeb0 7a67 	vmov.f32	s14, s15
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	e7d9      	b.n	800b572 <scalbnf+0x4e>
 800b5be:	3019      	adds	r0, #25
 800b5c0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b5c4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800b5c8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800b5ec <scalbnf+0xc8>
 800b5cc:	ee07 3a90 	vmov	s15, r3
 800b5d0:	e7d7      	b.n	800b582 <scalbnf+0x5e>
 800b5d2:	bf00      	nop
 800b5d4:	ffff3cb0 	.word	0xffff3cb0
 800b5d8:	4c000000 	.word	0x4c000000
 800b5dc:	7149f2ca 	.word	0x7149f2ca
 800b5e0:	f149f2ca 	.word	0xf149f2ca
 800b5e4:	0da24260 	.word	0x0da24260
 800b5e8:	8da24260 	.word	0x8da24260
 800b5ec:	33000000 	.word	0x33000000

0800b5f0 <floorf>:
 800b5f0:	ee10 3a10 	vmov	r3, s0
 800b5f4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b5f8:	3a7f      	subs	r2, #127	@ 0x7f
 800b5fa:	2a16      	cmp	r2, #22
 800b5fc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b600:	dc2b      	bgt.n	800b65a <floorf+0x6a>
 800b602:	2a00      	cmp	r2, #0
 800b604:	da12      	bge.n	800b62c <floorf+0x3c>
 800b606:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b66c <floorf+0x7c>
 800b60a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b60e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b616:	dd06      	ble.n	800b626 <floorf+0x36>
 800b618:	2b00      	cmp	r3, #0
 800b61a:	da24      	bge.n	800b666 <floorf+0x76>
 800b61c:	2900      	cmp	r1, #0
 800b61e:	4b14      	ldr	r3, [pc, #80]	@ (800b670 <floorf+0x80>)
 800b620:	bf08      	it	eq
 800b622:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800b626:	ee00 3a10 	vmov	s0, r3
 800b62a:	4770      	bx	lr
 800b62c:	4911      	ldr	r1, [pc, #68]	@ (800b674 <floorf+0x84>)
 800b62e:	4111      	asrs	r1, r2
 800b630:	420b      	tst	r3, r1
 800b632:	d0fa      	beq.n	800b62a <floorf+0x3a>
 800b634:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800b66c <floorf+0x7c>
 800b638:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b63c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b644:	ddef      	ble.n	800b626 <floorf+0x36>
 800b646:	2b00      	cmp	r3, #0
 800b648:	bfbe      	ittt	lt
 800b64a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800b64e:	fa40 f202 	asrlt.w	r2, r0, r2
 800b652:	189b      	addlt	r3, r3, r2
 800b654:	ea23 0301 	bic.w	r3, r3, r1
 800b658:	e7e5      	b.n	800b626 <floorf+0x36>
 800b65a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800b65e:	d3e4      	bcc.n	800b62a <floorf+0x3a>
 800b660:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b664:	4770      	bx	lr
 800b666:	2300      	movs	r3, #0
 800b668:	e7dd      	b.n	800b626 <floorf+0x36>
 800b66a:	bf00      	nop
 800b66c:	7149f2ca 	.word	0x7149f2ca
 800b670:	bf800000 	.word	0xbf800000
 800b674:	007fffff 	.word	0x007fffff

0800b678 <_init>:
 800b678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b67a:	bf00      	nop
 800b67c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b67e:	bc08      	pop	{r3}
 800b680:	469e      	mov	lr, r3
 800b682:	4770      	bx	lr

0800b684 <_fini>:
 800b684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b686:	bf00      	nop
 800b688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b68a:	bc08      	pop	{r3}
 800b68c:	469e      	mov	lr, r3
 800b68e:	4770      	bx	lr
