Determining the location of the ModelSim executable...

Using: C:/intelFPGA/20.1/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rv32 -c top --vector_source="D:/e5rv32/Waveform.vwf" --testbench_file="D:/e5rv32/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Jun 27 00:37:20 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rv32 -c top --vector_source=D:/e5rv32/Waveform.vwf --testbench_file=D:/e5rv32/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

ting test bench files

t pin "a[26]" in vector source file when writing test bench files

g (201005): Ignoring output pin "ReadDataM[7]" in vector source file when writing test bench files

 pin "ADDRTargetE[2]" in vector source file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="D:/e5rv32/simulation/qsim/" rv32 -c top

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Jun 27 00:37:22 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=D:/e5rv32/simulation/qsim/ rv32 -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file top_7_1200mv_85c_slow.vo in folder "D:/e5rv32/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file top_7_1200mv_0c_slow.vo in folder "D:/e5rv32/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file top_min_1200mv_0c_fast.vo in folder "D:/e5rv32/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file top.vo in folder "D:/e5rv32/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file top_7_1200mv_85c_v_slow.sdo in folder "D:/e5rv32/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file top_7_1200mv_0c_v_slow.sdo in folder "D:/e5rv32/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file top_min_1200mv_0c_v_fast.sdo in folder "D:/e5rv32/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file top_v.sdo in folder "D:/e5rv32/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Thu Jun 27 00:37:41 2024
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:10

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/e5rv32/simulation/qsim/rv32.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/20.1/modelsim_ase/win32aloem/vsim -c -do rv32.do

Reading pref.tcl


# 2020.1


# do rv32.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 00:37:48 on Jun 27,2024
# vlog -work work top.vo 

# -- Compiling module top

# -- Compiling module hard_block

# 
# Top level modules:

# 	top

# End time: 00:37:50 on Jun 27,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 00:37:50 on Jun 27,2024
# vlog -work work Waveform.vwf.vt 

# -- Compiling module top_vlg_vec_tst

# 

# Top level modules:
# 	top_vlg_vec_tst

# End time: 00:37:51 on Jun 27,2024, Elapsed time: 0:00:01

# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.top_vlg_vec_tst 
# Start time: 00:37:52 on Jun 27,2024
# Loading work.top_vlg_vec_tst
# Loading work.top
# Loading work.hard_block
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_ram_block
# Loading cycloneiv_ver.cycloneiv_ram_register
# Loading cycloneiv_ver.cycloneiv_ram_pulse_generator
# Loading cycloneiv_ver.cycloneiv_mac_mult
# Loading cycloneiv_ver.cycloneiv_mac_data_reg
# Loading cycloneiv_ver.cycloneiv_mac_sign_reg
# Loading cycloneiv_ver.cycloneiv_mac_mult_internal
# Loading cycloneiv_ver.cycloneiv_mac_out
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from top_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 36227 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Loading timing data from top_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_vlg_vec_tst File: Waveform.vwf.vt

# after#26

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# ** Note: $finish    : Waveform.vwf.vt(91)
#    Time: 200 ns  Iteration: 0  Instance: /top_vlg_vec_tst

# End time: 00:38:05 on Jun 27,2024, Elapsed time: 0:00:13
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/e5rv32/Waveform.vwf...

Reading D:/e5rv32/simulation/qsim/rv32.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/e5rv32/simulation/qsim/rv32_20240627003805.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.