GowinSynthesis start
Running parser ...
Analyzing Verilog file 'H:\git\PCB_PhasedArray\sample\src\top.sv'
Compiling module 'top'("H:\git\PCB_PhasedArray\sample\src\top.sv":1)
Compiling module 'timer1'("H:\git\PCB_PhasedArray\sample\src\top.sv":27)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("H:\git\PCB_PhasedArray\sample\src\top.sv":41)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "H:\git\PCB_PhasedArray\sample\impl\gwsynthesis\Phased_Array.vg" completed
[100%] Generate report file "H:\git\PCB_PhasedArray\sample\impl\gwsynthesis\Phased_Array_syn.rpt.html" completed
GowinSynthesis finish
