#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Mar 12 16:00:31 2018
# Process ID: 6580
# Current directory: G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1
# Command line: vivado.exe -log p71821.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source p71821.tcl -notrace
# Log file: G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821.vdi
# Journal file: G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source p71821.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {10}  -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {3}  -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
Command: open_checkpoint G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 219.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11842 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 12 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/clka_master_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:713133]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/clkb_master_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:713157]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:713179]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_10' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:713186]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_11' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:713193]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_12' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:713200]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_13' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:713207]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_14' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:713214]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_15' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:713221]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_16' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:713228]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_17' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:713235]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_adc_pdti_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:713400]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:720890]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:720897]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[2]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:720904]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[3]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:720911]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[4]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:720918]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[5]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:720925]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[6]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:720932]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[7]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:720939]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tvalid[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:720947]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/pps_det_led_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:713423]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/px_scalar2vctr_0_output_vector[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:720955]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/px_scalar2vctr_0_output_vector[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:720962]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/px_scalar2vctr_0_output_vector[2]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:720969]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/px_scalar2vctr_0_output_vector[3]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:720976]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/s_axi_csr_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:714161]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/s_axi_csr_aresetn' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:714194]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/s_axis_dac_pdti_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:714287]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/sbusa_master_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:714318]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/sbusb_master_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:714326]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:728585]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:728592]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[2]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:728599]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[3]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:728606]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[4]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:728613]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[5]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:728620]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[6]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:728627]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[7]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:728634]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TVALID' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp39/dataio_intrfc.edf:714437]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pcie_intrfc_wrapper_i/pcie_intrfc_i/m_axi_csr_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/karboski/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-eol-hawkeye/dcp41/pcie_intrfc.edf:1043564]
Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6580-eol-hawkeye/dcp3/p71821_board.xdc]
Finished Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6580-eol-hawkeye/dcp3/p71821_board.xdc]
Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6580-eol-hawkeye/dcp3/p71821_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:02:03 ; elapsed = 00:01:14 . Memory (MB): peak = 6503.785 ; gain = 2118.785
Finished Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6580-eol-hawkeye/dcp3/p71821_early.xdc]
Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6580-eol-hawkeye/dcp3/p71821.xdc]
WARNING: [Constraints 18-619] A clock with name 'C0_SYS_CLK_P' already exists, overwriting the previous clock with the same name. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:1206]
INFO: [Timing 38-2] Deriving generated clocks [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:1213]
get_clocks: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 6563.531 ; gain = 48.352
Finished Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6580-eol-hawkeye/dcp3/p71821.xdc]
Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6580-eol-hawkeye/dcp3/p71821_late.xdc]
Finished Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6580-eol-hawkeye/dcp3/p71821_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6568.328 ; gain = 1.074
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6568.328 ; gain = 1.074
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10325 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_M_DATA, DSP_MULTIPLIER, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_M_DATA, DSP_MULTIPLIER, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 12 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_M_DATA, DSP_MULTIPLIER, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1543 instances
  IBUF => IBUF (INBUF, IBUFCTRL): 15 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 30 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUF => IOBUF (INBUF, OBUFT, IBUFCTRL): 16 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, OBUFT, OBUFT, INV): 10 instances
  IOBUFE3 => IOBUFE3 (INBUF, OBUFT_DCIEN, IBUFCTRL): 90 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 63 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUF, OBUF, INV): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 23 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 249 instances
  RAM32M16 => RAM32M16 (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 776 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7488 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:04:19 ; elapsed = 00:03:20 . Memory (MB): peak = 6609.199 ; gain = 6397.602
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060-ffva1156'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6669.410 ; gain = 42.758

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
get_clocks: Time (s): cpu = 00:02:15 ; elapsed = 00:01:19 . Memory (MB): peak = 6669.410 ; gain = 0.000
get_clocks: Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 6669.410 ; gain = 0.000
read_xdc: Time (s): cpu = 00:02:59 ; elapsed = 00:01:50 . Memory (MB): peak = 6669.410 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6669.410 ; gain = 0.000
Phase 1 Generate And Synthesize MIG Cores | Checksum: 208563a26

Time (s): cpu = 00:03:26 ; elapsed = 00:03:28 . Memory (MB): peak = 6669.410 ; gain = 0.000

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:02:12 ; elapsed = 00:01:18 . Memory (MB): peak = 6721.605 ; gain = 52.195
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-318] Generating core instance : u_ila_1
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-318] Generating core instance : u_ila_2
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_2_CV.
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6738.527 ; gain = 0.000
Phase 2 Generate And Synthesize Debug Cores | Checksum: 216c83f17

Time (s): cpu = 00:07:25 ; elapsed = 00:16:57 . Memory (MB): peak = 6738.527 ; gain = 69.117
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 577 inverter(s) to 43977 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 21cbd2fc2

Time (s): cpu = 00:11:06 ; elapsed = 00:19:18 . Memory (MB): peak = 7131.930 ; gain = 462.520
INFO: [Opt 31-389] Phase Retarget created 6278 cells and removed 9686 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 10 inverter(s) to 10 load pin(s).
Phase 4 Constant propagation | Checksum: 247bb7fea

Time (s): cpu = 00:12:19 ; elapsed = 00:20:32 . Memory (MB): peak = 7131.930 ; gain = 462.520
INFO: [Opt 31-389] Phase Constant propagation created 11552 cells and removed 55475 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 230553b49

Time (s): cpu = 00:16:09 ; elapsed = 00:24:22 . Memory (MB): peak = 7131.930 ; gain = 462.520
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 98226 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1ad9bc3ae

Time (s): cpu = 00:17:03 ; elapsed = 00:25:16 . Memory (MB): peak = 7131.930 ; gain = 462.520
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 2 cells

Phase 7 Shift Register Optimization
Phase 7 Shift Register Optimization | Checksum: 178fc5751

Time (s): cpu = 00:17:04 ; elapsed = 00:25:17 . Memory (MB): peak = 7131.930 ; gain = 462.520
INFO: [Opt 31-389] Phase Shift Register Optimization created 17 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.903 . Memory (MB): peak = 7131.930 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 178fc5751

Time (s): cpu = 00:17:08 ; elapsed = 00:25:21 . Memory (MB): peak = 7131.930 ; gain = 462.520

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUPE3_inst
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 275 BRAM(s) out of a total of 642 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 22 WE to EN ports
Number of BRAM Ports augmented: 268 newly gated: 222 Total Ports: 1284
Ending PowerOpt Patch Enables Task | Checksum: 1e9cc9019

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10198.031 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e9cc9019

Time (s): cpu = 00:05:39 ; elapsed = 00:02:47 . Memory (MB): peak = 10198.031 ; gain = 3066.102
58 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:23:28 ; elapsed = 00:28:39 . Memory (MB): peak = 10198.031 ; gain = 3571.379
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.320 . Memory (MB): peak = 10198.031 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:42 ; elapsed = 00:01:28 . Memory (MB): peak = 10198.031 ; gain = 0.000
Command: report_drc -file p71821_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 10198.031 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060-ffva1156'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC PORTPROP-10] Incorrect IOStandard on MCAP reset: The PCI Express reset pin PERST0_N is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 10198.031 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18ce9a657

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 10198.031 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/sync_sys_clk
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 10198.031 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8f68af53

Time (s): cpu = 00:07:08 ; elapsed = 00:06:27 . Memory (MB): peak = 10198.031 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b2487423

Time (s): cpu = 00:10:59 ; elapsed = 00:09:25 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b2487423

Time (s): cpu = 00:11:01 ; elapsed = 00:09:26 . Memory (MB): peak = 12250.449 ; gain = 2052.418
Phase 1 Placer Initialization | Checksum: 1b2487423

Time (s): cpu = 00:11:04 ; elapsed = 00:09:30 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: cef38092

Time (s): cpu = 00:22:22 ; elapsed = 00:17:46 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cef38092

Time (s): cpu = 00:22:25 ; elapsed = 00:17:48 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cc26c68d

Time (s): cpu = 00:24:04 ; elapsed = 00:19:05 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15a0eb541

Time (s): cpu = 00:24:10 ; elapsed = 00:19:10 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fdf4569c

Time (s): cpu = 00:24:12 ; elapsed = 00:19:12 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 1a609a0e8

Time (s): cpu = 00:24:32 ; elapsed = 00:19:28 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 1a609a0e8

Time (s): cpu = 00:24:33 ; elapsed = 00:19:29 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1cd1b2d2c

Time (s): cpu = 00:24:42 ; elapsed = 00:19:37 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 3.8 Small Shape Detail Placement
Phase 3.8 Small Shape Detail Placement | Checksum: 1856577f9

Time (s): cpu = 00:27:12 ; elapsed = 00:21:36 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 22e539d9a

Time (s): cpu = 00:27:21 ; elapsed = 00:21:45 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 1e3078c32

Time (s): cpu = 00:27:26 ; elapsed = 00:21:50 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 3.11 Fast Optimization
Phase 3.11 Fast Optimization | Checksum: 1d04a4ada

Time (s): cpu = 00:29:42 ; elapsed = 00:23:15 . Memory (MB): peak = 12250.449 ; gain = 2052.418
Phase 3 Detail Placement | Checksum: 1d04a4ada

Time (s): cpu = 00:29:45 ; elapsed = 00:23:18 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d8372030

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-39] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/t2_dval_stretch, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/t2_dval_stretch, inserted BUFG to drive 1300 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/t2_dval_stretch, inserted BUFG to drive 3431 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2847 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2857 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-41] BUFG insertion identified 15 candidate nets, 14 success, 0 skipped for placement/routing, 1 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 82b45535

Time (s): cpu = 00:35:57 ; elapsed = 00:28:09 . Memory (MB): peak = 12250.449 ; gain = 2052.418
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.166. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 126bba47e

Time (s): cpu = 00:49:47 ; elapsed = 00:42:06 . Memory (MB): peak = 12250.449 ; gain = 2052.418
Phase 4.1 Post Commit Optimization | Checksum: 126bba47e

Time (s): cpu = 00:49:49 ; elapsed = 00:42:08 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 126bba47e

Time (s): cpu = 00:49:54 ; elapsed = 00:42:13 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20ff8fc22

Time (s): cpu = 00:50:04 ; elapsed = 00:42:23 . Memory (MB): peak = 12250.449 ; gain = 2052.418

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 29f333552

Time (s): cpu = 00:50:07 ; elapsed = 00:42:26 . Memory (MB): peak = 12250.449 ; gain = 2052.418
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29f333552

Time (s): cpu = 00:50:10 ; elapsed = 00:42:29 . Memory (MB): peak = 12250.449 ; gain = 2052.418
Ending Placer Task | Checksum: 28cb4a6f9

Time (s): cpu = 00:50:10 ; elapsed = 00:42:30 . Memory (MB): peak = 12250.449 ; gain = 2052.418
102 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:51:11 ; elapsed = 00:43:12 . Memory (MB): peak = 12250.449 ; gain = 2052.418
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:18 ; elapsed = 00:00:26 . Memory (MB): peak = 12250.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:53 ; elapsed = 00:01:27 . Memory (MB): peak = 12250.449 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.314 . Memory (MB): peak = 12250.449 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12250.449 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 11f5d2ee7

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 12250.449 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.166 | TNS=-2.761 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 43 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid_bufg_place. Replicated 10 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid_bufg_place. Replicated 10 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/c0_ddr4_app_rdy. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_wptr_reg[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid_bufg_place. Replicated 10 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/t2_dval_stretch_bufg_place. Replicated 10 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid_bufg_place. Replicated 10 times.
INFO: [Physopt 32-81] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__3_n_0. Replicated 3 times.
INFO: [Physopt 32-572] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid_bufg_place. Replicated 10 times.
INFO: [Physopt 32-572] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__5_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__0_n_0. Replicated 3 times.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr_nxt[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__7_n_0. Replicated 3 times.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ctl/E[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 14 nets. Created 79 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 79 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.166 | TNS=-2.740 |
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
Phase 2 Fanout Optimization | Checksum: de45571f

Time (s): cpu = 00:02:56 ; elapsed = 00:01:58 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 26 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_690.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_939
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready__0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_689.  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_937
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_697.  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_953
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_694.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_947
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_696.  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_951
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_692.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_943
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/c0_ddr4_app_rdy_repN.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_replica
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_695.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_949
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_691.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_941
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[0]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[1]_i_2__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[0]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_18__0_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_18__0
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][3]__0[7].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][3][7]
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/page[5].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_34__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0]_repN.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[0]_replica
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.166 | TNS=-2.676 |
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 158821248

Time (s): cpu = 00:03:09 ; elapsed = 00:02:08 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
Phase 4 Rewire | Checksum: 158821248

Time (s): cpu = 00:03:13 ; elapsed = 00:02:12 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 3 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready__0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.122 | TNS=-0.944 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
Phase 5 Critical Cell Optimization | Checksum: 109aca15d

Time (s): cpu = 00:03:20 ; elapsed = 00:02:19 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.122 | TNS=-0.944 |
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
Phase 6 Fanout Optimization | Checksum: e98ba7c6

Time (s): cpu = 00:03:34 ; elapsed = 00:02:32 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 54 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_690.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_939
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0]_repN.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0]_INST_0_replica
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready__0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_689.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_937
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_697.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_953
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_694.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_947
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_696.  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_951
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_692.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_943
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/c0_ddr4_app_rdy_repN.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_replica
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_695.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_949
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_691.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_941
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[0]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[1]_i_2__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[1]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_17__0_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_17__0
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][1]__0[8].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][1][8]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/page[6].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_30__0
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_19__0_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_19__0
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][1]__0[4].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][1][4]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/page[2].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_37__0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_7_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_7
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[1]_i_1__1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/p_0_out.  Re-placed instance data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/gen_tdest_routing.busy_r[0]_i_2
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/SR[0].  Re-placed instance data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/busy_r[1]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tlast[0].  Re-placed instance data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tlast[0]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[0]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__4_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__4
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[253].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[253]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[253].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[253]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__6_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__6
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[100].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[100]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[100].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[100]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[240].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[240]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[240].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[240]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__2_n_0.  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__2
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[400].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[400]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[400].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[400]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0]_repN.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[0]_replica
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1]_repN.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[1]_replica
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/Q[0].  Did not re-place instance data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r_reg[0]
INFO: [Physopt 32-661] Optimized 14 nets.  Re-placed 14 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 14 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.122 | TNS=-0.944 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
Phase 7 Placement Based Optimization | Checksum: 15bdf0b06

Time (s): cpu = 00:03:56 ; elapsed = 00:02:47 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
Phase 8 Rewire | Checksum: 15bdf0b06

Time (s): cpu = 00:03:59 ; elapsed = 00:02:51 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 3 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0] was not replicated.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
Phase 9 Critical Cell Optimization | Checksum: eb64d5c9

Time (s): cpu = 00:04:04 ; elapsed = 00:02:55 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
Phase 10 Fanout Optimization | Checksum: b5ab229a

Time (s): cpu = 00:04:12 ; elapsed = 00:03:03 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 25 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_690.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_939
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0]_repN.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0]_INST_0_replica
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready__0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_689.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_937
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_697.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_953
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_694.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_947
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_696.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_951
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_692.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_943
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/c0_ddr4_app_rdy_repN.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_replica
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_695.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_949
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_691.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_941
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_7_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_7
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
Phase 11 Placement Based Optimization | Checksum: f8e5a929

Time (s): cpu = 00:04:25 ; elapsed = 00:03:13 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
Phase 12 Rewire | Checksum: f8e5a929

Time (s): cpu = 00:04:29 ; elapsed = 00:03:16 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Critical Cell Optimization | Checksum: f8e5a929

Time (s): cpu = 00:04:31 ; elapsed = 00:03:18 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 DSP Register Optimization | Checksum: f8e5a929

Time (s): cpu = 00:04:32 ; elapsed = 00:03:20 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-665] Processed cell ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 67 registers were pushed out.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 67 registers were pushed out.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 67 registers were pushed out.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/descr_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 28 registers were pushed out.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/descr_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 28 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 401 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.122 | TNS=-0.944 |
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
Phase 15 BRAM Register Optimization | Checksum: 353f01e9

Time (s): cpu = 00:07:17 ; elapsed = 00:05:26 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 16 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 URAM Register Optimization | Checksum: 353f01e9

Time (s): cpu = 00:07:19 ; elapsed = 00:05:27 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 17 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 17 Shift Register Optimization | Checksum: 353f01e9

Time (s): cpu = 00:07:20 ; elapsed = 00:05:29 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: 353f01e9

Time (s): cpu = 00:07:22 ; elapsed = 00:05:31 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-666] Processed cell data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/descr_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/descr_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
Phase 19 BRAM Register Optimization | Checksum: 519988b4

Time (s): cpu = 00:09:37 ; elapsed = 00:06:56 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 519988b4

Time (s): cpu = 00:09:39 ; elapsed = 00:06:57 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: 519988b4

Time (s): cpu = 00:09:40 ; elapsed = 00:06:59 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 7 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 2 nets.  Swapped 96 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 96 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.015 | TNS=-0.015 |
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
Phase 22 Critical Pin Optimization | Checksum: 519988b4

Time (s): cpu = 00:09:55 ; elapsed = 00:07:14 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/payload_b_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[776]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal. Replicated 4 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/arb_sel_i was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1. Replicated 3 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/dly_val[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/dly_val[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/t2_dval_stretch. Replicated 16 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/dly_val[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/dly_val[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pcie_intrfc_wrapper_i/pcie_intrfc_i/axil2ddr/U0/rd_data[639]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state_reg_n_0_[5]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/dly_val[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[13]_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/rq_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/arb_sel_i[0]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 36 nets. Created 85 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 36 nets or cells. Created 85 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.015 | TNS=-0.015 |
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 12250.449 ; gain = 0.000
Phase 23 Very High Fanout Optimization | Checksum: e2bb39e8

Time (s): cpu = 00:12:01 ; elapsed = 00:08:50 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 24 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready__0.  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_690.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_939
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0]_repN.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0]_INST_0_replica
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tvalid[0]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_689.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_937
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_697.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_953
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/c0_ddr4_app_rdy_repN.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_replica
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_694.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_947
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[5]_i_1__0_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[5]_i_1__0
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw__0[0].  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw_reg[0]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[10]_i_4_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[10]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[5]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[5]_i_3
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/ltOp_carry_i_7_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/ltOp_carry_i_7
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw__0[1].  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw_reg[1]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/ltOp_carry_i_17_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/ltOp_carry_i_17
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/ltOp_carry_i_6_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/ltOp_carry_i_6
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/xdata_buf_cntr[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr_reg[3]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw__0[4].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw_reg[4]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__4_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__4
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[289].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[289]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[289].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[289]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__6_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__6
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[99].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[99]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_696.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_951
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[99].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[99]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[0]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[1]_i_2__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[1]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_18__0_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_18__0
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][2]__0[7].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][2][7]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/page[5].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_34__0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[277].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[277]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[277].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[277]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[146].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[146]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[146].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[146]_INST_0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/i__carry_i_15_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/i__carry_i_15
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/packet_tdata[74]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/packet_tdata[74]_i_3
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr_reg_n_0_[2].  Re-placed instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr_reg[2]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/access_size[10].  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/packet_tdata[74]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/i__carry_i_9_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/i__carry_i_9
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[15]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[15]_i_8
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[29].  Re-placed instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[29]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/ltOp_carry_i_14_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/ltOp_carry_i_14
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[283].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[283]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[283].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[283]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0]_repN.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[0]_replica
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_19__0_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_19__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/page[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_35__0
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/Q[4].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[4]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_692.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_943
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[164].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[164]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[273].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[273]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[164].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[164]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[273].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[273]_INST_0
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/axi_xbar_inst/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1].  Re-placed instance dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/axi_xbar_inst/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/dac0/interp/ddc_axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2].  Did not re-place instance dsp_i/dsp1_i/dac0/interp/ddc_axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/dac0/interp/ddc_axi_interconnect/s00_couplers/s00_regslice/inst/w_pipe/m_axi_wvalid.  Re-placed instance dsp_i/dsp1_i/dac0/interp/ddc_axi_interconnect/s00_couplers/s00_regslice/inst/w_pipe/m_valid_i_reg
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/bram_ctlr_inst/U0/FSM_sequential_state[3]_i_1_n_0.  Did not re-place instance dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/bram_ctlr_inst/U0/FSM_sequential_state[3]_i_1
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/bram_ctlr_inst/U0/FSM_sequential_state[3]_i_2_n_0.  Did not re-place instance dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/bram_ctlr_inst/U0/FSM_sequential_state[3]_i_2
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/coef_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_926.  Re-placed instance dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/coef_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1411
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_wptr_reg[0]_repN_1.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/i___22_i_1_replica_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/c0_ddr4_app_rdy_repN_1.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_replica_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/bypass_txn_available_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_empty_i_2__0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[268].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[268]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[268].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[268]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[145].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[145]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[145].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[145]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr[1]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__2_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__2
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[421].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[421]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[421].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[421]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/Q[7].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/s_axis_tready[0].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/s_axis_tready[0]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr[1]_i_1__0
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr[1]_i_2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/issue_cas0217_out.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_19_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_19
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/page[2].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_37
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_nxt[24].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[24]_i_1__0
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/Q[6].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/Q[3].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[409].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[409]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[409].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[409]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[97].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[97]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[97].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[97]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[157].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[157]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[157].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[157]_INST_0
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/bram_ctlr_inst/U0/FSM_sequential_state[2]_i_1_n_0.  Did not re-place instance dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/bram_ctlr_inst/U0/FSM_sequential_state[2]_i_1
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/bram_ctlr_inst/U0/FSM_sequential_state[2]_i_2_n_0.  Did not re-place instance dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/bram_ctlr_inst/U0/FSM_sequential_state[2]_i_2
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo_tvalid__0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo_tvalid
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/xdata_buf_cntr[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr_reg[2]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_7_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_7
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[265].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[265]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[407].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[407]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[265].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[265]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[407].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[407]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][1]__0[2].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][1][2]
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/page[0].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_36__0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/packet_tdata[72]_i_2_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/packet_tdata[72]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/i__carry_i_10_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/i__carry_i_10
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/Q[2].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[2]
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][2].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[3]_i_1
INFO: [Physopt 32-662] Processed net user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/realcoefs/mcode_real_we_net.  Did not re-place instance user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/realcoefs/comp1.core_instance1_i_1__0
INFO: [Physopt 32-662] Processed net user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/imagcoefs/rel_5_39__2.  Did not re-place instance user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/imagcoefs/comp0.core_instance0_i_2__1
INFO: [Physopt 32-663] Processed net user_block2_i/user_block2_i/ch0_dsp/fir/px_axil_bram_ctlr_0/U0/bram_we[3].  Re-placed instance user_block2_i/user_block2_i/ch0_dsp/fir/px_axil_bram_ctlr_0/U0/bram_we_reg[3]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[27].  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[27]_i_1
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/p_1_in.  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/arb_gnt_r[1]_i_3
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_decoder[0].axisc_decoder_0/sel_r_reg[0]_rep__8.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_decoder[0].axisc_decoder_0/arb_gnt_r[1]_i_7
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/sel_r[0]_rep_i_1__5_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/sel_r[0]_rep_i_1__5
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[5]_i_13_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[5]_i_13
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[5]_i_5_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[5]_i_5
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_17__0_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_17__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/page[6].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_30__0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[275].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[275]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[275].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[275]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[0]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_15__0_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_15__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/page[12].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_24__0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[264].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[264]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[264].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[264]_INST_0
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw__0[2].  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw_reg[2]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[13].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[13]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/alt8.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_4
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[2].  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg_n_0_[0].  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg[0]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_10_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_10
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_22_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_22
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/Q[6].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[6]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[19]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[19]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[38]_i_2_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[38]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/s_axis_tready[1].  Did not re-place instance data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/s_axis_tready[1]_INST_0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i.  Did not re-place instance data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_12_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_12
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_24_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_24
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1]__0[9].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1][9]
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[29]_i_2_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[29]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[29].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[29]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_695.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_949
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[256].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[256]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[256].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[256]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[0]
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_15_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_15
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/page[12].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_24
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[15].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[15]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/i__carry_i_1__1_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/i__carry_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[448].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[448]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[448].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[448]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/Q[5].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[304].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[304]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[308].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[308]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[304].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[304]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[308].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[308]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0]__0[9].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][9]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_691.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_941
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_axi_interc/s00_couplers/s00_regslice/inst/w_pipe/m_axi_wvalid.  Re-placed instance dsp_i/dsp1_i/adc_ch1/ddc/ddc_axi_interc/s00_couplers/s00_regslice/inst/w_pipe/m_valid_i_reg
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/axi_xbar_inst/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1].  Re-placed instance dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/axi_xbar_inst/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3].  Did not re-place instance dsp_i/dsp1_i/adc_ch1/ddc/ddc_axi_interc/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0
INFO: [Physopt 32-663] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/bram_ctlr_inst/U0/FSM_sequential_state[2]_i_1_n_0.  Re-placed instance dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/bram_ctlr_inst/U0/FSM_sequential_state[2]_i_1
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/bram_ctlr_inst/U0/FSM_sequential_state[2]_i_2_n_0.  Did not re-place instance dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/bram_ctlr_inst/U0/FSM_sequential_state[2]_i_2
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/coef_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_916.  Did not re-place instance dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/coef_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1391
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[1].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gwss.wsts/comp0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_2
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_4_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[25].  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[25]_i_1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/Q[2].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[2]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[28]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[28]_i_1
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[247].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[247]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[247].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[247]_INST_0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/access_size[9].  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/packet_tdata[73]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[15]_i_9_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[15]_i_9
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/addr_dec_to_mb_data_reg[6]_1.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/addr_dec_to_mb_data[6]_i_26
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[6]_i_2_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[6]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data_reg[31][6].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[6]_i_1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/Q[5].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[5]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[218].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[218]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[218].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tdata[218]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/sel_r[0]_rep_i_1__2_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/sel_r[0]_rep_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/access_size[8].  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/packet_tdata[72]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[15]_i_10_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[15]_i_10
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[1].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[1]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[25].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[25]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_7
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/v1_reg_1[3].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gmux.gm[3].gms.ms_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/page[13].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[1]_i_23__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/packet_tdata[73]_i_2_n_0.  Did not re-place instance data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/packet_tdata[73]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/CONV_INTEGER85[8].  Did not re-place instance data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/packet_tdata[72]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/i__carry_i_10_n_0.  Did not re-place instance data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/i__carry_i_10
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[15]_i_10_n_0.  Did not re-place instance data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[15]_i_10
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[28].  Did not re-place instance data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[28]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/sel_r0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/arb_gnt_r[1]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/page[14].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_25
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[23].  Did not re-place instance data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/src_addr_cntr[23]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/neqOp__3.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[16]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[16]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[25]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[25]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][1]__0[8].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][1][8]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_nxt[16].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output[16]_i_1__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_17_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_17
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/page[6].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_30
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[451].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[451]_INST_0
INFO: [Physopt 32-661] Optimized 106 nets.  Re-placed 106 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 106 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 106 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.001 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
Phase 24 Placement Based Optimization | Checksum: bd4c62c5

Time (s): cpu = 00:13:25 ; elapsed = 00:09:43 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.001 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.001 | TNS=0.000 |
Phase 25 Critical Path Optimization | Checksum: bd4c62c5

Time (s): cpu = 00:13:34 ; elapsed = 00:09:49 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: bd4c62c5

Time (s): cpu = 00:13:39 ; elapsed = 00:09:54 . Memory (MB): peak = 12250.449 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12250.449 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.001 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.020  |           80  |              0  |                    15  |          87  |           3  |  00:01:26  |
|  Placement Based    |          0.016  |          0.079  |            0  |              0  |                   126  |          67  |           4  |  00:01:16  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |          17  |           3  |  00:00:02  |
|  Critical Cell      |          0.044  |          1.732  |            1  |              0  |                     1  |          24  |           3  |  00:00:05  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
|  BRAM Register      |          0.000  |          0.000  |          401  |              0  |                     7  |           0  |           2  |  00:03:24  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin       |          0.107  |          0.929  |            0  |              0  |                     2  |           0  |           1  |  00:00:12  |
|  Very High Fanout   |          0.000  |          0.000  |           85  |              0  |                    36  |          45  |           1  |  00:01:32  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  Total              |          0.167  |          2.761  |          567  |              0  |                   187  |         240  |          25  |  00:08:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1ee77edba

Time (s): cpu = 00:15:23 ; elapsed = 00:11:13 . Memory (MB): peak = 12250.449 ; gain = 0.000
596 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:19:32 ; elapsed = 00:13:40 . Memory (MB): peak = 12250.449 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:21 ; elapsed = 00:00:27 . Memory (MB): peak = 12250.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:07 ; elapsed = 00:01:31 . Memory (MB): peak = 12250.449 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060-ffva1156'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC PORTPROP-10] Incorrect IOStandard on MCAP reset: The PCI Express reset pin PERST0_N is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 76e4a950 ConstDB: 0 ShapeSum: 6991f456 RouteDB: 8f09aff8

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 163205334

Time (s): cpu = 00:06:42 ; elapsed = 00:06:08 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a112c558

Time (s): cpu = 00:06:56 ; elapsed = 00:06:22 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a112c558

Time (s): cpu = 00:06:58 ; elapsed = 00:06:24 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a112c558

Time (s): cpu = 00:06:59 ; elapsed = 00:06:25 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 125e070ba

Time (s): cpu = 00:07:15 ; elapsed = 00:06:41 . Memory (MB): peak = 12250.449 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2acc43c22

Time (s): cpu = 00:12:04 ; elapsed = 00:09:38 . Memory (MB): peak = 12250.449 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.141  | TNS=0.000  | WHS=-0.320 | THS=-407.717|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 266386498

Time (s): cpu = 00:17:42 ; elapsed = 00:12:49 . Memory (MB): peak = 12676.844 ; gain = 426.395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.141  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 239c19e54

Time (s): cpu = 00:17:50 ; elapsed = 00:12:57 . Memory (MB): peak = 12676.844 ; gain = 426.395
Phase 2 Router Initialization | Checksum: 2b7fdb64b

Time (s): cpu = 00:17:51 ; elapsed = 00:12:58 . Memory (MB): peak = 12676.844 ; gain = 426.395

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2b7fdb64b

Time (s): cpu = 00:17:52 ; elapsed = 00:12:59 . Memory (MB): peak = 12676.844 ; gain = 426.395
Phase 3 Initial Routing | Checksum: 293bea34e

Time (s): cpu = 00:21:15 ; elapsed = 00:14:49 . Memory (MB): peak = 12676.844 ; gain = 426.395

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   32x32|      3.48|   32x32|      7.15|     8x8|      2.09|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.45|     8x8|      0.87|     8x8|      0.72|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.53|     4x4|      1.63|     4x4|      1.28|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.50|     4x4|      0.98|     8x8|      1.89|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X16Y140->INT_X23Y227 (CLE_M_X16Y140->DSP_X23Y225)
	INT_X16Y212->INT_X23Y219 (CLE_M_X16Y212->DSP_X23Y215)
	INT_X16Y204->INT_X23Y211 (CLE_M_X16Y204->DSP_X23Y210)
	INT_X16Y196->INT_X23Y203 (CLE_M_X16Y196->DSP_X23Y200)
	INT_X16Y188->INT_X23Y195 (CLE_M_X16Y188->DSP_X23Y195)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X16Y156->INT_X31Y251 (CLE_M_X16Y156->DSP_X31Y250)
	INT_X16Y236->INT_X31Y251 (CLE_M_X16Y236->DSP_X31Y250)
	INT_X16Y220->INT_X31Y235 (CLE_M_X16Y220->DSP_X31Y235)
	INT_X16Y204->INT_X31Y219 (CLE_M_X16Y204->DSP_X31Y215)
	INT_X16Y188->INT_X31Y203 (CLE_M_X16Y188->DSP_X31Y200)

INFO: [Route 35-448] Estimated routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 47908
 Number of Nodes with overlaps = 2232
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[24].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTHE3_COMMON_X1Y0/COM2_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y0/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y1/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y2/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y3/SOUTHREFCLK1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.095 | TNS=-2.835 | WHS=-0.081 | THS=-4.387 |

Phase 4.1 Global Iteration 0 | Checksum: 179cdaba8

Time (s): cpu = 00:36:18 ; elapsed = 00:23:44 . Memory (MB): peak = 12676.844 ; gain = 426.395

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 356
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.019 | TNS=-0.056 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19608e735

Time (s): cpu = 00:38:40 ; elapsed = 00:26:27 . Memory (MB): peak = 12676.844 ; gain = 426.395

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.004 | TNS=-0.004 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1f9b2a60f

Time (s): cpu = 00:40:44 ; elapsed = 00:29:07 . Memory (MB): peak = 12676.844 ; gain = 426.395

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.036  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 14b228b8f

Time (s): cpu = 00:44:49 ; elapsed = 00:35:13 . Memory (MB): peak = 12676.844 ; gain = 426.395
Phase 4 Rip-up And Reroute | Checksum: 14b228b8f

Time (s): cpu = 00:44:50 ; elapsed = 00:35:14 . Memory (MB): peak = 12676.844 ; gain = 426.395

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 157fb9a56

Time (s): cpu = 00:46:48 ; elapsed = 00:36:22 . Memory (MB): peak = 12676.844 ; gain = 426.395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.024  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 14457de13

Time (s): cpu = 00:46:50 ; elapsed = 00:36:24 . Memory (MB): peak = 12676.844 ; gain = 426.395

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14457de13

Time (s): cpu = 00:46:52 ; elapsed = 00:36:25 . Memory (MB): peak = 12676.844 ; gain = 426.395
Phase 5 Delay and Skew Optimization | Checksum: 14457de13

Time (s): cpu = 00:46:53 ; elapsed = 00:36:26 . Memory (MB): peak = 12676.844 ; gain = 426.395

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15fc67a98

Time (s): cpu = 00:48:53 ; elapsed = 00:37:36 . Memory (MB): peak = 12676.844 ; gain = 426.395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.024  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23566b8ea

Time (s): cpu = 00:48:56 ; elapsed = 00:37:38 . Memory (MB): peak = 12676.844 ; gain = 426.395
Phase 6 Post Hold Fix | Checksum: 23566b8ea

Time (s): cpu = 00:48:57 ; elapsed = 00:37:40 . Memory (MB): peak = 12676.844 ; gain = 426.395

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 20.1402 %
  Global Horizontal Routing Utilization  = 20.6957 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20efeb18c

Time (s): cpu = 00:49:29 ; elapsed = 00:38:03 . Memory (MB): peak = 12676.844 ; gain = 426.395

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20efeb18c

Time (s): cpu = 00:49:30 ; elapsed = 00:38:05 . Memory (MB): peak = 12676.844 ; gain = 426.395

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20efeb18c

Time (s): cpu = 00:49:46 ; elapsed = 00:38:21 . Memory (MB): peak = 12676.844 ; gain = 426.395

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.036  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 2dd965287

Time (s): cpu = 00:53:58 ; elapsed = 00:40:38 . Memory (MB): peak = 12676.844 ; gain = 426.395
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:54:04 ; elapsed = 00:40:44 . Memory (MB): peak = 12676.844 ; gain = 426.395

Routing Is Done.
625 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:55:13 ; elapsed = 00:41:29 . Memory (MB): peak = 12676.844 ; gain = 426.395
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:48 ; elapsed = 00:00:37 . Memory (MB): peak = 12676.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:46 ; elapsed = 00:01:49 . Memory (MB): peak = 12676.844 ; gain = 0.000
Command: report_drc -file p71821_drc_routed.rpt -pb p71821_drc_routed.pb -rpx p71821_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:02:13 ; elapsed = 00:01:10 . Memory (MB): peak = 12676.844 ; gain = 0.000
Command: report_methodology -file p71821_methodology_drc_routed.rpt -rpx p71821_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:04:40 ; elapsed = 00:02:42 . Memory (MB): peak = 14251.676 ; gain = 1574.832
Command: report_power -file p71821_power_routed.rpt -pb p71821_power_summary_routed.pb -rpx p71821_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
632 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:03:19 ; elapsed = 00:02:00 . Memory (MB): peak = 14655.828 ; gain = 404.152
report_route_status: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 14667.258 ; gain = 11.430
report_clock_utilization: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 14667.258 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 14863.570 ; gain = 196.313
INFO: [Common 17-206] Exiting Vivado at Mon Mar 12 18:24:42 2018...
