{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764244983687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764244983689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 13:03:03 2025 " "Processing started: Thu Nov 27 13:03:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764244983689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244983689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off softcore_processor -c softcore_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off softcore_processor -c softcore_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244983689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764244983849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764244983849 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "base_sys.qsys " "Elaborating Platform Designer system entity \"base_sys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764244988866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:10 Progress: Loading softcore_processor/base_sys.qsys " "2025.11.27.13:03:10 Progress: Loading softcore_processor/base_sys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244990791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:11 Progress: Reading input file " "2025.11.27.13:03:11 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244991163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:11 Progress: Adding nios2_cpu \[altera_nios2_gen2 18.1\] " "2025.11.27.13:03:11 Progress: Adding nios2_cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244991209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:11 Progress: Parameterizing module nios2_cpu " "2025.11.27.13:03:11 Progress: Parameterizing module nios2_cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244991693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:11 Progress: Adding sys_clk \[clock_source 18.1\] " "2025.11.27.13:03:11 Progress: Adding sys_clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244991697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:11 Progress: Parameterizing module sys_clk " "2025.11.27.13:03:11 Progress: Parameterizing module sys_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244991756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:11 Progress: Adding sys_id \[altera_avalon_sysid_qsys 18.1\] " "2025.11.27.13:03:11 Progress: Adding sys_id \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244991756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:11 Progress: Parameterizing module sys_id " "2025.11.27.13:03:11 Progress: Parameterizing module sys_id" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244991946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:11 Progress: Adding sys_jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2025.11.27.13:03:11 Progress: Adding sys_jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244991946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:11 Progress: Parameterizing module sys_jtag_uart " "2025.11.27.13:03:11 Progress: Parameterizing module sys_jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244991956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:11 Progress: Adding sys_mem \[altera_avalon_onchip_memory2 18.1\] " "2025.11.27.13:03:11 Progress: Adding sys_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244991957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:11 Progress: Parameterizing module sys_mem " "2025.11.27.13:03:11 Progress: Parameterizing module sys_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244991972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:11 Progress: Adding sys_pio_in \[altera_avalon_pio 18.1\] " "2025.11.27.13:03:11 Progress: Adding sys_pio_in \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244991974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:11 Progress: Parameterizing module sys_pio_in " "2025.11.27.13:03:11 Progress: Parameterizing module sys_pio_in" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244991984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:11 Progress: Adding sys_pio_out \[altera_avalon_pio 18.1\] " "2025.11.27.13:03:11 Progress: Adding sys_pio_out \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244991985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:11 Progress: Parameterizing module sys_pio_out " "2025.11.27.13:03:11 Progress: Parameterizing module sys_pio_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244991985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:11 Progress: Adding sys_timer \[altera_avalon_timer 18.1\] " "2025.11.27.13:03:11 Progress: Adding sys_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244991986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:12 Progress: Parameterizing module sys_timer " "2025.11.27.13:03:12 Progress: Parameterizing module sys_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244992006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:12 Progress: Building connections " "2025.11.27.13:03:12 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244992007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:12 Progress: Parameterizing connections " "2025.11.27.13:03:12 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244992029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:12 Progress: Validating " "2025.11.27.13:03:12 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244992029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:03:12 Progress: Done reading input file " "2025.11.27.13:03:12 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244992460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_sys.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Base_sys.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244993085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_sys.sys_id: Time stamp will be automatically updated when this component is generated. " "Base_sys.sys_id: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244993085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_sys.sys_jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Base_sys.sys_jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244993086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_sys.sys_pio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Base_sys.sys_pio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244993086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_sys: Generating base_sys \"base_sys\" for QUARTUS_SYNTH " "Base_sys: Generating base_sys \"base_sys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244993429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: \"base_sys\" instantiated altera_nios2_gen2 \"nios2_cpu\" " "Nios2_cpu: \"base_sys\" instantiated altera_nios2_gen2 \"nios2_cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_id: \"base_sys\" instantiated altera_avalon_sysid_qsys \"sys_id\" " "Sys_id: \"base_sys\" instantiated altera_avalon_sysid_qsys \"sys_id\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_jtag_uart: Starting RTL generation for module 'base_sys_sys_jtag_uart' " "Sys_jtag_uart: Starting RTL generation for module 'base_sys_sys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_jtag_uart:   Generation command is \[exec U:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I U:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=base_sys_sys_jtag_uart --dir=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0003_sys_jtag_uart_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0003_sys_jtag_uart_gen//base_sys_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Sys_jtag_uart:   Generation command is \[exec U:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I U:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=base_sys_sys_jtag_uart --dir=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0003_sys_jtag_uart_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0003_sys_jtag_uart_gen//base_sys_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_jtag_uart: Done RTL generation for module 'base_sys_sys_jtag_uart' " "Sys_jtag_uart: Done RTL generation for module 'base_sys_sys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_jtag_uart: \"base_sys\" instantiated altera_avalon_jtag_uart \"sys_jtag_uart\" " "Sys_jtag_uart: \"base_sys\" instantiated altera_avalon_jtag_uart \"sys_jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_mem: Starting RTL generation for module 'base_sys_sys_mem' " "Sys_mem: Starting RTL generation for module 'base_sys_sys_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_mem:   Generation command is \[exec U:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I U:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=base_sys_sys_mem --dir=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0004_sys_mem_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0004_sys_mem_gen//base_sys_sys_mem_component_configuration.pl  --do_build_sim=0  \] " "Sys_mem:   Generation command is \[exec U:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I U:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=base_sys_sys_mem --dir=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0004_sys_mem_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0004_sys_mem_gen//base_sys_sys_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_mem: Done RTL generation for module 'base_sys_sys_mem' " "Sys_mem: Done RTL generation for module 'base_sys_sys_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_mem: \"base_sys\" instantiated altera_avalon_onchip_memory2 \"sys_mem\" " "Sys_mem: \"base_sys\" instantiated altera_avalon_onchip_memory2 \"sys_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pio_in: Starting RTL generation for module 'base_sys_sys_pio_in' " "Sys_pio_in: Starting RTL generation for module 'base_sys_sys_pio_in'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pio_in:   Generation command is \[exec U:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I U:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_sys_sys_pio_in --dir=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0005_sys_pio_in_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0005_sys_pio_in_gen//base_sys_sys_pio_in_component_configuration.pl  --do_build_sim=0  \] " "Sys_pio_in:   Generation command is \[exec U:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I U:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_sys_sys_pio_in --dir=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0005_sys_pio_in_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0005_sys_pio_in_gen//base_sys_sys_pio_in_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pio_in: Done RTL generation for module 'base_sys_sys_pio_in' " "Sys_pio_in: Done RTL generation for module 'base_sys_sys_pio_in'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pio_in: \"base_sys\" instantiated altera_avalon_pio \"sys_pio_in\" " "Sys_pio_in: \"base_sys\" instantiated altera_avalon_pio \"sys_pio_in\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pio_out: Starting RTL generation for module 'base_sys_sys_pio_out' " "Sys_pio_out: Starting RTL generation for module 'base_sys_sys_pio_out'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pio_out:   Generation command is \[exec U:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I U:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_sys_sys_pio_out --dir=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0006_sys_pio_out_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0006_sys_pio_out_gen//base_sys_sys_pio_out_component_configuration.pl  --do_build_sim=0  \] " "Sys_pio_out:   Generation command is \[exec U:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I U:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_sys_sys_pio_out --dir=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0006_sys_pio_out_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0006_sys_pio_out_gen//base_sys_sys_pio_out_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pio_out: Done RTL generation for module 'base_sys_sys_pio_out' " "Sys_pio_out: Done RTL generation for module 'base_sys_sys_pio_out'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pio_out: \"base_sys\" instantiated altera_avalon_pio \"sys_pio_out\" " "Sys_pio_out: \"base_sys\" instantiated altera_avalon_pio \"sys_pio_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_timer: Starting RTL generation for module 'base_sys_sys_timer' " "Sys_timer: Starting RTL generation for module 'base_sys_sys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_timer:   Generation command is \[exec U:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I U:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=base_sys_sys_timer --dir=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0007_sys_timer_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0007_sys_timer_gen//base_sys_sys_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_timer:   Generation command is \[exec U:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I U:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=base_sys_sys_timer --dir=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0007_sys_timer_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0007_sys_timer_gen//base_sys_sys_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244997912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_timer: Done RTL generation for module 'base_sys_sys_timer' " "Sys_timer: Done RTL generation for module 'base_sys_sys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244998041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_timer: \"base_sys\" instantiated altera_avalon_timer \"sys_timer\" " "Sys_timer: \"base_sys\" instantiated altera_avalon_timer \"sys_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244998044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245000080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245000297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245000505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245000718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245000922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245001128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"base_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"base_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245002751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245003846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245004059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"base_sys\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"base_sys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245004739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"base_sys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"base_sys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245004741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"base_sys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"base_sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245004744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'base_sys_nios2_cpu_cpu' " "Cpu: Starting RTL generation for module 'base_sys_nios2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245004752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec U:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I U:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=base_sys_nios2_cpu_cpu --dir=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0010_cpu_gen/ --quartus_bindir=U:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0010_cpu_gen//base_sys_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec U:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I U:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=base_sys_nios2_cpu_cpu --dir=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0010_cpu_gen/ --quartus_bindir=U:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_8739066731654531752.dir/0010_cpu_gen//base_sys_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245004752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*) Starting Nios II generation " "Cpu: # 2025.11.27 13:03:25 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)   Checking for plaintext license. " "Cpu: # 2025.11.27 13:03:25 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)   Couldn't query license setup in Quartus directory U:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.11.27 13:03:25 (*)   Couldn't query license setup in Quartus directory U:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.11.27 13:03:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.11.27 13:03:25 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)   Plaintext license not found. " "Cpu: # 2025.11.27 13:03:25 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2025.11.27 13:03:25 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)   Couldn't query license setup in Quartus directory U:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.11.27 13:03:25 (*)   Couldn't query license setup in Quartus directory U:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.11.27 13:03:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.11.27 13:03:25 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2025.11.27 13:03:25 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.11.27 13:03:25 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)   Creating all objects for CPU " "Cpu: # 2025.11.27 13:03:25 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)     Testbench " "Cpu: # 2025.11.27 13:03:25 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)     Instruction decoding " "Cpu: # 2025.11.27 13:03:25 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)       Instruction fields " "Cpu: # 2025.11.27 13:03:25 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)       Instruction decodes " "Cpu: # 2025.11.27 13:03:25 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)       Signals for RTL simulation waveforms " "Cpu: # 2025.11.27 13:03:25 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)       Instruction controls " "Cpu: # 2025.11.27 13:03:25 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)     Pipeline frontend " "Cpu: # 2025.11.27 13:03:25 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:25 (*)     Pipeline backend " "Cpu: # 2025.11.27 13:03:25 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:27 (*)   Generating RTL from CPU objects " "Cpu: # 2025.11.27 13:03:27 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:27 (*)   Creating encrypted RTL " "Cpu: # 2025.11.27 13:03:27 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:03:28 (*) Done Nios II generation " "Cpu: # 2025.11.27 13:03:28 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'base_sys_nios2_cpu_cpu' " "Cpu: Done RTL generation for module 'base_sys_nios2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_cpu_data_master_translator\" " "Nios2_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sys_jtag_uart_avalon_jtag_slave_translator\" " "Sys_jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sys_jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_cpu_data_master_agent\" " "Nios2_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sys_jtag_uart_avalon_jtag_slave_agent\" " "Sys_jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sys_jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_cpu_data_master_limiter\" " "Nios2_cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245008601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245009081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245009087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245009091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245009093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245009098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245009098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245009100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245009111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245009111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245009114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_sys: Done \"base_sys\" with 33 modules, 52 files " "Base_sys: Done \"base_sys\" with 33 modules, 52 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245009114 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "base_sys.qsys " "Finished elaborating Platform Designer system entity \"base_sys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245009994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsoc_lab.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsoc_lab.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsoc_lab " "Found entity 1: fsoc_lab" {  } { { "fsoc_lab.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/fsoc_lab.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/base_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/base_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys " "Found entity 1: base_sys" {  } { { "db/ip/base_sys/base_sys.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/base_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/base_sys/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/base_sys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010129 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/base_sys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/base_sys/submodules/altera_merlin_master_agent.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/base_sys/submodules/altera_merlin_master_translator.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_sys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/base_sys/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010249 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/base_sys/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/base_sys/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/base_sys/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/base_sys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/base_sys/submodules/altera_reset_controller.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/base_sys/submodules/altera_reset_synchronizer.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_irq_mapper " "Found entity 1: base_sys_irq_mapper" {  } { { "db/ip/base_sys/submodules/base_sys_irq_mapper.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0 " "Found entity 1: base_sys_mm_interconnect_0" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: base_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_cmd_demux " "Found entity 1: base_sys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_cmd_mux " "Found entity 1: base_sys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764245010449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764245010449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010450 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router " "Found entity 2: base_sys_mm_interconnect_0_router" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764245010452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764245010452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010452 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router_001 " "Found entity 2: base_sys_mm_interconnect_0_router_001" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_rsp_demux " "Found entity 1: base_sys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_rsp_mux " "Found entity 1: base_sys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_1 " "Found entity 1: base_sys_mm_interconnect_1" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_1_cmd_demux " "Found entity 1: base_sys_mm_interconnect_1_cmd_demux" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_1_cmd_mux " "Found entity 1: base_sys_mm_interconnect_1_cmd_mux" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764245010550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764245010550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_1_router_default_decode " "Found entity 1: base_sys_mm_interconnect_1_router_default_decode" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010552 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_1_router " "Found entity 2: base_sys_mm_interconnect_1_router" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764245010554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764245010554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_1_router_001_default_decode " "Found entity 1: base_sys_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010555 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_1_router_001 " "Found entity 2: base_sys_mm_interconnect_1_router_001" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_1_rsp_demux " "Found entity 1: base_sys_mm_interconnect_1_rsp_demux" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_1_rsp_mux " "Found entity 1: base_sys_mm_interconnect_1_rsp_mux" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu " "Found entity 1: base_sys_nios2_cpu" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245010591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245010591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_ic_data_module " "Found entity 1: base_sys_nios2_cpu_cpu_ic_data_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_nios2_cpu_cpu_ic_tag_module " "Found entity 2: base_sys_nios2_cpu_cpu_ic_tag_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_sys_nios2_cpu_cpu_bht_module " "Found entity 3: base_sys_nios2_cpu_cpu_bht_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_sys_nios2_cpu_cpu_register_bank_a_module " "Found entity 4: base_sys_nios2_cpu_cpu_register_bank_a_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "5 base_sys_nios2_cpu_cpu_register_bank_b_module " "Found entity 5: base_sys_nios2_cpu_cpu_register_bank_b_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "6 base_sys_nios2_cpu_cpu_dc_tag_module " "Found entity 6: base_sys_nios2_cpu_cpu_dc_tag_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "7 base_sys_nios2_cpu_cpu_dc_data_module " "Found entity 7: base_sys_nios2_cpu_cpu_dc_data_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "8 base_sys_nios2_cpu_cpu_dc_victim_module " "Found entity 8: base_sys_nios2_cpu_cpu_dc_victim_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "9 base_sys_nios2_cpu_cpu_nios2_oci_debug " "Found entity 9: base_sys_nios2_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "10 base_sys_nios2_cpu_cpu_nios2_oci_break " "Found entity 10: base_sys_nios2_cpu_cpu_nios2_oci_break" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "11 base_sys_nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 11: base_sys_nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "12 base_sys_nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 12: base_sys_nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "13 base_sys_nios2_cpu_cpu_nios2_oci_itrace " "Found entity 13: base_sys_nios2_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "14 base_sys_nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 14: base_sys_nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "15 base_sys_nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 15: base_sys_nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "16 base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "17 base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "18 base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "19 base_sys_nios2_cpu_cpu_nios2_oci_fifo " "Found entity 19: base_sys_nios2_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "20 base_sys_nios2_cpu_cpu_nios2_oci_pib " "Found entity 20: base_sys_nios2_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "21 base_sys_nios2_cpu_cpu_nios2_oci_im " "Found entity 21: base_sys_nios2_cpu_cpu_nios2_oci_im" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "22 base_sys_nios2_cpu_cpu_nios2_performance_monitors " "Found entity 22: base_sys_nios2_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "23 base_sys_nios2_cpu_cpu_nios2_avalon_reg " "Found entity 23: base_sys_nios2_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "24 base_sys_nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 24: base_sys_nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "25 base_sys_nios2_cpu_cpu_nios2_ocimem " "Found entity 25: base_sys_nios2_cpu_cpu_nios2_ocimem" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "26 base_sys_nios2_cpu_cpu_nios2_oci " "Found entity 26: base_sys_nios2_cpu_cpu_nios2_oci" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""} { "Info" "ISGN_ENTITY_NAME" "27 base_sys_nios2_cpu_cpu " "Found entity 27: base_sys_nios2_cpu_cpu" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245011053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245011055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_debug_slave_tck " "Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_tck" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245011065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245011075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_mult_cell " "Found entity 1: base_sys_nios2_cpu_cpu_mult_cell" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245011077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_test_bench " "Found entity 1: base_sys_nios2_cpu_cpu_test_bench" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_test_bench.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245011088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_id " "Found entity 1: base_sys_sys_id" {  } { { "db/ip/base_sys/submodules/base_sys_sys_id.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245011095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_jtag_uart_sim_scfifo_w " "Found entity 1: base_sys_sys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011104 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_sys_jtag_uart_scfifo_w " "Found entity 2: base_sys_sys_jtag_uart_scfifo_w" {  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011104 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_sys_sys_jtag_uart_sim_scfifo_r " "Found entity 3: base_sys_sys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011104 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_sys_sys_jtag_uart_scfifo_r " "Found entity 4: base_sys_sys_jtag_uart_scfifo_r" {  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011104 ""} { "Info" "ISGN_ENTITY_NAME" "5 base_sys_sys_jtag_uart " "Found entity 5: base_sys_sys_jtag_uart" {  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245011104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_sys_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_sys_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_mem " "Found entity 1: base_sys_sys_mem" {  } { { "db/ip/base_sys/submodules/base_sys_sys_mem.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245011107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_sys_pio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_sys_pio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_pio_in " "Found entity 1: base_sys_sys_pio_in" {  } { { "db/ip/base_sys/submodules/base_sys_sys_pio_in.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_pio_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245011108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_sys_pio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_sys_pio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_pio_out " "Found entity 1: base_sys_sys_pio_out" {  } { { "db/ip/base_sys/submodules/base_sys_sys_pio_out.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_pio_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245011109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_sys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_sys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_timer " "Found entity 1: base_sys_sys_timer" {  } { { "db/ip/base_sys/submodules/base_sys_sys_timer.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245011111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsoc_lab " "Elaborating entity \"fsoc_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764245011159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys base_sys:u0 " "Elaborating entity \"base_sys\" for hierarchy \"base_sys:u0\"" {  } { { "fsoc_lab.sv" "u0" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/fsoc_lab.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245011179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu base_sys:u0\|base_sys_nios2_cpu:nios2_cpu " "Elaborating entity \"base_sys_nios2_cpu\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\"" {  } { { "db/ip/base_sys/base_sys.v" "nios2_cpu" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/base_sys.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245011190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu " "Elaborating entity \"base_sys_nios2_cpu_cpu\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu.v" "cpu" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245011220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_test_bench base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_test_bench:the_base_sys_nios2_cpu_cpu_test_bench " "Elaborating entity \"base_sys_nios2_cpu_cpu_test_bench\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_test_bench:the_base_sys_nios2_cpu_cpu_test_bench\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_test_bench" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245011464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_ic_data_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data " "Elaborating entity \"base_sys_nios2_cpu_cpu_ic_data_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_ic_data" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245011497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245011757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245011818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245011818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_ic_tag_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag " "Elaborating entity \"base_sys_nios2_cpu_cpu_ic_tag_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_ic_tag" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245011856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245011879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tkc1 " "Found entity 1: altsyncram_tkc1" {  } { { "db/altsyncram_tkc1.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/altsyncram_tkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245011917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tkc1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tkc1:auto_generated " "Elaborating entity \"altsyncram_tkc1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245011917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_bht_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht " "Elaborating entity \"base_sys_nios2_cpu_cpu_bht_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_bht" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245011945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245011953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245011993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245011993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245011994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_register_bank_a_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a " "Elaborating entity \"base_sys_nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_register_bank_a" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245012079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245012079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_register_bank_b_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_b_module:base_sys_nios2_cpu_cpu_register_bank_b " "Elaborating entity \"base_sys_nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_b_module:base_sys_nios2_cpu_cpu_register_bank_b\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_register_bank_b" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_mult_cell base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell " "Elaborating entity \"base_sys_nios2_cpu_cpu_mult_cell\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_mult_cell" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245012278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245012278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245012629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_dc_tag_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag " "Elaborating entity \"base_sys_nios2_cpu_cpu_dc_tag_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_dc_tag" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nqb1 " "Found entity 1: altsyncram_nqb1" {  } { { "db/altsyncram_nqb1.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/altsyncram_nqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245013127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245013127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nqb1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_nqb1:auto_generated " "Elaborating entity \"altsyncram_nqb1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_nqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_dc_data_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data " "Elaborating entity \"base_sys_nios2_cpu_cpu_dc_data_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_dc_data" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245013222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245013222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_dc_victim_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim " "Elaborating entity \"base_sys_nios2_cpu_cpu_dc_victim_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_dc_victim" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245013313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245013313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_debug base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_debug" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_break base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_break" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_xbrk base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_dbrk base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_itrace base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_itrace:the_base_sys_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_itrace:the_base_sys_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_itrace" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_dtrace base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_td_mode base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace\|base_sys_nios2_cpu_cpu_nios2_oci_td_mode:base_sys_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace\|base_sys_nios2_cpu_cpu_nios2_oci_td_mode:base_sys_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_fifo base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_fifo" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_pib base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_pib:the_base_sys_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_pib:the_base_sys_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_pib" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_im base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_im:the_base_sys_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_im:the_base_sys_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_im" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_avalon_reg base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_avalon_reg" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_ocimem base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_ocimem" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_ociram_sp_ram_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"base_sys_nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_ociram_sp_ram" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245013955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245013955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_debug_slave_wrapper base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"base_sys_nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_debug_slave_wrapper" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_debug_slave_tck base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"base_sys_nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "the_base_sys_nios2_cpu_cpu_debug_slave_tck" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_debug_slave_sysclk base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"base_sys_nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "the_base_sys_nios2_cpu_cpu_debug_slave_sysclk" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245013999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "base_sys_nios2_cpu_cpu_debug_slave_phy" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245014044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245014047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245014922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_id base_sys:u0\|base_sys_sys_id:sys_id " "Elaborating entity \"base_sys_sys_id\" for hierarchy \"base_sys:u0\|base_sys_sys_id:sys_id\"" {  } { { "db/ip/base_sys/base_sys.v" "sys_id" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/base_sys.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_jtag_uart base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart " "Elaborating entity \"base_sys_sys_jtag_uart\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\"" {  } { { "db/ip/base_sys/base_sys.v" "sys_jtag_uart" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/base_sys.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_jtag_uart_scfifo_w base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w " "Elaborating entity \"base_sys_sys_jtag_uart_scfifo_w\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\"" {  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "the_base_sys_sys_jtag_uart_scfifo_w" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "wfifo" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015411 ""}  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764245015411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245015459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245015459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245015467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245015467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245015476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245015476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245015507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245015507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245015535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245015535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245015563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245015563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_jtag_uart_scfifo_r base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r " "Elaborating entity \"base_sys_sys_jtag_uart_scfifo_r\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r\"" {  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "the_base_sys_sys_jtag_uart_scfifo_r" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "base_sys_sys_jtag_uart_alt_jtag_atlantic" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015787 ""}  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764245015787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_mem base_sys:u0\|base_sys_sys_mem:sys_mem " "Elaborating entity \"base_sys_sys_mem\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\"" {  } { { "db/ip/base_sys/base_sys.v" "sys_mem" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/base_sys.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_sys/submodules/base_sys_sys_mem.v" "the_altsyncram" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_mem.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_sys/submodules/base_sys_sys_mem.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_mem.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 10000 " "Parameter \"numwords_b\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245015906 ""}  } { { "db/ip/base_sys/submodules/base_sys_sys_mem.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_mem.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764245015906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2v1 " "Found entity 1: altsyncram_t2v1" {  } { { "db/altsyncram_t2v1.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/altsyncram_t2v1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245015937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245015937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2v1 base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated " "Elaborating entity \"altsyncram_t2v1\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245015981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245015981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated\|decode_97a:decode2 " "Elaborating entity \"decode_97a\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated\|decode_97a:decode2\"" {  } { { "db/altsyncram_t2v1.tdf" "decode2" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/altsyncram_t2v1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245015982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245016012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245016012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated\|mux_63b:mux4 " "Elaborating entity \"mux_63b\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated\|mux_63b:mux4\"" {  } { { "db/altsyncram_t2v1.tdf" "mux4" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/altsyncram_t2v1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_pio_in base_sys:u0\|base_sys_sys_pio_in:sys_pio_in " "Elaborating entity \"base_sys_sys_pio_in\" for hierarchy \"base_sys:u0\|base_sys_sys_pio_in:sys_pio_in\"" {  } { { "db/ip/base_sys/base_sys.v" "sys_pio_in" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/base_sys.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_pio_out base_sys:u0\|base_sys_sys_pio_out:sys_pio_out " "Elaborating entity \"base_sys_sys_pio_out\" for hierarchy \"base_sys:u0\|base_sys_sys_pio_out:sys_pio_out\"" {  } { { "db/ip/base_sys/base_sys.v" "sys_pio_out" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/base_sys.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_timer base_sys:u0\|base_sys_sys_timer:sys_timer " "Elaborating entity \"base_sys_sys_timer\" for hierarchy \"base_sys:u0\|base_sys_sys_timer:sys_timer\"" {  } { { "db/ip/base_sys/base_sys.v" "sys_timer" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/base_sys.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"base_sys_mm_interconnect_0\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/base_sys/base_sys.v" "mm_interconnect_0" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/base_sys.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_data_master_translator" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "sys_jtag_uart_avalon_jtag_slave_translator" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "sys_id_control_slave_translator" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_mem_s1_translator\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "sys_mem_s1_translator" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_pio_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_pio_out_s1_translator\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "sys_pio_out_s1_translator" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "sys_timer_s1_translator" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_data_master_agent" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "sys_jtag_uart_avalon_jtag_slave_agent" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/base_sys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router:router " "Elaborating entity \"base_sys_mm_interconnect_0_router\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router:router\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "router" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 1726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router:router\|base_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router:router\|base_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_001 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"base_sys_mm_interconnect_0_router_001\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "router_001" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_001_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_001:router_001\|base_sys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_001:router_001\|base_sys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_data_master_limiter" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_cmd_demux base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"base_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "cmd_demux" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_cmd_mux base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"base_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "cmd_mux" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_rsp_demux base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"base_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "rsp_demux" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 2038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_rsp_mux base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"base_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "rsp_mux" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_avalon_st_adapter base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"base_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 2199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_1 base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"base_sys_mm_interconnect_1\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/base_sys/base_sys.v" "mm_interconnect_1" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/base_sys.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" "nios2_cpu_instruction_master_translator" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" "nios2_cpu_debug_mem_slave_translator" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" "nios2_cpu_instruction_master_agent" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" "nios2_cpu_debug_mem_slave_agent" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/base_sys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" "nios2_cpu_debug_mem_slave_agent_rsp_fifo" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_1_router base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_router:router " "Elaborating entity \"base_sys_mm_interconnect_1_router\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_router:router\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" "router" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_1_router_default_decode base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_router:router\|base_sys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_1_router_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_router:router\|base_sys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_1_router_001 base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"base_sys_mm_interconnect_1_router_001\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" "router_001" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_1_router_001_default_decode base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_router_001:router_001\|base_sys_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_1_router_001_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_router_001:router_001\|base_sys_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" "nios2_cpu_instruction_master_limiter" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_1_cmd_demux base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"base_sys_mm_interconnect_1_cmd_demux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" "cmd_demux" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_1_cmd_mux base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"base_sys_mm_interconnect_1_cmd_mux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" "cmd_mux" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_1_rsp_demux base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"base_sys_mm_interconnect_1_rsp_demux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" "rsp_demux" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_1_rsp_mux base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"base_sys_mm_interconnect_1_rsp_mux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" "rsp_mux" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_1:mm_interconnect_1\|base_sys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_irq_mapper base_sys:u0\|base_sys_irq_mapper:irq_mapper " "Elaborating entity \"base_sys_irq_mapper\" for hierarchy \"base_sys:u0\|base_sys_irq_mapper:irq_mapper\"" {  } { { "db/ip/base_sys/base_sys.v" "irq_mapper" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/base_sys.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller base_sys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"base_sys:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/base_sys/base_sys.v" "rst_controller" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/base_sys.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer base_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"base_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/base_sys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer base_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"base_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/base_sys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller base_sys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"base_sys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/base_sys/base_sys.v" "rst_controller_001" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/base_sys.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245016458 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_base_sys_nios2_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_base_sys_nios2_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_itrace" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1764245017016 "|fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_itrace:the_base_sys_nios2_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1764245017672 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.11.27.13:03:39 Progress: Loading sldf10b23dc/alt_sld_fab_wrapper_hw.tcl " "2025.11.27.13:03:39 Progress: Loading sldf10b23dc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245019643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245021578 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245021728 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245023768 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245023859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245023957 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245024063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245024075 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245024076 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1764245024778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf10b23dc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf10b23dc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf10b23dc/alt_sld_fab.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/sldf10b23dc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245024984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245024984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245025078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245025078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245025122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245025122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245025179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245025179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245025260 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245025260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245025260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/sldf10b23dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245025312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245025312 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1764245026532 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1764245026532 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764245027634 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764245027634 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764245027634 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764245027634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245027836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027836 ""}  } { { "altera_mult_add_rtl.v" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764245027836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245027877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245027877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245027904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764245027904 ""}  } { { "altera_mult_add_rtl.v" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764245027904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764245027944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245027944 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1764245028563 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1764245028563 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1764245028590 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1764245028590 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1764245028590 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1764245028590 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1764245028590 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764245028600 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/base_sys/submodules/altera_merlin_master_agent.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 7658 -1 0 } } { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 4045 -1 0 } } { "db/ip/base_sys/submodules/altera_reset_synchronizer.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 5910 -1 0 } } { "db/ip/base_sys/submodules/base_sys_sys_timer.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_timer.v" 167 -1 0 } } { "db/ip/base_sys/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 5829 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1764245028678 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1764245028678 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245029555 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764245030929 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245031067 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "u:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1764245031307 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1764245031307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245031426 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/output_files/softcore_processor.map.smsg " "Generated suppressed messages file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/output_files/softcore_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245031966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764245033055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764245033055 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode\[1\] " "No output dependent on input pin \"mode\[1\]\"" {  } { { "fsoc_lab.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/fsoc_lab.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764245033388 "|fsoc_lab|mode[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764245033388 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4256 " "Implemented 4256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764245033389 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764245033389 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3938 " "Implemented 3938 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764245033389 ""} { "Info" "ICUT_CUT_TM_RAMS" "295 " "Implemented 295 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764245033389 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1764245033389 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764245033389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5016 " "Peak virtual memory: 5016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764245033439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 13:03:53 2025 " "Processing ended: Thu Nov 27 13:03:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764245033439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764245033439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764245033439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764245033439 ""}
