// Seed: 46679255
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    output tri1 id_0
);
  reg id_3 = -1'h0, id_4;
  always id_2 <= id_2;
  wire id_5;
  assign id_3 = id_4 ? -1 : id_2;
  always_ff $display(1);
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1
);
  wire id_3;
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
endmodule
