# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../src/design/clock_divider.v" \
"../../../../../../src/design/reset_generator.v" \
"../../../../../../src/design/scan_chain_freq_test.v" \
"../../../../../../src/sim/scan_chain_freq_test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
