E:\FPGA\my.verilog.learn\uart_all\class11_uart_tx\prj\uart_tx\uart_tx_top.ngc 1629898455
OK
