#The automatic variable $@ means "the name of the target." The automatic variable $+ means "all prerequisites, space-separated." Automatic variables are pre-defined in Make.

# Definitions
CC=gcc
CFLAGS=-g -Wall -O0
LDFLAGS=-lpci
#LIBS=/usr/lib/libpci.a
#LIBS=

# The default rule - compiling our main program:
all:	mmap
		echo all: make complete

mmap: mmap.o
	$(CC) $(CFLAGS) $(LDFLAGS) $^ -o $@

# Tell make how to build .o files from .cpp files:
#%.o:%.c
#	$(CC) $(CFLAGS) -c $<

clean:
	rm -f mmap *.o *.map *.gch

