<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › davinci › vpif.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>vpif.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * VPIF header file</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Texas Instruments Incorporated - http://www.ti.com/</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation version 2.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed .as is. WITHOUT ANY WARRANTY of any</span>
<span class="cm"> * kind, whether express or implied; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef VPIF_H</span>
<span class="cp">#define VPIF_H</span>

<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/videodev2.h&gt;</span>
<span class="cp">#include &lt;media/davinci/vpif_types.h&gt;</span>

<span class="cm">/* Maximum channel allowed */</span>
<span class="cp">#define VPIF_NUM_CHANNELS		(4)</span>
<span class="cp">#define VPIF_CAPTURE_NUM_CHANNELS	(2)</span>
<span class="cp">#define VPIF_DISPLAY_NUM_CHANNELS	(2)</span>

<span class="cm">/* Macros to read/write registers */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">vpif_base</span><span class="p">;</span>
<span class="k">extern</span> <span class="n">spinlock_t</span> <span class="n">vpif_lock</span><span class="p">;</span>

<span class="cp">#define regr(reg)               readl((reg) + vpif_base)</span>
<span class="cp">#define regw(value, reg)        writel(value, (reg + vpif_base))</span>

<span class="cm">/* Register Address Offsets */</span>
<span class="cp">#define VPIF_PID			(0x0000)</span>
<span class="cp">#define VPIF_CH0_CTRL			(0x0004)</span>
<span class="cp">#define VPIF_CH1_CTRL			(0x0008)</span>
<span class="cp">#define VPIF_CH2_CTRL			(0x000C)</span>
<span class="cp">#define VPIF_CH3_CTRL			(0x0010)</span>

<span class="cp">#define VPIF_INTEN			(0x0020)</span>
<span class="cp">#define VPIF_INTEN_SET			(0x0024)</span>
<span class="cp">#define VPIF_INTEN_CLR			(0x0028)</span>
<span class="cp">#define VPIF_STATUS			(0x002C)</span>
<span class="cp">#define VPIF_STATUS_CLR			(0x0030)</span>
<span class="cp">#define VPIF_EMULATION_CTRL		(0x0034)</span>
<span class="cp">#define VPIF_REQ_SIZE			(0x0038)</span>

<span class="cp">#define VPIF_CH0_TOP_STRT_ADD_LUMA	(0x0040)</span>
<span class="cp">#define VPIF_CH0_BTM_STRT_ADD_LUMA	(0x0044)</span>
<span class="cp">#define VPIF_CH0_TOP_STRT_ADD_CHROMA	(0x0048)</span>
<span class="cp">#define VPIF_CH0_BTM_STRT_ADD_CHROMA	(0x004c)</span>
<span class="cp">#define VPIF_CH0_TOP_STRT_ADD_HANC	(0x0050)</span>
<span class="cp">#define VPIF_CH0_BTM_STRT_ADD_HANC	(0x0054)</span>
<span class="cp">#define VPIF_CH0_TOP_STRT_ADD_VANC	(0x0058)</span>
<span class="cp">#define VPIF_CH0_BTM_STRT_ADD_VANC	(0x005c)</span>
<span class="cp">#define VPIF_CH0_SP_CFG			(0x0060)</span>
<span class="cp">#define VPIF_CH0_IMG_ADD_OFST		(0x0064)</span>
<span class="cp">#define VPIF_CH0_HANC_ADD_OFST		(0x0068)</span>
<span class="cp">#define VPIF_CH0_H_CFG			(0x006c)</span>
<span class="cp">#define VPIF_CH0_V_CFG_00		(0x0070)</span>
<span class="cp">#define VPIF_CH0_V_CFG_01		(0x0074)</span>
<span class="cp">#define VPIF_CH0_V_CFG_02		(0x0078)</span>
<span class="cp">#define VPIF_CH0_V_CFG_03		(0x007c)</span>

<span class="cp">#define VPIF_CH1_TOP_STRT_ADD_LUMA	(0x0080)</span>
<span class="cp">#define VPIF_CH1_BTM_STRT_ADD_LUMA	(0x0084)</span>
<span class="cp">#define VPIF_CH1_TOP_STRT_ADD_CHROMA	(0x0088)</span>
<span class="cp">#define VPIF_CH1_BTM_STRT_ADD_CHROMA	(0x008c)</span>
<span class="cp">#define VPIF_CH1_TOP_STRT_ADD_HANC	(0x0090)</span>
<span class="cp">#define VPIF_CH1_BTM_STRT_ADD_HANC	(0x0094)</span>
<span class="cp">#define VPIF_CH1_TOP_STRT_ADD_VANC	(0x0098)</span>
<span class="cp">#define VPIF_CH1_BTM_STRT_ADD_VANC	(0x009c)</span>
<span class="cp">#define VPIF_CH1_SP_CFG			(0x00a0)</span>
<span class="cp">#define VPIF_CH1_IMG_ADD_OFST		(0x00a4)</span>
<span class="cp">#define VPIF_CH1_HANC_ADD_OFST		(0x00a8)</span>
<span class="cp">#define VPIF_CH1_H_CFG			(0x00ac)</span>
<span class="cp">#define VPIF_CH1_V_CFG_00		(0x00b0)</span>
<span class="cp">#define VPIF_CH1_V_CFG_01		(0x00b4)</span>
<span class="cp">#define VPIF_CH1_V_CFG_02		(0x00b8)</span>
<span class="cp">#define VPIF_CH1_V_CFG_03		(0x00bc)</span>

<span class="cp">#define VPIF_CH2_TOP_STRT_ADD_LUMA	(0x00c0)</span>
<span class="cp">#define VPIF_CH2_BTM_STRT_ADD_LUMA	(0x00c4)</span>
<span class="cp">#define VPIF_CH2_TOP_STRT_ADD_CHROMA	(0x00c8)</span>
<span class="cp">#define VPIF_CH2_BTM_STRT_ADD_CHROMA	(0x00cc)</span>
<span class="cp">#define VPIF_CH2_TOP_STRT_ADD_HANC	(0x00d0)</span>
<span class="cp">#define VPIF_CH2_BTM_STRT_ADD_HANC	(0x00d4)</span>
<span class="cp">#define VPIF_CH2_TOP_STRT_ADD_VANC	(0x00d8)</span>
<span class="cp">#define VPIF_CH2_BTM_STRT_ADD_VANC	(0x00dc)</span>
<span class="cp">#define VPIF_CH2_SP_CFG			(0x00e0)</span>
<span class="cp">#define VPIF_CH2_IMG_ADD_OFST		(0x00e4)</span>
<span class="cp">#define VPIF_CH2_HANC_ADD_OFST		(0x00e8)</span>
<span class="cp">#define VPIF_CH2_H_CFG			(0x00ec)</span>
<span class="cp">#define VPIF_CH2_V_CFG_00		(0x00f0)</span>
<span class="cp">#define VPIF_CH2_V_CFG_01		(0x00f4)</span>
<span class="cp">#define VPIF_CH2_V_CFG_02		(0x00f8)</span>
<span class="cp">#define VPIF_CH2_V_CFG_03		(0x00fc)</span>
<span class="cp">#define VPIF_CH2_HANC0_STRT		(0x0100)</span>
<span class="cp">#define VPIF_CH2_HANC0_SIZE		(0x0104)</span>
<span class="cp">#define VPIF_CH2_HANC1_STRT		(0x0108)</span>
<span class="cp">#define VPIF_CH2_HANC1_SIZE		(0x010c)</span>
<span class="cp">#define VPIF_CH2_VANC0_STRT		(0x0110)</span>
<span class="cp">#define VPIF_CH2_VANC0_SIZE		(0x0114)</span>
<span class="cp">#define VPIF_CH2_VANC1_STRT		(0x0118)</span>
<span class="cp">#define VPIF_CH2_VANC1_SIZE		(0x011c)</span>

<span class="cp">#define VPIF_CH3_TOP_STRT_ADD_LUMA	(0x0140)</span>
<span class="cp">#define VPIF_CH3_BTM_STRT_ADD_LUMA	(0x0144)</span>
<span class="cp">#define VPIF_CH3_TOP_STRT_ADD_CHROMA	(0x0148)</span>
<span class="cp">#define VPIF_CH3_BTM_STRT_ADD_CHROMA	(0x014c)</span>
<span class="cp">#define VPIF_CH3_TOP_STRT_ADD_HANC	(0x0150)</span>
<span class="cp">#define VPIF_CH3_BTM_STRT_ADD_HANC	(0x0154)</span>
<span class="cp">#define VPIF_CH3_TOP_STRT_ADD_VANC	(0x0158)</span>
<span class="cp">#define VPIF_CH3_BTM_STRT_ADD_VANC	(0x015c)</span>
<span class="cp">#define VPIF_CH3_SP_CFG			(0x0160)</span>
<span class="cp">#define VPIF_CH3_IMG_ADD_OFST		(0x0164)</span>
<span class="cp">#define VPIF_CH3_HANC_ADD_OFST		(0x0168)</span>
<span class="cp">#define VPIF_CH3_H_CFG			(0x016c)</span>
<span class="cp">#define VPIF_CH3_V_CFG_00		(0x0170)</span>
<span class="cp">#define VPIF_CH3_V_CFG_01		(0x0174)</span>
<span class="cp">#define VPIF_CH3_V_CFG_02		(0x0178)</span>
<span class="cp">#define VPIF_CH3_V_CFG_03		(0x017c)</span>
<span class="cp">#define VPIF_CH3_HANC0_STRT		(0x0180)</span>
<span class="cp">#define VPIF_CH3_HANC0_SIZE		(0x0184)</span>
<span class="cp">#define VPIF_CH3_HANC1_STRT		(0x0188)</span>
<span class="cp">#define VPIF_CH3_HANC1_SIZE		(0x018c)</span>
<span class="cp">#define VPIF_CH3_VANC0_STRT		(0x0190)</span>
<span class="cp">#define VPIF_CH3_VANC0_SIZE		(0x0194)</span>
<span class="cp">#define VPIF_CH3_VANC1_STRT		(0x0198)</span>
<span class="cp">#define VPIF_CH3_VANC1_SIZE		(0x019c)</span>

<span class="cp">#define VPIF_IODFT_CTRL			(0x01c0)</span>

<span class="cm">/* Functions for bit Manipulation */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">vpif_set_bit</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">reg</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x01</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">),</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">vpif_clr_bit</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regw</span><span class="p">(((</span><span class="n">regr</span><span class="p">(</span><span class="n">reg</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x01</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">)),</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Macro for Generating mask */</span>
<span class="cp">#ifdef GENERATE_MASK</span>
<span class="cp">#undef GENERATE_MASK</span>
<span class="cp">#endif</span>

<span class="cp">#define GENERATE_MASK(bits, pos) \</span>
<span class="cp">		((((0xFFFFFFFF) &lt;&lt; (32 - bits)) &gt;&gt; (32 - bits)) &lt;&lt; pos)</span>

<span class="cm">/* Bit positions in the channel control registers */</span>
<span class="cp">#define VPIF_CH_DATA_MODE_BIT	(2)</span>
<span class="cp">#define VPIF_CH_YC_MUX_BIT	(3)</span>
<span class="cp">#define VPIF_CH_SDR_FMT_BIT	(4)</span>
<span class="cp">#define VPIF_CH_HANC_EN_BIT	(8)</span>
<span class="cp">#define VPIF_CH_VANC_EN_BIT	(9)</span>

<span class="cp">#define VPIF_CAPTURE_CH_NIP	(10)</span>
<span class="cp">#define VPIF_DISPLAY_CH_NIP	(11)</span>

<span class="cp">#define VPIF_DISPLAY_PIX_EN_BIT	(10)</span>

<span class="cp">#define VPIF_CH_INPUT_FIELD_FRAME_BIT	(12)</span>

<span class="cp">#define VPIF_CH_FID_POLARITY_BIT	(15)</span>
<span class="cp">#define VPIF_CH_V_VALID_POLARITY_BIT	(14)</span>
<span class="cp">#define VPIF_CH_H_VALID_POLARITY_BIT	(13)</span>
<span class="cp">#define VPIF_CH_DATA_WIDTH_BIT		(28)</span>

<span class="cp">#define VPIF_CH_CLK_EDGE_CTRL_BIT	(31)</span>

<span class="cm">/* Mask various length */</span>
<span class="cp">#define VPIF_CH_EAVSAV_MASK	GENERATE_MASK(13, 0)</span>
<span class="cp">#define VPIF_CH_LEN_MASK	GENERATE_MASK(12, 0)</span>
<span class="cp">#define VPIF_CH_WIDTH_MASK	GENERATE_MASK(13, 0)</span>
<span class="cp">#define VPIF_CH_LEN_SHIFT	(16)</span>

<span class="cm">/* VPIF masks for registers */</span>
<span class="cp">#define VPIF_REQ_SIZE_MASK	(0x1ff)</span>

<span class="cm">/* bit posotion of interrupt vpif_ch_intr register */</span>
<span class="cp">#define VPIF_INTEN_FRAME_CH0	(0x00000001)</span>
<span class="cp">#define VPIF_INTEN_FRAME_CH1	(0x00000002)</span>
<span class="cp">#define VPIF_INTEN_FRAME_CH2	(0x00000004)</span>
<span class="cp">#define VPIF_INTEN_FRAME_CH3	(0x00000008)</span>

<span class="cm">/* bit position of clock and channel enable in vpif_chn_ctrl register */</span>

<span class="cp">#define VPIF_CH0_CLK_EN		(0x00000002)</span>
<span class="cp">#define VPIF_CH0_EN		(0x00000001)</span>
<span class="cp">#define VPIF_CH1_CLK_EN		(0x00000002)</span>
<span class="cp">#define VPIF_CH1_EN		(0x00000001)</span>
<span class="cp">#define VPIF_CH2_CLK_EN		(0x00000002)</span>
<span class="cp">#define VPIF_CH2_EN		(0x00000001)</span>
<span class="cp">#define VPIF_CH3_CLK_EN		(0x00000002)</span>
<span class="cp">#define VPIF_CH3_EN		(0x00000001)</span>
<span class="cp">#define VPIF_CH_CLK_EN		(0x00000002)</span>
<span class="cp">#define VPIF_CH_EN		(0x00000001)</span>

<span class="cp">#define VPIF_INT_TOP	(0x00)</span>
<span class="cp">#define VPIF_INT_BOTTOM	(0x01)</span>
<span class="cp">#define VPIF_INT_BOTH	(0x02)</span>

<span class="cp">#define VPIF_CH0_INT_CTRL_SHIFT	(6)</span>
<span class="cp">#define VPIF_CH1_INT_CTRL_SHIFT	(6)</span>
<span class="cp">#define VPIF_CH2_INT_CTRL_SHIFT	(6)</span>
<span class="cp">#define VPIF_CH3_INT_CTRL_SHIFT	(6)</span>
<span class="cp">#define VPIF_CH_INT_CTRL_SHIFT	(6)</span>

<span class="cm">/* enabled interrupt on both the fields on vpid_ch0_ctrl register */</span>
<span class="cp">#define channel0_intr_assert()	(regw((regr(VPIF_CH0_CTRL)|\</span>
<span class="cp">	(VPIF_INT_BOTH &lt;&lt; VPIF_CH0_INT_CTRL_SHIFT)), VPIF_CH0_CTRL))</span>

<span class="cm">/* enabled interrupt on both the fields on vpid_ch1_ctrl register */</span>
<span class="cp">#define channel1_intr_assert()	(regw((regr(VPIF_CH1_CTRL)|\</span>
<span class="cp">	(VPIF_INT_BOTH &lt;&lt; VPIF_CH1_INT_CTRL_SHIFT)), VPIF_CH1_CTRL))</span>

<span class="cm">/* enabled interrupt on both the fields on vpid_ch0_ctrl register */</span>
<span class="cp">#define channel2_intr_assert() 	(regw((regr(VPIF_CH2_CTRL)|\</span>
<span class="cp">	(VPIF_INT_BOTH &lt;&lt; VPIF_CH2_INT_CTRL_SHIFT)), VPIF_CH2_CTRL))</span>

<span class="cm">/* enabled interrupt on both the fields on vpid_ch1_ctrl register */</span>
<span class="cp">#define channel3_intr_assert() 	(regw((regr(VPIF_CH3_CTRL)|\</span>
<span class="cp">	(VPIF_INT_BOTH &lt;&lt; VPIF_CH3_INT_CTRL_SHIFT)), VPIF_CH3_CTRL))</span>

<span class="cp">#define VPIF_CH_FID_MASK	(0x20)</span>
<span class="cp">#define VPIF_CH_FID_SHIFT	(5)</span>

<span class="cp">#define VPIF_NTSC_VBI_START_FIELD0	(1)</span>
<span class="cp">#define VPIF_NTSC_VBI_START_FIELD1	(263)</span>
<span class="cp">#define VPIF_PAL_VBI_START_FIELD0	(624)</span>
<span class="cp">#define VPIF_PAL_VBI_START_FIELD1	(311)</span>

<span class="cp">#define VPIF_NTSC_HBI_START_FIELD0	(1)</span>
<span class="cp">#define VPIF_NTSC_HBI_START_FIELD1	(263)</span>
<span class="cp">#define VPIF_PAL_HBI_START_FIELD0	(624)</span>
<span class="cp">#define VPIF_PAL_HBI_START_FIELD1	(311)</span>

<span class="cp">#define VPIF_NTSC_VBI_COUNT_FIELD0	(20)</span>
<span class="cp">#define VPIF_NTSC_VBI_COUNT_FIELD1	(19)</span>
<span class="cp">#define VPIF_PAL_VBI_COUNT_FIELD0	(24)</span>
<span class="cp">#define VPIF_PAL_VBI_COUNT_FIELD1	(25)</span>

<span class="cp">#define VPIF_NTSC_HBI_COUNT_FIELD0	(263)</span>
<span class="cp">#define VPIF_NTSC_HBI_COUNT_FIELD1	(262)</span>
<span class="cp">#define VPIF_PAL_HBI_COUNT_FIELD0	(312)</span>
<span class="cp">#define VPIF_PAL_HBI_COUNT_FIELD1	(313)</span>

<span class="cp">#define VPIF_NTSC_VBI_SAMPLES_PER_LINE	(720)</span>
<span class="cp">#define VPIF_PAL_VBI_SAMPLES_PER_LINE	(720)</span>
<span class="cp">#define VPIF_NTSC_HBI_SAMPLES_PER_LINE	(268)</span>
<span class="cp">#define VPIF_PAL_HBI_SAMPLES_PER_LINE	(280)</span>

<span class="cp">#define VPIF_CH_VANC_EN			(0x20)</span>
<span class="cp">#define VPIF_DMA_REQ_SIZE		(0x080)</span>
<span class="cp">#define VPIF_EMULATION_DISABLE		(0x01)</span>

<span class="k">extern</span> <span class="n">u8</span> <span class="n">irq_vpif_capture_channel</span><span class="p">[</span><span class="n">VPIF_NUM_CHANNELS</span><span class="p">];</span>

<span class="cm">/* inline function to enable/disable channel0 */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">enable_channel0</span><span class="p">(</span><span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_CH0_CTRL</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">VPIF_CH0_EN</span><span class="p">)),</span> <span class="n">VPIF_CH0_CTRL</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_CH0_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">VPIF_CH0_EN</span><span class="p">)),</span> <span class="n">VPIF_CH0_CTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* inline function to enable/disable channel1 */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">enable_channel1</span><span class="p">(</span><span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_CH1_CTRL</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">VPIF_CH1_EN</span><span class="p">)),</span> <span class="n">VPIF_CH1_CTRL</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_CH1_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">VPIF_CH1_EN</span><span class="p">)),</span> <span class="n">VPIF_CH1_CTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* inline function to enable interrupt for channel0 */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">channel0_intr_enable</span><span class="p">(</span><span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vpif_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">),</span> <span class="n">VPIF_INTEN</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN_SET</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">),</span> <span class="n">VPIF_INTEN_SET</span><span class="p">);</span>

		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN</span><span class="p">)</span> <span class="o">|</span> <span class="n">VPIF_INTEN_FRAME_CH0</span><span class="p">),</span> <span class="n">VPIF_INTEN</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN_SET</span><span class="p">)</span> <span class="o">|</span> <span class="n">VPIF_INTEN_FRAME_CH0</span><span class="p">),</span>
							<span class="n">VPIF_INTEN_SET</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">VPIF_INTEN_FRAME_CH0</span><span class="p">)),</span> <span class="n">VPIF_INTEN</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN_SET</span><span class="p">)</span> <span class="o">|</span> <span class="n">VPIF_INTEN_FRAME_CH0</span><span class="p">),</span>
							<span class="n">VPIF_INTEN_SET</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vpif_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* inline function to enable interrupt for channel1 */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">channel1_intr_enable</span><span class="p">(</span><span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vpif_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">),</span> <span class="n">VPIF_INTEN</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN_SET</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">),</span> <span class="n">VPIF_INTEN_SET</span><span class="p">);</span>

		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN</span><span class="p">)</span> <span class="o">|</span> <span class="n">VPIF_INTEN_FRAME_CH1</span><span class="p">),</span> <span class="n">VPIF_INTEN</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN_SET</span><span class="p">)</span> <span class="o">|</span> <span class="n">VPIF_INTEN_FRAME_CH1</span><span class="p">),</span>
							<span class="n">VPIF_INTEN_SET</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">VPIF_INTEN_FRAME_CH1</span><span class="p">)),</span> <span class="n">VPIF_INTEN</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN_SET</span><span class="p">)</span> <span class="o">|</span> <span class="n">VPIF_INTEN_FRAME_CH1</span><span class="p">),</span>
							<span class="n">VPIF_INTEN_SET</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vpif_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* inline function to set buffer addresses in case of Y/C non mux mode */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ch0_set_videobuf_addr_yc_nmux</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_strt_luma</span><span class="p">,</span>
						 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_strt_luma</span><span class="p">,</span>
						 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_strt_chroma</span><span class="p">,</span>
						 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_strt_chroma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_strt_luma</span><span class="p">,</span> <span class="n">VPIF_CH0_TOP_STRT_ADD_LUMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_strt_luma</span><span class="p">,</span> <span class="n">VPIF_CH0_BTM_STRT_ADD_LUMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_strt_chroma</span><span class="p">,</span> <span class="n">VPIF_CH1_TOP_STRT_ADD_CHROMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_strt_chroma</span><span class="p">,</span> <span class="n">VPIF_CH1_BTM_STRT_ADD_CHROMA</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* inline function to set buffer addresses in VPIF registers for video data */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ch0_set_videobuf_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_strt_luma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_strt_luma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_strt_chroma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_strt_chroma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_strt_luma</span><span class="p">,</span> <span class="n">VPIF_CH0_TOP_STRT_ADD_LUMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_strt_luma</span><span class="p">,</span> <span class="n">VPIF_CH0_BTM_STRT_ADD_LUMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_strt_chroma</span><span class="p">,</span> <span class="n">VPIF_CH0_TOP_STRT_ADD_CHROMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_strt_chroma</span><span class="p">,</span> <span class="n">VPIF_CH0_BTM_STRT_ADD_CHROMA</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ch1_set_videobuf_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_strt_luma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_strt_luma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_strt_chroma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_strt_chroma</span><span class="p">)</span>
<span class="p">{</span>

	<span class="n">regw</span><span class="p">(</span><span class="n">top_strt_luma</span><span class="p">,</span> <span class="n">VPIF_CH1_TOP_STRT_ADD_LUMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_strt_luma</span><span class="p">,</span> <span class="n">VPIF_CH1_BTM_STRT_ADD_LUMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_strt_chroma</span><span class="p">,</span> <span class="n">VPIF_CH1_TOP_STRT_ADD_CHROMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_strt_chroma</span><span class="p">,</span> <span class="n">VPIF_CH1_BTM_STRT_ADD_CHROMA</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ch0_set_vbi_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_vbi</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_vbi</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">a</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">b</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_vbi</span><span class="p">,</span> <span class="n">VPIF_CH0_TOP_STRT_ADD_VANC</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_vbi</span><span class="p">,</span> <span class="n">VPIF_CH0_BTM_STRT_ADD_VANC</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ch0_set_hbi_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_vbi</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_vbi</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">a</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">b</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_vbi</span><span class="p">,</span> <span class="n">VPIF_CH0_TOP_STRT_ADD_HANC</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_vbi</span><span class="p">,</span> <span class="n">VPIF_CH0_BTM_STRT_ADD_HANC</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ch1_set_vbi_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_vbi</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_vbi</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">a</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">b</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_vbi</span><span class="p">,</span> <span class="n">VPIF_CH1_TOP_STRT_ADD_VANC</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_vbi</span><span class="p">,</span> <span class="n">VPIF_CH1_BTM_STRT_ADD_VANC</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ch1_set_hbi_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_vbi</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_vbi</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">a</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">b</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_vbi</span><span class="p">,</span> <span class="n">VPIF_CH1_TOP_STRT_ADD_HANC</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_vbi</span><span class="p">,</span> <span class="n">VPIF_CH1_BTM_STRT_ADD_HANC</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Inline function to enable raw vbi in the given channel */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">disable_raw_feature</span><span class="p">(</span><span class="n">u8</span> <span class="n">channel_id</span><span class="p">,</span> <span class="n">u8</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl_reg</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">==</span> <span class="n">channel_id</span><span class="p">)</span>
		<span class="n">ctrl_reg</span> <span class="o">=</span> <span class="n">VPIF_CH0_CTRL</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ctrl_reg</span> <span class="o">=</span> <span class="n">VPIF_CH1_CTRL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="mi">1</span> <span class="o">==</span> <span class="n">index</span><span class="p">)</span>
		<span class="n">vpif_clr_bit</span><span class="p">(</span><span class="n">ctrl_reg</span><span class="p">,</span> <span class="n">VPIF_CH_VANC_EN_BIT</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">vpif_clr_bit</span><span class="p">(</span><span class="n">ctrl_reg</span><span class="p">,</span> <span class="n">VPIF_CH_HANC_EN_BIT</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">enable_raw_feature</span><span class="p">(</span><span class="n">u8</span> <span class="n">channel_id</span><span class="p">,</span> <span class="n">u8</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl_reg</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">==</span> <span class="n">channel_id</span><span class="p">)</span>
		<span class="n">ctrl_reg</span> <span class="o">=</span> <span class="n">VPIF_CH0_CTRL</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ctrl_reg</span> <span class="o">=</span> <span class="n">VPIF_CH1_CTRL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="mi">1</span> <span class="o">==</span> <span class="n">index</span><span class="p">)</span>
		<span class="n">vpif_set_bit</span><span class="p">(</span><span class="n">ctrl_reg</span><span class="p">,</span> <span class="n">VPIF_CH_VANC_EN_BIT</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">vpif_set_bit</span><span class="p">(</span><span class="n">ctrl_reg</span><span class="p">,</span> <span class="n">VPIF_CH_HANC_EN_BIT</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* inline function to enable/disable channel2 */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">enable_channel2</span><span class="p">(</span><span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_CH2_CTRL</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">VPIF_CH2_CLK_EN</span><span class="p">)),</span> <span class="n">VPIF_CH2_CTRL</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_CH2_CTRL</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">VPIF_CH2_EN</span><span class="p">)),</span> <span class="n">VPIF_CH2_CTRL</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_CH2_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">VPIF_CH2_CLK_EN</span><span class="p">)),</span> <span class="n">VPIF_CH2_CTRL</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_CH2_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">VPIF_CH2_EN</span><span class="p">)),</span> <span class="n">VPIF_CH2_CTRL</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* inline function to enable/disable channel3 */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">enable_channel3</span><span class="p">(</span><span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_CH3_CTRL</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">VPIF_CH3_CLK_EN</span><span class="p">)),</span> <span class="n">VPIF_CH3_CTRL</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_CH3_CTRL</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">VPIF_CH3_EN</span><span class="p">)),</span> <span class="n">VPIF_CH3_CTRL</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_CH3_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">VPIF_CH3_CLK_EN</span><span class="p">)),</span> <span class="n">VPIF_CH3_CTRL</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_CH3_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">VPIF_CH3_EN</span><span class="p">)),</span> <span class="n">VPIF_CH3_CTRL</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* inline function to enable interrupt for channel2 */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">channel2_intr_enable</span><span class="p">(</span><span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vpif_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">),</span> <span class="n">VPIF_INTEN</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN_SET</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">),</span> <span class="n">VPIF_INTEN_SET</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN</span><span class="p">)</span> <span class="o">|</span> <span class="n">VPIF_INTEN_FRAME_CH2</span><span class="p">),</span> <span class="n">VPIF_INTEN</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN_SET</span><span class="p">)</span> <span class="o">|</span> <span class="n">VPIF_INTEN_FRAME_CH2</span><span class="p">),</span>
							<span class="n">VPIF_INTEN_SET</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">VPIF_INTEN_FRAME_CH2</span><span class="p">)),</span> <span class="n">VPIF_INTEN</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN_SET</span><span class="p">)</span> <span class="o">|</span> <span class="n">VPIF_INTEN_FRAME_CH2</span><span class="p">),</span>
							<span class="n">VPIF_INTEN_SET</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vpif_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* inline function to enable interrupt for channel3 */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">channel3_intr_enable</span><span class="p">(</span><span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vpif_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">),</span> <span class="n">VPIF_INTEN</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN_SET</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">),</span> <span class="n">VPIF_INTEN_SET</span><span class="p">);</span>

		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN</span><span class="p">)</span> <span class="o">|</span> <span class="n">VPIF_INTEN_FRAME_CH3</span><span class="p">),</span> <span class="n">VPIF_INTEN</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN_SET</span><span class="p">)</span> <span class="o">|</span> <span class="n">VPIF_INTEN_FRAME_CH3</span><span class="p">),</span>
							<span class="n">VPIF_INTEN_SET</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">VPIF_INTEN_FRAME_CH3</span><span class="p">)),</span> <span class="n">VPIF_INTEN</span><span class="p">);</span>
		<span class="n">regw</span><span class="p">((</span><span class="n">regr</span><span class="p">(</span><span class="n">VPIF_INTEN_SET</span><span class="p">)</span> <span class="o">|</span> <span class="n">VPIF_INTEN_FRAME_CH3</span><span class="p">),</span>
							<span class="n">VPIF_INTEN_SET</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vpif_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* inline function to enable raw vbi data for channel2 */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">channel2_raw_enable</span><span class="p">(</span><span class="kt">int</span> <span class="n">enable</span><span class="p">,</span> <span class="n">u8</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="mi">1</span> <span class="o">==</span> <span class="n">index</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="n">VPIF_CH_VANC_EN_BIT</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="n">VPIF_CH_HANC_EN_BIT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">vpif_set_bit</span><span class="p">(</span><span class="n">VPIF_CH2_CTRL</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">vpif_clr_bit</span><span class="p">(</span><span class="n">VPIF_CH2_CTRL</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* inline function to enable raw vbi data for channel3*/</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">channel3_raw_enable</span><span class="p">(</span><span class="kt">int</span> <span class="n">enable</span><span class="p">,</span> <span class="n">u8</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="mi">1</span> <span class="o">==</span> <span class="n">index</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="n">VPIF_CH_VANC_EN_BIT</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="n">VPIF_CH_HANC_EN_BIT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">vpif_set_bit</span><span class="p">(</span><span class="n">VPIF_CH3_CTRL</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">vpif_clr_bit</span><span class="p">(</span><span class="n">VPIF_CH3_CTRL</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* inline function to set buffer addresses in case of Y/C non mux mode */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ch2_set_videobuf_addr_yc_nmux</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_strt_luma</span><span class="p">,</span>
						 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_strt_luma</span><span class="p">,</span>
						 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_strt_chroma</span><span class="p">,</span>
						 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_strt_chroma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_strt_luma</span><span class="p">,</span> <span class="n">VPIF_CH2_TOP_STRT_ADD_LUMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_strt_luma</span><span class="p">,</span> <span class="n">VPIF_CH2_BTM_STRT_ADD_LUMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_strt_chroma</span><span class="p">,</span> <span class="n">VPIF_CH3_TOP_STRT_ADD_CHROMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_strt_chroma</span><span class="p">,</span> <span class="n">VPIF_CH3_BTM_STRT_ADD_CHROMA</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* inline function to set buffer addresses in VPIF registers for video data */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ch2_set_videobuf_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_strt_luma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_strt_luma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_strt_chroma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_strt_chroma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_strt_luma</span><span class="p">,</span> <span class="n">VPIF_CH2_TOP_STRT_ADD_LUMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_strt_luma</span><span class="p">,</span> <span class="n">VPIF_CH2_BTM_STRT_ADD_LUMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_strt_chroma</span><span class="p">,</span> <span class="n">VPIF_CH2_TOP_STRT_ADD_CHROMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_strt_chroma</span><span class="p">,</span> <span class="n">VPIF_CH2_BTM_STRT_ADD_CHROMA</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ch3_set_videobuf_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_strt_luma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_strt_luma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_strt_chroma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_strt_chroma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_strt_luma</span><span class="p">,</span> <span class="n">VPIF_CH3_TOP_STRT_ADD_LUMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_strt_luma</span><span class="p">,</span> <span class="n">VPIF_CH3_BTM_STRT_ADD_LUMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_strt_chroma</span><span class="p">,</span> <span class="n">VPIF_CH3_TOP_STRT_ADD_CHROMA</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_strt_chroma</span><span class="p">,</span> <span class="n">VPIF_CH3_BTM_STRT_ADD_CHROMA</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* inline function to set buffer addresses in VPIF registers for vbi data */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ch2_set_vbi_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_strt_luma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_strt_luma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_strt_chroma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_strt_chroma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_strt_luma</span><span class="p">,</span> <span class="n">VPIF_CH2_TOP_STRT_ADD_VANC</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_strt_luma</span><span class="p">,</span> <span class="n">VPIF_CH2_BTM_STRT_ADD_VANC</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ch3_set_vbi_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_strt_luma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_strt_luma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top_strt_chroma</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">btm_strt_chroma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">top_strt_luma</span><span class="p">,</span> <span class="n">VPIF_CH3_TOP_STRT_ADD_VANC</span><span class="p">);</span>
	<span class="n">regw</span><span class="p">(</span><span class="n">btm_strt_luma</span><span class="p">,</span> <span class="n">VPIF_CH3_BTM_STRT_ADD_VANC</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define VPIF_MAX_NAME	(30)</span>

<span class="cm">/* This structure will store size parameters as per the mode selected by user */</span>
<span class="k">struct</span> <span class="n">vpif_channel_config_params</span> <span class="p">{</span>
	<span class="kt">char</span> <span class="n">name</span><span class="p">[</span><span class="n">VPIF_MAX_NAME</span><span class="p">];</span>	<span class="cm">/* Name of the mode */</span>
	<span class="n">u16</span> <span class="n">width</span><span class="p">;</span>			<span class="cm">/* Indicates width of the image */</span>
	<span class="n">u16</span> <span class="n">height</span><span class="p">;</span>			<span class="cm">/* Indicates height of the image */</span>
	<span class="n">u8</span> <span class="n">frm_fmt</span><span class="p">;</span>			<span class="cm">/* Interlaced (0) or progressive (1) */</span>
	<span class="n">u8</span> <span class="n">ycmux_mode</span><span class="p">;</span>			<span class="cm">/* This mode requires one (0) or two (1)</span>
<span class="cm">					   channels */</span>
	<span class="n">u16</span> <span class="n">eav2sav</span><span class="p">;</span>			<span class="cm">/* length of eav 2 sav */</span>
	<span class="n">u16</span> <span class="n">sav2eav</span><span class="p">;</span>			<span class="cm">/* length of sav 2 eav */</span>
	<span class="n">u16</span> <span class="n">l1</span><span class="p">,</span> <span class="n">l3</span><span class="p">,</span> <span class="n">l5</span><span class="p">,</span> <span class="n">l7</span><span class="p">,</span> <span class="n">l9</span><span class="p">,</span> <span class="n">l11</span><span class="p">;</span>	<span class="cm">/* Other parameter configurations */</span>
	<span class="n">u16</span> <span class="n">vsize</span><span class="p">;</span>			<span class="cm">/* Vertical size of the image */</span>
	<span class="n">u8</span> <span class="n">capture_format</span><span class="p">;</span>		<span class="cm">/* Indicates whether capture format</span>
<span class="cm">					 * is in BT or in CCD/CMOS */</span>
	<span class="n">u8</span>  <span class="n">vbi_supported</span><span class="p">;</span>		<span class="cm">/* Indicates whether this mode</span>
<span class="cm">					 * supports capturing vbi or not */</span>
	<span class="n">u8</span> <span class="n">hd_sd</span><span class="p">;</span>			<span class="cm">/* HDTV (1) or SDTV (0) format */</span>
	<span class="n">v4l2_std_id</span> <span class="n">stdid</span><span class="p">;</span>		<span class="cm">/* SDTV format */</span>
	<span class="n">u32</span> <span class="n">dv_preset</span><span class="p">;</span>			<span class="cm">/* HDTV format */</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vpif_ch_params_count</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">vpif_channel_config_params</span> <span class="n">ch_params</span><span class="p">[];</span>

<span class="k">struct</span> <span class="n">vpif_video_params</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">vpif_params</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">vpif_vbi_params</span><span class="p">;</span>

<span class="kt">int</span> <span class="n">vpif_set_video_params</span><span class="p">(</span><span class="k">struct</span> <span class="n">vpif_params</span> <span class="o">*</span><span class="n">vpifparams</span><span class="p">,</span> <span class="n">u8</span> <span class="n">channel_id</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">vpif_set_vbi_display_params</span><span class="p">(</span><span class="k">struct</span> <span class="n">vpif_vbi_params</span> <span class="o">*</span><span class="n">vbiparams</span><span class="p">,</span>
							<span class="n">u8</span> <span class="n">channel_id</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">vpif_channel_getfid</span><span class="p">(</span><span class="n">u8</span> <span class="n">channel_id</span><span class="p">);</span>

<span class="k">enum</span> <span class="n">data_size</span> <span class="p">{</span>
	<span class="n">_8BITS</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">_10BITS</span><span class="p">,</span>
	<span class="n">_12BITS</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Structure for vpif parameters for raw vbi data */</span>
<span class="k">struct</span> <span class="n">vpif_vbi_params</span> <span class="p">{</span>
	<span class="n">__u32</span> <span class="n">hstart0</span><span class="p">;</span>  <span class="cm">/* Horizontal start of raw vbi data for first field */</span>
	<span class="n">__u32</span> <span class="n">vstart0</span><span class="p">;</span>  <span class="cm">/* Vertical start of raw vbi data for first field */</span>
	<span class="n">__u32</span> <span class="n">hsize0</span><span class="p">;</span>   <span class="cm">/* Horizontal size of raw vbi data for first field */</span>
	<span class="n">__u32</span> <span class="n">vsize0</span><span class="p">;</span>   <span class="cm">/* Vertical size of raw vbi data for first field */</span>
	<span class="n">__u32</span> <span class="n">hstart1</span><span class="p">;</span>  <span class="cm">/* Horizontal start of raw vbi data for second field */</span>
	<span class="n">__u32</span> <span class="n">vstart1</span><span class="p">;</span>  <span class="cm">/* Vertical start of raw vbi data for second field */</span>
	<span class="n">__u32</span> <span class="n">hsize1</span><span class="p">;</span>   <span class="cm">/* Horizontal size of raw vbi data for second field */</span>
	<span class="n">__u32</span> <span class="n">vsize1</span><span class="p">;</span>   <span class="cm">/* Vertical size of raw vbi data for second field */</span>
<span class="p">};</span>

<span class="cm">/* structure for vpif parameters */</span>
<span class="k">struct</span> <span class="n">vpif_video_params</span> <span class="p">{</span>
	<span class="n">__u8</span> <span class="n">storage_mode</span><span class="p">;</span>	<span class="cm">/* Indicates field or frame mode */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hpitch</span><span class="p">;</span>
	<span class="n">v4l2_std_id</span> <span class="n">stdid</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">vpif_params</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">vpif_interface</span> <span class="n">iface</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">vpif_video_params</span> <span class="n">video_params</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">vpif_channel_config_params</span> <span class="n">std_info</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">param</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">vpif_vbi_params</span>	<span class="n">vbi_params</span><span class="p">;</span>
		<span class="k">enum</span> <span class="n">data_size</span> <span class="n">data_sz</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">params</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif				</span><span class="cm">/* End of #ifndef VPIF_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
