Fitter report for ex23
Sun Mar 02 20:10:36 2014
Quartus II 32-bit Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. |ex23|video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component|altsyncram_be91:auto_generated|ALTSYNCRAM
 28. Interconnect Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Fitter Summary                                                                     ;
+------------------------------------+-----------------------------------------------+
; Fitter Status                      ; Successful - Sun Mar 02 20:10:36 2014         ;
; Quartus II 32-bit Version          ; 12.0 Build 232 07/05/2012 SP 1 SJ Web Edition ;
; Revision Name                      ; ex23                                          ;
; Top-level Entity Name              ; ex23                                          ;
; Family                             ; Cyclone III                                   ;
; Device                             ; EP3C5E144C8                                   ;
; Timing Models                      ; Final                                         ;
; Total logic elements               ; 896 / 5,136 ( 17 % )                          ;
;     Total combinational functions  ; 685 / 5,136 ( 13 % )                          ;
;     Dedicated logic registers      ; 619 / 5,136 ( 12 % )                          ;
; Total registers                    ; 619                                           ;
; Total pins                         ; 72 / 95 ( 76 % )                              ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 22,528 / 423,936 ( 5 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                ;
+------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C5E144C8                           ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; lcd_en         ; Missing drive strength and slew rate ;
; lcd_clk        ; Missing drive strength and slew rate ;
; lcd_hsy        ; Missing drive strength and slew rate ;
; lcd_vsy        ; Missing drive strength and slew rate ;
; lcd_db_r[0]    ; Missing drive strength and slew rate ;
; lcd_db_r[1]    ; Missing drive strength and slew rate ;
; lcd_db_r[2]    ; Missing drive strength and slew rate ;
; lcd_db_r[3]    ; Missing drive strength and slew rate ;
; lcd_db_r[4]    ; Missing drive strength and slew rate ;
; lcd_db_g[0]    ; Missing drive strength and slew rate ;
; lcd_db_g[1]    ; Missing drive strength and slew rate ;
; lcd_db_g[2]    ; Missing drive strength and slew rate ;
; lcd_db_g[3]    ; Missing drive strength and slew rate ;
; lcd_db_g[4]    ; Missing drive strength and slew rate ;
; lcd_db_g[5]    ; Missing drive strength and slew rate ;
; lcd_db_b[0]    ; Missing drive strength and slew rate ;
; lcd_db_b[1]    ; Missing drive strength and slew rate ;
; lcd_db_b[2]    ; Missing drive strength and slew rate ;
; lcd_db_b[3]    ; Missing drive strength and slew rate ;
; lcd_db_b[4]    ; Missing drive strength and slew rate ;
; sdram_clk      ; Missing drive strength and slew rate ;
; sdram_cke      ; Missing drive strength and slew rate ;
; sdram_cs_n     ; Missing drive strength and slew rate ;
; sdram_ras_n    ; Missing drive strength and slew rate ;
; sdram_cas_n    ; Missing drive strength and slew rate ;
; sdram_we_n     ; Missing drive strength and slew rate ;
; sdram_ba[0]    ; Missing drive strength and slew rate ;
; sdram_ba[1]    ; Missing drive strength and slew rate ;
; sdram_addr[0]  ; Missing drive strength and slew rate ;
; sdram_addr[1]  ; Missing drive strength and slew rate ;
; sdram_addr[2]  ; Missing drive strength and slew rate ;
; sdram_addr[3]  ; Missing drive strength and slew rate ;
; sdram_addr[4]  ; Missing drive strength and slew rate ;
; sdram_addr[5]  ; Missing drive strength and slew rate ;
; sdram_addr[6]  ; Missing drive strength and slew rate ;
; sdram_addr[7]  ; Missing drive strength and slew rate ;
; sdram_addr[8]  ; Missing drive strength and slew rate ;
; sdram_addr[9]  ; Missing drive strength and slew rate ;
; sdram_addr[10] ; Missing drive strength and slew rate ;
; sdram_addr[11] ; Missing drive strength and slew rate ;
; vxclk          ; Missing drive strength and slew rate ;
; vscl           ; Missing drive strength and slew rate ;
; sdram_data[0]  ; Missing drive strength and slew rate ;
; sdram_data[1]  ; Missing drive strength and slew rate ;
; sdram_data[2]  ; Missing drive strength and slew rate ;
; sdram_data[3]  ; Missing drive strength and slew rate ;
; sdram_data[4]  ; Missing drive strength and slew rate ;
; sdram_data[5]  ; Missing drive strength and slew rate ;
; sdram_data[6]  ; Missing drive strength and slew rate ;
; sdram_data[7]  ; Missing drive strength and slew rate ;
; sdram_data[8]  ; Missing drive strength and slew rate ;
; sdram_data[9]  ; Missing drive strength and slew rate ;
; sdram_data[10] ; Missing drive strength and slew rate ;
; sdram_data[11] ; Missing drive strength and slew rate ;
; sdram_data[12] ; Missing drive strength and slew rate ;
; sdram_data[13] ; Missing drive strength and slew rate ;
; sdram_data[14] ; Missing drive strength and slew rate ;
; sdram_data[15] ; Missing drive strength and slew rate ;
; vsda           ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1538 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1538 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1524    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 14      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/FpgaExample/ex23/ex23.pin.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 896 / 5,136 ( 17 % )                                                                                               ;
;     -- Combinational with no register       ; 277                                                                                                                ;
;     -- Register only                        ; 211                                                                                                                ;
;     -- Combinational with a register        ; 408                                                                                                                ;
;                                             ;                                                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                                                    ;
;     -- 4 input functions                    ; 284                                                                                                                ;
;     -- 3 input functions                    ; 163                                                                                                                ;
;     -- <=2 input functions                  ; 238                                                                                                                ;
;     -- Register only                        ; 211                                                                                                                ;
;                                             ;                                                                                                                    ;
; Logic elements by mode                      ;                                                                                                                    ;
;     -- normal mode                          ; 544                                                                                                                ;
;     -- arithmetic mode                      ; 141                                                                                                                ;
;                                             ;                                                                                                                    ;
; Total registers*                            ; 619 / 5,560 ( 11 % )                                                                                               ;
;     -- Dedicated logic registers            ; 619 / 5,136 ( 12 % )                                                                                               ;
;     -- I/O registers                        ; 0 / 424 ( 0 % )                                                                                                    ;
;                                             ;                                                                                                                    ;
; Total LABs:  partially or completely used   ; 75 / 321 ( 23 % )                                                                                                  ;
; User inserted logic elements                ; 0                                                                                                                  ;
; Virtual pins                                ; 0                                                                                                                  ;
; I/O pins                                    ; 72 / 95 ( 76 % )                                                                                                   ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )                                                                                                     ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                                                                                                      ;
;                                             ;                                                                                                                    ;
; Global signals                              ; 9                                                                                                                  ;
; M9Ks                                        ; 4 / 46 ( 9 % )                                                                                                     ;
; Total block memory bits                     ; 22,528 / 423,936 ( 5 % )                                                                                           ;
; Total block memory implementation bits      ; 36,864 / 423,936 ( 9 % )                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )                                                                                                     ;
; PLLs                                        ; 1 / 2 ( 50 % )                                                                                                     ;
; Global clocks                               ; 9 / 10 ( 90 % )                                                                                                    ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                                                                                      ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                                      ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                                      ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                                                      ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 2%                                                                                                       ;
; Peak interconnect usage (total/H/V)         ; 4% / 4% / 3%                                                                                                       ;
; Maximum fan-out node                        ; sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl ;
; Maximum fan-out                             ; 416                                                                                                                ;
; Highest non-global fan-out signal           ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|wrf_clr_r                                                      ;
; Highest non-global fan-out                  ; 108                                                                                                                ;
; Total fan-out                               ; 4686                                                                                                               ;
; Average fan-out                             ; 2.83                                                                                                               ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 896 / 5136 ( 17 % ) ; 0 / 5136 ( 0 % )               ;
;     -- Combinational with no register       ; 277                 ; 0                              ;
;     -- Register only                        ; 211                 ; 0                              ;
;     -- Combinational with a register        ; 408                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 284                 ; 0                              ;
;     -- 3 input functions                    ; 163                 ; 0                              ;
;     -- <=2 input functions                  ; 238                 ; 0                              ;
;     -- Register only                        ; 211                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 544                 ; 0                              ;
;     -- arithmetic mode                      ; 141                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 619                 ; 0                              ;
;     -- Dedicated logic registers            ; 619 / 5136 ( 12 % ) ; 0 / 5136 ( 0 % )               ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 75 / 321 ( 23 % )   ; 0 / 321 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 72                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 22528               ; 0                              ;
; Total RAM block bits                        ; 36864               ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 4 / 46 ( 8 % )      ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 7 / 12 ( 58 % )     ; 3 / 12 ( 25 % )                ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 592                 ; 2                              ;
;     -- Registered Input Connections         ; 572                 ; 0                              ;
;     -- Output Connections                   ; 19                  ; 575                            ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 4699                ; 586                            ;
;     -- Registered Connections               ; 2420                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 34                  ; 577                            ;
;     -- hard_block:auto_generated_inst       ; 577                 ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 13                  ; 2                              ;
;     -- Output Ports                         ; 42                  ; 4                              ;
;     -- Bidir Ports                          ; 17                  ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                  ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk    ; 22    ; 1        ; 0            ; 11           ; 0            ; 3                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n  ; 91    ; 6        ; 34           ; 12           ; 0            ; 3                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; vdb[0] ; 127   ; 7        ; 16           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; vdb[1] ; 126   ; 7        ; 16           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; vdb[2] ; 125   ; 7        ; 18           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; vdb[3] ; 124   ; 7        ; 18           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; vdb[4] ; 121   ; 7        ; 23           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; vdb[5] ; 120   ; 7        ; 23           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; vdb[6] ; 119   ; 7        ; 23           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; vdb[7] ; 115   ; 7        ; 28           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; vhref  ; 112   ; 7        ; 28           ; 24           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; vpclk  ; 113   ; 7        ; 28           ; 24           ; 7            ; 52                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; vvsync ; 111   ; 7        ; 30           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; lcd_clk        ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_db_b[0]    ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_db_b[1]    ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_db_b[2]    ; 80    ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_db_b[3]    ; 79    ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_db_b[4]    ; 77    ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_db_g[0]    ; 76    ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_db_g[1]    ; 75    ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_db_g[2]    ; 74    ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_db_g[3]    ; 73    ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_db_g[4]    ; 72    ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_db_g[5]    ; 71    ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_db_r[0]    ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_db_r[1]    ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_db_r[2]    ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_db_r[3]    ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_db_r[4]    ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_en         ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_hsy        ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_vsy        ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; 53    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; 52    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vscl           ; 106   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vxclk          ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------------------------------------------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                 ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------------------------------------------------------+---------------------+
; sdram_data[0]  ; 11    ; 1        ; 0            ; 18           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[10] ; 38    ; 3        ; 1            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[11] ; 30    ; 2        ; 0            ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[12] ; 31    ; 2        ; 0            ; 7            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[13] ; 32    ; 2        ; 0            ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[14] ; 33    ; 2        ; 0            ; 6            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[15] ; 34    ; 2        ; 0            ; 5            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[1]  ; 10    ; 1        ; 0            ; 18           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[2]  ; 7     ; 1        ; 0            ; 21           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[3]  ; 4     ; 1        ; 0            ; 22           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[4]  ; 3     ; 1        ; 0            ; 23           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[5]  ; 2     ; 1        ; 0            ; 23           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[6]  ; 1     ; 1        ; 0            ; 23           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[7]  ; 144   ; 8        ; 1            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[8]  ; 42    ; 3        ; 3            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[9]  ; 39    ; 3        ; 1            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; vsda           ; 110   ; 7        ; 30           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|sdalink              ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; sdram_addr[1]           ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; sdram_addr[0]           ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; sdram_ba[0]             ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; sdram_cs_n              ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 12 / 13 ( 92 % )  ; 2.5V          ; --           ;
; 2        ; 5 / 8 ( 63 % )    ; 2.5V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 11 / 14 ( 79 % )  ; 2.5V          ; --           ;
; 5        ; 10 / 14 ( 71 % )  ; 2.5V          ; --           ;
; 6        ; 3 / 10 ( 30 % )   ; 2.5V          ; --           ;
; 7        ; 13 / 13 ( 100 % ) ; 2.5V          ; --           ;
; 8        ; 12 / 12 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; sdram_data[6]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; sdram_data[5]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; sdram_data[4]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ; 3          ; 1        ; sdram_data[3]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; sdram_data[2]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; sdram_data[1]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; sdram_data[0]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 23         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; sdram_data[11]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; sdram_data[12]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; sdram_data[13]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; sdram_data[14]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; sdram_data[15]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; sdram_data[10]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; sdram_data[9]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; sdram_data[8]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; lcd_clk                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; lcd_vsy                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; lcd_hsy                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; lcd_db_r[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; lcd_db_r[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; lcd_db_r[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; lcd_db_r[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; lcd_db_r[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; lcd_db_g[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; lcd_db_g[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; lcd_db_g[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; lcd_db_g[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; lcd_db_g[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; lcd_db_g[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; lcd_db_b[4]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ; 111        ; 5        ; lcd_db_b[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 80       ; 113        ; 5        ; lcd_db_b[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; lcd_db_b[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; lcd_db_b[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; lcd_en                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 106      ; 146        ; 6        ; vscl                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; vsda                                                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; vvsync                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 155        ; 7        ; vhref                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 156        ; 7        ; vpclk                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 157        ; 7        ; vxclk                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; vdb[7]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; vdb[6]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; vdb[5]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; vdb[4]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; vdb[3]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; vdb[2]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; vdb[1]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; vdb[0]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; sdram_ba[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; sdram_ba[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; sdram_cs_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; sdram_ras_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; sdram_cas_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; sdram_we_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; sdram_data[7]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                    ;
+-------------------------------+------------------------------------------------------------------------------------------------+
; Name                          ; sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------------------------+
; SDC pin name                  ; uut_sysctrl|mypll_inst|altpll_component|auto_generated|pll1                                    ;
; PLL mode                      ; Normal                                                                                         ;
; Compensate clock              ; clock0                                                                                         ;
; Compensated input/output pins ; --                                                                                             ;
; Switchover type               ; --                                                                                             ;
; Input frequency 0             ; 25.0 MHz                                                                                       ;
; Input frequency 1             ; --                                                                                             ;
; Nominal PFD frequency         ; 25.0 MHz                                                                                       ;
; Nominal VCO frequency         ; 500.0 MHz                                                                                      ;
; VCO post scale K counter      ; 2                                                                                              ;
; VCO frequency control         ; Auto                                                                                           ;
; VCO phase shift step          ; 250 ps                                                                                         ;
; VCO multiply                  ; --                                                                                             ;
; VCO divide                    ; --                                                                                             ;
; Freq min lock                 ; 15.0 MHz                                                                                       ;
; Freq max lock                 ; 32.51 MHz                                                                                      ;
; M VCO Tap                     ; 0                                                                                              ;
; M Initial                     ; 1                                                                                              ;
; M value                       ; 20                                                                                             ;
; N value                       ; 1                                                                                              ;
; Charge pump current           ; setting 1                                                                                      ;
; Loop filter resistance        ; setting 24                                                                                     ;
; Loop filter capacitance       ; setting 0                                                                                      ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                                             ;
; Bandwidth type                ; Medium                                                                                         ;
; Real time reconfigurable      ; Off                                                                                            ;
; Scan chain MIF file           ; --                                                                                             ;
; Preserve PLL counter order    ; Off                                                                                            ;
; PLL location                  ; PLL_1                                                                                          ;
; Inclk0 signal                 ; clk                                                                                            ;
; Inclk1 signal                 ; --                                                                                             ;
; Inclk0 signal type            ; Dedicated Pin                                                                                  ;
; Inclk1 signal type            ; --                                                                                             ;
+-------------------------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------+
; Name                                                                                                       ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift   ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                       ;
+------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------+
; sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 25.0 MHz         ; 0 (0 ps)      ; 2.25 (250 ps)    ; 50/50      ; C2      ; 20            ; 10/10 Even ; --            ; 1       ; 0       ; uut_sysctrl|mypll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 4    ; 1   ; 100.0 MHz        ; 0 (0 ps)      ; 9.00 (250 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; uut_sysctrl|mypll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 4    ; 1   ; 100.0 MHz        ; 342 (9500 ps) ; 9.00 (250 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 5       ; 6       ; uut_sysctrl|mypll_inst|altpll_component|auto_generated|pll1|clk[3] ;
+------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                              ; Library Name ;
+-----------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ex23                                                           ; 896 (0)     ; 619 (0)                   ; 0 (0)         ; 22528       ; 4    ; 0            ; 0       ; 0         ; 72   ; 0            ; 277 (0)      ; 211 (0)           ; 408 (0)          ; |ex23                                                                                                                                                                                                            ;              ;
;    |lcd_driver:uut_lcd_driver|                                  ; 65 (65)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 1 (1)             ; 41 (41)          ; |ex23|lcd_driver:uut_lcd_driver                                                                                                                                                                                  ;              ;
;    |sdfifo_ctrl:uut_sdffifoctrl|                                ; 313 (37)    ; 266 (34)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (3)       ; 109 (1)           ; 157 (33)         ; |ex23|sdfifo_ctrl:uut_sdffifoctrl                                                                                                                                                                                ;              ;
;       |rdfifo:uut_rdfifo|                                       ; 139 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 55 (0)            ; 61 (0)           ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo                                                                                                                                                              ;              ;
;          |dcfifo:dcfifo_component|                              ; 139 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 55 (0)            ; 61 (0)           ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component                                                                                                                                      ;              ;
;             |dcfifo_mfj1:auto_generated|                        ; 139 (42)    ; 116 (30)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (9)       ; 55 (25)           ; 61 (6)           ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated                                                                                                           ;              ;
;                |a_gray2bin_tgb:wrptr_g_gray2bin|                ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin                                                                           ;              ;
;                |a_gray2bin_tgb:ws_dgrp_gray2bin|                ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin                                                                           ;              ;
;                |a_graycounter_ojc:wrptr_g1p|                    ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 15 (15)          ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p                                                                               ;              ;
;                |a_graycounter_s57:rdptr_g1p|                    ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 14 (14)          ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                               ;              ;
;                |alt_synch_pipe_qld:rs_dgwp|                     ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp                                                                                ;              ;
;                   |dffpipe_pe9:dffpipe12|                       ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12                                                          ;              ;
;                |alt_synch_pipe_rld:ws_dgrp|                     ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 7 (0)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp                                                                                ;              ;
;                   |dffpipe_qe9:dffpipe16|                       ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 7 (7)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16                                                          ;              ;
;                |altsyncram_li31:fifo_ram|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram                                                                                  ;              ;
;                |cmpr_e66:rdempty_eq_comp|                       ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:rdempty_eq_comp                                                                                  ;              ;
;                |cmpr_e66:wrfull_eq_comp|                        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:wrfull_eq_comp                                                                                   ;              ;
;                |dffpipe_oe9:ws_brp|                             ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp                                                                                        ;              ;
;                |dffpipe_oe9:ws_bwp|                             ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp                                                                                        ;              ;
;       |wrfifo:uut_wrfifo|                                       ; 137 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 53 (0)            ; 63 (0)           ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo                                                                                                                                                              ;              ;
;          |dcfifo:dcfifo_component|                              ; 137 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 53 (0)            ; 63 (0)           ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component                                                                                                                                      ;              ;
;             |dcfifo_mfj1:auto_generated|                        ; 137 (42)    ; 116 (30)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (8)       ; 53 (25)           ; 63 (6)           ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated                                                                                                           ;              ;
;                |a_gray2bin_tgb:wrptr_g_gray2bin|                ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin                                                                           ;              ;
;                |a_gray2bin_tgb:ws_dgrp_gray2bin|                ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin                                                                           ;              ;
;                |a_graycounter_ojc:wrptr_g1p|                    ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 18 (18)          ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p                                                                               ;              ;
;                |a_graycounter_s57:rdptr_g1p|                    ; 21 (21)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 14 (14)          ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                               ;              ;
;                |alt_synch_pipe_qld:rs_dgwp|                     ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 6 (0)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp                                                                                ;              ;
;                   |dffpipe_pe9:dffpipe12|                       ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 6 (6)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12                                                          ;              ;
;                |alt_synch_pipe_rld:ws_dgrp|                     ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 7 (0)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp                                                                                ;              ;
;                   |dffpipe_qe9:dffpipe16|                       ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 7 (7)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16                                                          ;              ;
;                |altsyncram_li31:fifo_ram|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram                                                                                  ;              ;
;                |cmpr_e66:rdempty_eq_comp|                       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:rdempty_eq_comp                                                                                  ;              ;
;                |cmpr_e66:wrfull_eq_comp|                        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:wrfull_eq_comp                                                                                   ;              ;
;                |dffpipe_oe9:ws_brp|                             ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp                                                                                        ;              ;
;                |dffpipe_oe9:ws_bwp|                             ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp                                                                                        ;              ;
;    |sdram_top:uut_sdramtop|                                     ; 238 (0)     ; 122 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (0)      ; 34 (0)            ; 89 (0)           ; |ex23|sdram_top:uut_sdramtop                                                                                                                                                                                     ;              ;
;       |sdram_cmd:module_002|                                    ; 55 (55)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 19 (19)          ; |ex23|sdram_top:uut_sdramtop|sdram_cmd:module_002                                                                                                                                                                ;              ;
;       |sdram_ctrl:module_001|                                   ; 145 (145)   ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 1 (1)             ; 70 (70)          ; |ex23|sdram_top:uut_sdramtop|sdram_ctrl:module_001                                                                                                                                                               ;              ;
;       |sdram_wr_data:module_003|                                ; 38 (38)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 33 (33)           ; 0 (0)            ; |ex23|sdram_top:uut_sdramtop|sdram_wr_data:module_003                                                                                                                                                            ;              ;
;    |sys_ctrl:uut_sysctrl|                                       ; 6 (5)       ; 5 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 3 (2)            ; |ex23|sys_ctrl:uut_sysctrl                                                                                                                                                                                       ;              ;
;       |mypll:mypll_inst|                                        ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |ex23|sys_ctrl:uut_sysctrl|mypll:mypll_inst                                                                                                                                                                      ;              ;
;          |altpll:altpll_component|                              ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |ex23|sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component                                                                                                                                              ;              ;
;             |mypll_altpll:auto_generated|                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ex23|sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated                                                                                                                  ;              ;
;    |video_input:uut_videoinput|                                 ; 276 (0)     ; 185 (0)                   ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (0)       ; 65 (0)            ; 120 (0)          ; |ex23|video_input:uut_videoinput                                                                                                                                                                                 ;              ;
;       |iic_ctrl:uut_iicctrl|                                    ; 62 (62)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 1 (1)             ; 30 (30)          ; |ex23|video_input:uut_videoinput|iic_ctrl:uut_iicctrl                                                                                                                                                            ;              ;
;       |iic_gene:uut_iicgene|                                    ; 72 (72)     ; 45 (45)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 9 (9)             ; 36 (36)          ; |ex23|video_input:uut_videoinput|iic_gene:uut_iicgene                                                                                                                                                            ;              ;
;          |iic_initrom:uut_iicinitrom|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ex23|video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom                                                                                                                                 ;              ;
;             |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ex23|video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component                                                                                                 ;              ;
;                |altsyncram_be91:auto_generated|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ex23|video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component|altsyncram_be91:auto_generated                                                                  ;              ;
;       |video_ctrl:uut_videoctrl|                                ; 150 (17)    ; 117 (10)                  ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (7)       ; 55 (2)            ; 62 (8)           ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl                                                                                                                                                        ;              ;
;          |video_fifo:uut_videofifo|                             ; 133 (0)     ; 107 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 53 (0)            ; 54 (0)           ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo                                                                                                                               ;              ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 133 (0)     ; 107 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 53 (0)            ; 54 (0)           ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ;              ;
;                |dcfifo_jdj1:auto_generated|                     ; 133 (39)    ; 107 (28)                  ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (10)      ; 53 (23)           ; 54 (5)           ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated                                                  ;              ;
;                   |a_gray2bin_lfb:rdptr_g_gray2bin|             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rdptr_g_gray2bin                  ;              ;
;                   |a_gray2bin_lfb:rs_dgwp_gray2bin|             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rs_dgwp_gray2bin                  ;              ;
;                   |a_graycounter_fic:wrptr_g1p|                 ; 20 (20)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 13 (13)          ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p                      ;              ;
;                   |a_graycounter_k47:rdptr_g1p|                 ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 13 (13)          ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p                      ;              ;
;                   |alt_synch_pipe_ikd:rs_dgwp|                  ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 3 (0)            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                       ;              ;
;                      |dffpipe_hd9:dffpipe13|                    ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 3 (3)            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;              ;
;                   |alt_synch_pipe_jkd:ws_dgrp|                  ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 6 (0)            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                       ;              ;
;                      |dffpipe_id9:dffpipe16|                    ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 6 (6)            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ;              ;
;                   |altsyncram_5h31:fifo_ram|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram                         ;              ;
;                   |cmpr_656:rdempty_eq_comp|                    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cmpr_656:rdempty_eq_comp                         ;              ;
;                   |cmpr_656:wrfull_eq_comp|                     ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cmpr_656:wrfull_eq_comp                          ;              ;
;                   |cntr_s2e:cntr_b|                             ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cntr_s2e:cntr_b                                  ;              ;
;                   |dffpipe_gd9:rs_brp|                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_brp                               ;              ;
;                   |dffpipe_gd9:rs_bwp|                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_bwp                               ;              ;
+-----------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; lcd_en         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_clk        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_hsy        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_vsy        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_db_r[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_db_r[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_db_r[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_db_r[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_db_r[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_db_g[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_db_g[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_db_g[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_db_g[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_db_g[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_db_g[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_db_b[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_db_b[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_db_b[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_db_b[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_db_b[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vxclk          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vscl           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[0]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[1]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[2]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[3]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[4]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[5]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[6]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[7]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[8]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[9]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[10] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[11] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[12] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[13] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[14] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[15] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; vsda           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; clk            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_n          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; vvsync         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; vhref          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; vpclk          ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; vdb[0]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; vdb[1]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; vdb[2]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; vdb[3]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; vdb[4]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; vdb[5]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; vdb[6]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; vdb[7]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                          ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; sdram_data[0]                                                                                                                                                                                                                ;                   ;         ;
;      - sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[0]~feeder                                                                                                                                                    ; 1                 ; 6       ;
; sdram_data[1]                                                                                                                                                                                                                ;                   ;         ;
;      - sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                                                                                           ; 0                 ; 6       ;
; sdram_data[2]                                                                                                                                                                                                                ;                   ;         ;
;      - sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[2]~feeder                                                                                                                                                    ; 0                 ; 6       ;
; sdram_data[3]                                                                                                                                                                                                                ;                   ;         ;
;      - sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                                                                                           ; 0                 ; 6       ;
; sdram_data[4]                                                                                                                                                                                                                ;                   ;         ;
;      - sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                                                                                           ; 1                 ; 6       ;
; sdram_data[5]                                                                                                                                                                                                                ;                   ;         ;
;      - sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[5]~feeder                                                                                                                                                    ; 1                 ; 6       ;
; sdram_data[6]                                                                                                                                                                                                                ;                   ;         ;
;      - sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                                                                                           ; 1                 ; 6       ;
; sdram_data[7]                                                                                                                                                                                                                ;                   ;         ;
;      - sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[7]~feeder                                                                                                                                                    ; 0                 ; 6       ;
; sdram_data[8]                                                                                                                                                                                                                ;                   ;         ;
;      - sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                                                                                           ; 0                 ; 6       ;
; sdram_data[9]                                                                                                                                                                                                                ;                   ;         ;
;      - sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[9]~feeder                                                                                                                                                    ; 0                 ; 6       ;
; sdram_data[10]                                                                                                                                                                                                               ;                   ;         ;
;      - sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[10]~feeder                                                                                                                                                   ; 1                 ; 6       ;
; sdram_data[11]                                                                                                                                                                                                               ;                   ;         ;
;      - sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                                                                                          ; 0                 ; 6       ;
; sdram_data[12]                                                                                                                                                                                                               ;                   ;         ;
;      - sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[12]~feeder                                                                                                                                                   ; 0                 ; 6       ;
; sdram_data[13]                                                                                                                                                                                                               ;                   ;         ;
;      - sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[13]~feeder                                                                                                                                                   ; 0                 ; 6       ;
; sdram_data[14]                                                                                                                                                                                                               ;                   ;         ;
;      - sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[14]~feeder                                                                                                                                                   ; 0                 ; 6       ;
; sdram_data[15]                                                                                                                                                                                                               ;                   ;         ;
;      - sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                                                                                          ; 0                 ; 6       ;
; vsda                                                                                                                                                                                                                         ;                   ;         ;
; clk                                                                                                                                                                                                                          ;                   ;         ;
; rst_n                                                                                                                                                                                                                        ;                   ;         ;
; vvsync                                                                                                                                                                                                                       ;                   ;         ;
;      - sdfifo_ctrl:uut_sdffifoctrl|wrf_clr_r~0                                                                                                                                                                               ; 0                 ; 6       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|wrf_clr_r~feeder                                                                                                                                                  ; 0                 ; 6       ;
; vhref                                                                                                                                                                                                                        ;                   ;         ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|_~0                                                         ; 0                 ; 6       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|_~0                             ; 0                 ; 6       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|valid_wrreq~2                                               ; 0                 ; 6       ;
; vpclk                                                                                                                                                                                                                        ;                   ;         ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[9]                                                  ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[8]                                                  ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[7]                                                  ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[6]                                                  ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[5]                                                  ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[4]                                                  ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[3]                                                  ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[2]                                                  ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[1]                                                  ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0                      ; 1                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[0]                                                  ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[1]                   ; 1                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[8]                   ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[6]                   ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[7]                   ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[4]                   ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[5]                   ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[2]                   ; 1                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[3]                   ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[0]                   ; 1                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                          ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|parity8                         ; 1                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[8]                                          ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[6]                                          ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[7]                                          ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[4]                                          ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[5]                                          ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[2]                                          ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[3]                                          ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[0]                                          ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[1]                                          ; 0                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a0                   ; 1                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a1                   ; 1                 ; 0       ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a2                   ; 1                 ; 0       ;
; vdb[0]                                                                                                                                                                                                                       ;                   ;         ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0                      ; 0                 ; 6       ;
; vdb[1]                                                                                                                                                                                                                       ;                   ;         ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0                      ; 0                 ; 6       ;
; vdb[2]                                                                                                                                                                                                                       ;                   ;         ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0                      ; 1                 ; 6       ;
; vdb[3]                                                                                                                                                                                                                       ;                   ;         ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0                      ; 1                 ; 6       ;
; vdb[4]                                                                                                                                                                                                                       ;                   ;         ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0                      ; 1                 ; 6       ;
; vdb[5]                                                                                                                                                                                                                       ;                   ;         ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0                      ; 0                 ; 6       ;
; vdb[6]                                                                                                                                                                                                                       ;                   ;         ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0                      ; 1                 ; 6       ;
; vdb[7]                                                                                                                                                                                                                       ;                   ;         ;
;      - video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0                      ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                    ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                                                                                     ; PIN_22             ; 2       ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; clk                                                                                                                                                                     ; PIN_22             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lcd_driver:uut_lcd_driver|Equal0~0                                                                                                                                      ; LCCOMB_X31_Y4_N2   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lcd_driver:uut_lcd_driver|always2~0                                                                                                                                     ; LCCOMB_X31_Y5_N26  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                                                   ; PIN_91             ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|valid_rdreq~1                                                          ; LCCOMB_X31_Y9_N0   ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|valid_wrreq~0                                                          ; LCCOMB_X29_Y9_N8   ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo_clrr                                                                                                                                 ; FF_X30_Y5_N25      ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo_clrr                                                                                                                                 ; FF_X30_Y5_N25      ; 117     ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[7]~40                                                                                                                             ; LCCOMB_X12_Y18_N28 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[11]~40                                                                                                                            ; LCCOMB_X14_Y17_N16 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdfifo_ctrl:uut_sdffifoctrl|wrf_clr_r                                                                                                                                   ; FF_X14_Y17_N7      ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdfifo_ctrl:uut_sdffifoctrl|wrf_clr_r                                                                                                                                   ; FF_X14_Y17_N7      ; 117     ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|valid_rdreq~0                                                          ; LCCOMB_X12_Y15_N6  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|valid_wrreq~0                                                          ; LCCOMB_X13_Y13_N14 ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]~1                                                                                                           ; LCCOMB_X12_Y17_N8  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|LessThan0~2                                                                                                                ; LCCOMB_X9_Y17_N30  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|LessThan1~2                                                                                                                ; LCCOMB_X16_Y14_N26 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector19~7                                                                                                               ; LCCOMB_X14_Y18_N6  ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|Equal2~2                                                                                                                ; LCCOMB_X14_Y17_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|always0~0                                                                                                               ; LCCOMB_X13_Y17_N12 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                               ; FF_X12_Y17_N1      ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0]                                                              ; PLL_1              ; 156     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[2]                                                              ; PLL_1              ; 415     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_locked                                                              ; PLL_1              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_ctrl:uut_sysctrl|rst_r2                                                                                                                                             ; FF_X33_Y12_N25     ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sys_ctrl:uut_sysctrl|sysrst_nr0~0                                                                                                                                       ; LCCOMB_X3_Y5_N6    ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sys_ctrl:uut_sysctrl|sysrst_nr2                                                                                                                                         ; FF_X13_Y16_N21     ; 274     ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|bcnt[1]~3                                                                                                               ; LCCOMB_X31_Y6_N0   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|sdalink                                                                                                                 ; FF_X31_Y6_N9       ; 3       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|Equal1~5                                                                                                                ; LCCOMB_X26_Y6_N30  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|LessThan0~0                                                                                                             ; LCCOMB_X26_Y5_N6   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|LessThan1~5                                                                                                             ; LCCOMB_X25_Y5_N20  ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|rstate~8                                                                                                                ; LCCOMB_X26_Y6_N0   ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|dcnt[6]~23                                                                                                          ; LCCOMB_X31_Y21_N2  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|_~0           ; LCCOMB_X30_Y23_N24 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|valid_rdreq~0 ; LCCOMB_X31_Y22_N22 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|valid_wrreq~2 ; LCCOMB_X28_Y23_N20 ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|wrf_clr_r                                                                                                           ; FF_X29_Y22_N5      ; 108     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; vpclk                                                                                                                                                                   ; PIN_113            ; 52      ; Clock                      ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                       ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                                                                                                        ; PIN_22          ; 2       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; rst_n                                                                                                      ; PIN_91          ; 2       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo_clrr                                                                    ; FF_X30_Y5_N25   ; 117     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; sdfifo_ctrl:uut_sdffifoctrl|wrf_clr_r                                                                      ; FF_X14_Y17_N7   ; 117     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1           ; 156     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1           ; 415     ; 12                                   ; Global Clock         ; GCLK4            ; --                        ;
; sys_ctrl:uut_sysctrl|rst_r2                                                                                ; FF_X33_Y12_N25  ; 2       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; sys_ctrl:uut_sysctrl|sysrst_nr0~0                                                                          ; LCCOMB_X3_Y5_N6 ; 2       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; sys_ctrl:uut_sysctrl|sysrst_nr2                                                                            ; FF_X13_Y16_N21  ; 274     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
+------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                  ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|wrf_clr_r                                                                                                                                                         ; 108     ;
; vpclk~input                                                                                                                                                                                                           ; 52      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Equal7~0                                                                                                                                                                 ; 21      ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|LessThan0~0                                                                                                                                                           ; 20      ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|LessThan1~5                                                                                                                                                           ; 20      ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|valid_rdreq~1                                                                                                        ; 20      ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|valid_rdreq~0                                               ; 19      ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|valid_rdreq~0                                                                                                        ; 19      ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|valid_wrreq~0                                                                                                        ; 19      ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|valid_wrreq~0                                                                                                        ; 19      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                                                                                 ; 18      ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|always0~0                                                                                                                                                             ; 17      ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|rstate~8                                                                                                                                                              ; 17      ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|Equal2~2                                                                                                                                                              ; 16      ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                                                                             ; 16      ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo_clrr                                                                                                                                                                               ; 16      ;
; lcd_driver:uut_lcd_driver|valid                                                                                                                                                                                       ; 16      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|LessThan0~2                                                                                                                                                              ; 15      ;
; sdfifo_ctrl:uut_sdffifoctrl|wrf_clr_r                                                                                                                                                                                 ; 15      ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[11]~40                                                                                                                                                                          ; 14      ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[7]~40                                                                                                                                                                           ; 14      ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]~1                                                                                                                                                         ; 14      ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|valid_wrreq~2                                               ; 13      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                                                                             ; 13      ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|bcnt[1]                                                                                                                                                               ; 12      ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]~7                                                                                                                                                        ; 12      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|LessThan1~2                                                                                                                                                              ; 11      ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|bcnt[0]                                                                                                                                                               ; 11      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101                                                                                                                                                       ; 11      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr23~0                                                                                                                                                               ; 11      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr25                                                                                                                                                                 ; 11      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr26                                                                                                                                                                 ; 11      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                                                                             ; 11      ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Equal3~0                                                                                                                                                              ; 10      ;
; lcd_driver:uut_lcd_driver|Equal0~0                                                                                                                                                                                    ; 10      ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[2]                   ; 9       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector19~7                                                                                                                                                             ; 9       ;
; lcd_driver:uut_lcd_driver|always2~0                                                                                                                                                                                   ; 9       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr24~0                                                                                                                                                               ; 9       ;
; lcd_driver:uut_lcd_driver|x_cnt[2]                                                                                                                                                                                    ; 9       ;
; lcd_driver:uut_lcd_driver|x_cnt[4]                                                                                                                                                                                    ; 9       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                                                                             ; 9       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[3]                   ; 8       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|dcnt[6]~23                                                                                                                                                        ; 8       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a2                      ; 8       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                                                                               ; 8       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                                                                               ; 8       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                                                                                        ; 8       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.DSTOP                                                                                                                                                         ; 8       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|_~0                                                         ; 7       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[4]                   ; 7       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a5                      ; 7       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a3                      ; 7       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a0                      ; 7       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                                                                               ; 7       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                                                                               ; 7       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                                                                               ; 7       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                                                                               ; 7       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                                                                               ; 7       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                                                                               ; 7       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                                                                               ; 7       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                                                                               ; 7       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                                                                               ; 7       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                                                                               ; 7       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|bcnt[2]                                                                                                                                                               ; 7       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                                                                             ; 7       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|_~1                             ; 6       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[0]                   ; 6       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[5]                   ; 6       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a6                      ; 6       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a4                      ; 6       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a1                      ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                                                                               ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                                                                               ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                                                                               ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                                                                               ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                                               ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                                                                               ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                                                                               ; 6       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|Equal1~5                                                                                                                                                              ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[2]                                                                                                           ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[5]                                                                                                           ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                                                                               ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                                                                               ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                                               ; 6       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|mcnt[0]                                                                                                                                                               ; 6       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.DSABW                                                                                                                                                         ; 6       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|always2~1                                                                                                                                                             ; 6       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Equal6~1                                                                                                                                                                 ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                                                                               ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                                                                               ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                                                                               ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                                                                               ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[2]                                                                                                           ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[5]                                                                                                           ; 6       ;
; lcd_driver:uut_lcd_driver|Equal1~1                                                                                                                                                                                    ; 6       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|Selector4~3                                                                                                                                                               ; 6       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|Selector11~1                                                                                                                                                              ; 6       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|Decoder1~0                                                                                                                                                                ; 6       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr13~2                                                                                                                                                               ; 6       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                                                                                        ; 6       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                                                                                        ; 6       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                                                                                        ; 6       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                                                                                        ; 6       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100                                                                                                                                                       ; 6       ;
; lcd_driver:uut_lcd_driver|sft_cnt[0]                                                                                                                                                                                  ; 6       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                                                                             ; 6       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                                                                             ; 6       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|icnt[8]                                                                                                                                                               ; 6       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[6]                   ; 5       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[1]                   ; 5       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|rdptr_g[4]                                                  ; 5       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|rdptr_g[7]                                                  ; 5       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|rdptr_g[8]                                                  ; 5       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                                                                               ; 5       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                                                                               ; 5       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                                                                               ; 5       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                                                                               ; 5       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[1]                                                                                                           ; 5       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[4]                                                                                                           ; 5       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[8]                                                                                                           ; 5       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[9]                                                                                                           ; 5       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[7]                                                                                                           ; 5       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                                                                               ; 5       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                                                                               ; 5       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.DRABW                                                                                                                                                         ; 5       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.DSTAR                                                                                                                                                         ; 5       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.DWRDB                                                                                                                                                         ; 5       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[4]                                                                                                           ; 5       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[7]                                                                                                           ; 5       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[9]                                                                                                           ; 5       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[8]                                                                                                           ; 5       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[1]                                                                                                           ; 5       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|always2~0                                                                                                                                                             ; 5       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r~5                                                                                                                                                            ; 5       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr11                                                                                                                                                                 ; 5       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr14~2                                                                                                                                                               ; 5       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                                                                                        ; 5       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                                                                                        ; 5       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010                                                                                                                                                       ; 5       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010                                                                                                                                                       ; 5       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                                                                                                       ; 5       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                                                                                                       ; 5       ;
; lcd_driver:uut_lcd_driver|y_cnt[8]                                                                                                                                                                                    ; 5       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.DIDLE                                                                                                                                                         ; 5       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Equal2~1                                                                                                                                                              ; 5       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|mcnt[6]                                                                                                                                                               ; 5       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|mcnt[5]                                                                                                                                                               ; 5       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                                                                             ; 5       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                                                                             ; 5       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                                                                             ; 5       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|icnt[7]                                                                                                                                                               ; 5       ;
; lcd_driver:uut_lcd_driver|sft_cnt[1]                                                                                                                                                                                  ; 5       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|Equal2~3                                                                                                                                                              ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|parity8                         ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rdptr_g_gray2bin|xor5                        ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rs_dgwp_gray2bin|xor5                        ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|_~2                             ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity6                         ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~3                                                                                      ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                                                                                  ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a8                      ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a7                      ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|rdptr_g[1]                                                  ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|rdptr_g[3]                                                  ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|rdptr_g[6]                                                  ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[2]                                                  ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~0                                                                                      ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                                                                                  ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                                                                                  ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[0]                                                                                                           ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                          ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor3                                                                                 ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor3                                                                                 ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[3]                                                                                                           ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                          ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor6                                                                                 ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor6                                                                                 ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[6]                                                                                                           ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                          ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                          ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor3                                                                                 ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor3                                                                                 ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor6                                                                                 ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor6                                                                                 ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~2                                                                                      ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                                                                                  ; 4       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|sdar                                                                                                                                                                  ; 4       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.D2ACK                                                                                                                                                         ; 4       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.D1ACK                                                                                                                                                         ; 4       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Equal8~0                                                                                                                                                                 ; 4       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                                                                            ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[3]                                                                                                           ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                          ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                          ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[6]                                                                                                           ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                          ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                          ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[0]                                                                                                           ; 4       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.D3ACK                                                                                                                                                         ; 4       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|Equal0~0                                                                                                                                                                  ; 4       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01101                                                                                                                                                       ; 4       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                                                                                        ; 4       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                                                                                        ; 4       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                                                                                        ; 4       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                                                                                       ; 4       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                                                                                       ; 4       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                                                                                                       ; 4       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110                                                                                                                                                       ; 4       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000                                                                                                                                                       ; 4       ;
; lcd_driver:uut_lcd_driver|y_cnt[2]                                                                                                                                                                                    ; 4       ;
; lcd_driver:uut_lcd_driver|y_cnt[1]                                                                                                                                                                                    ; 4       ;
; lcd_driver:uut_lcd_driver|y_cnt[4]                                                                                                                                                                                    ; 4       ;
; lcd_driver:uut_lcd_driver|x_cnt[0]                                                                                                                                                                                    ; 4       ;
; lcd_driver:uut_lcd_driver|x_cnt[6]                                                                                                                                                                                    ; 4       ;
; lcd_driver:uut_lcd_driver|x_cnt[1]                                                                                                                                                                                    ; 4       ;
; lcd_driver:uut_lcd_driver|x_cnt[5]                                                                                                                                                                                    ; 4       ;
; lcd_driver:uut_lcd_driver|x_cnt[3]                                                                                                                                                                                    ; 4       ;
; lcd_driver:uut_lcd_driver|x_cnt[7]                                                                                                                                                                                    ; 4       ;
; lcd_driver:uut_lcd_driver|x_cnt[8]                                                                                                                                                                                    ; 4       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Equal0~2                                                                                                                                                              ; 4       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|mcnt[4]                                                                                                                                                               ; 4       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|mcnt[2]                                                                                                                                                               ; 4       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|mcnt[1]                                                                                                                                                               ; 4       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|mcnt[3]                                                                                                                                                               ; 4       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[10]                                                                                                                                                              ; 4       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[4]                                                                                                                                                               ; 4       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[5]                                                                                                                                                               ; 4       ;
; vhref~input                                                                                                                                                                                                           ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rdptr_g_gray2bin|xor2                        ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rs_dgwp_gray2bin|xor2                        ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|cntr_cout[5]~0                  ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[7]                   ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[8]                   ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|cntr_cout[5]~0                                                                           ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|rdptr_g[0]                                                  ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|rdptr_g[2]                                                  ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|rdptr_g[5]                                                  ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cmpr_656:wrfull_eq_comp|aneb_result_wire[0]~4               ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[1]                                                  ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[4]                                                  ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[3]                                                  ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[6]                                                  ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[5]                                                  ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[8]                                                  ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[7]                                                  ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[9]                                                  ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|Equal0~2                                                                                                                                                          ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|cntr_cout[5]~0                                                                           ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                                                                               ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                                                                               ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                                                                               ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                                                                               ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~2                                                                                      ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~1                                                                                      ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_wr_ack~5                                                                                                                                                           ; 3       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|Equal1~1                                                                                                                                                              ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_wr_ack~2                                                                                                                                                           ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                          ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                          ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                          ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~4                                                                                      ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                                                                               ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                                                                               ; 3       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|sdalink                                                                                                                                                               ; 3       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|Equal1~3                                                                                                                                                              ; 3       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|bcnt[1]~3                                                                                                                                                             ; 3       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|bcnt[1]~2                                                                                                                                                             ; 3       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|bcnt[1]~0                                                                                                                                                             ; 3       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector14~0                                                                                                                                                          ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Equal9~0                                                                                                                                                                 ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|LessThan0~2                                                                                                                                                                               ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Equal12~0                                                                                                                                                                ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                                                                             ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                                                                               ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                                                                               ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                          ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                          ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                          ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_rd_ack~2                                                                                                                                                           ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Equal10~0                                                                                                                                                                ; 3       ;
; lcd_driver:uut_lcd_driver|valid_yr                                                                                                                                                                                    ; 3       ;
; lcd_driver:uut_lcd_driver|Equal2~1                                                                                                                                                                                    ; 3       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|wnstate.WA0DWR                                                                                                                                                        ; 3       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|rstate.RSET1                                                                                                                                                          ; 3       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|Selector4~0                                                                                                                                                               ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Equal2~0                                                                                                                                                                 ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00101                                                                                                                                                       ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10001                                                                                                                                                       ; 3       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|Selector2~0                                                                                                                                                               ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr12                                                                                                                                                                 ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01001                                                                                                                                                       ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr15~2                                                                                                                                                               ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00111                                                                                                                                                       ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10011                                                                                                                                                       ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                                                                                                       ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr26~0                                                                                                                                                               ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr13~0                                                                                                                                                               ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100                                                                                                                                                       ; 3       ;
; lcd_driver:uut_lcd_driver|validr                                                                                                                                                                                      ; 3       ;
; lcd_driver:uut_lcd_driver|y_cnt[0]                                                                                                                                                                                    ; 3       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|iicwr_req                                                                                                                                                             ; 3       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Equal2~0                                                                                                                                                              ; 3       ;
; lcd_driver:uut_lcd_driver|lcd_hsy_r                                                                                                                                                                                   ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|dcnt[7]                                                                                                                                                           ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|dcnt[6]                                                                                                                                                           ; 3       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|dcnt[5]                                                                                                                                                           ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                                                                              ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                                                                              ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                                                                              ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                                                                             ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                                                                              ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                                                                              ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                                                                              ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                                                                              ; 3       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[3]                                                                                                                                                               ; 3       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[11]                                                                                                                                                              ; 3       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[9]                                                                                                                                                               ; 3       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[8]                                                                                                                                                               ; 3       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[7]                                                                                                                                                               ; 3       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[6]                                                                                                                                                               ; 3       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[14]                                                                                                                                                              ; 3       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[13]                                                                                                                                                              ; 3       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[12]                                                                                                                                                              ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                                                                            ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                                                                             ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                                                                            ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                                                                            ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                                                                            ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                                                                            ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                                                                             ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                                                                             ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                                                                             ; 3       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                                                                             ; 3       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|icnt[6]                                                                                                                                                               ; 3       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|icnt[5]                                                                                                                                                               ; 3       ;
; vvsync~input                                                                                                                                                                                                          ; 2       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                          ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~5                                                                                      ; 2       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; 2       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; 2       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; 2       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cmpr_656:wrfull_eq_comp|data_wire[2]~0                      ; 2       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~1                                                                                      ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|ram_address_b[8]                                                                                                     ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]                                                                         ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[5]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[3]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[2]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[4]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[7]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[6]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[9]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[8]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[1]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[0]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~5                                                                        ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~0                                                                        ; 2       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|wrf_wrreqr                                                                                                                                                        ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~4                                                                                      ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~3                                                                                      ; 2       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|Equal1~4                                                                                                                                                              ; 2       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|Equal2~0                                                                                                                                                              ; 2       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector6~0                                                                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor8                                                                                 ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                          ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                          ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                          ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Equal1~0                                                                                                                                                                 ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~5                                                                                      ; 2       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|rstate.RIDLE                                                                                                                                                          ; 2       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|always2~1                                                                                                                                                             ; 2       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|LessThan1~1                                                                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sdwrackr1                                                                                                                                                                                 ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sdrdackr1                                                                                                                                                                                 ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector14~0                                                                                                                                                             ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~24                                                                                                                                                          ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~23                                                                                                                                                          ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Equal10~1                                                                                                                                                                ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Equal0~4                                                                                                                                                                 ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector0~0                                                                                                                                                              ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Equal6~2                                                                                                                                                                 ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|ram_address_b[8]                                                                                                     ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor8                                                                                 ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[3]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[2]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[5]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[4]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[7]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[6]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[9]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[8]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[1]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[0]                                                                                                           ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~5                                                                        ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                          ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                          ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~0                                                                        ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                          ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]~3                                                                                                                                                         ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r~2                                                                                                                                                            ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                                                                                        ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~0                                                                                                                                                           ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_rd_ack~0                                                                                                                                                           ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr14~0                                                                                                                                                               ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00011                                                                                                                                                       ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr12~0                                                                                                                                                               ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01011                                                                                                                                                       ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr15                                                                                                                                                                 ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr15~1                                                                                                                                                               ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr15~0                                                                                                                                                               ; 2       ;
; lcd_driver:uut_lcd_driver|Equal9~0                                                                                                                                                                                    ; 2       ;
; lcd_driver:uut_lcd_driver|Equal3~1                                                                                                                                                                                    ; 2       ;
; lcd_driver:uut_lcd_driver|Equal2~0                                                                                                                                                                                    ; 2       ;
; lcd_driver:uut_lcd_driver|Equal3~0                                                                                                                                                                                    ; 2       ;
; lcd_driver:uut_lcd_driver|y_cnt[3]                                                                                                                                                                                    ; 2       ;
; lcd_driver:uut_lcd_driver|y_cnt[5]                                                                                                                                                                                    ; 2       ;
; lcd_driver:uut_lcd_driver|y_cnt[6]                                                                                                                                                                                    ; 2       ;
; lcd_driver:uut_lcd_driver|y_cnt[7]                                                                                                                                                                                    ; 2       ;
; lcd_driver:uut_lcd_driver|Equal7~1                                                                                                                                                                                    ; 2       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector0~0                                                                                                                                                           ; 2       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector1~0                                                                                                                                                           ; 2       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Equal0~0                                                                                                                                                              ; 2       ;
; lcd_driver:uut_lcd_driver|lcd_vsy_r                                                                                                                                                                                   ; 2       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cntr_s2e:cntr_b|counter_comb_bita0~0                        ; 2       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|dcnt[4]                                                                                                                                                           ; 2       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|dcnt[3]                                                                                                                                                           ; 2       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|dcnt[2]                                                                                                                                                           ; 2       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|dcnt[1]                                                                                                                                                           ; 2       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|dcnt[0]                                                                                                                                                           ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                                                                              ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                                                                              ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                                                                              ; 2       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[2]                                                                                                                                                               ; 2       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[1]                                                                                                                                                               ; 2       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[0]                                                                                                                                                               ; 2       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[19]                                                                                                                                                              ; 2       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[18]                                                                                                                                                              ; 2       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[17]                                                                                                                                                              ; 2       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[16]                                                                                                                                                              ; 2       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|dcnt[15]                                                                                                                                                              ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                                                                             ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                                                                             ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                                                                             ; 2       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                                                                             ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[11]                                                                                                                                                                             ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[11]                                                                                                                                                                             ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[10]                                                                                                                                                                             ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[10]                                                                                                                                                                             ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[9]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[9]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[8]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[8]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[7]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[7]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[6]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[6]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[5]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[5]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[4]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[4]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[3]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[3]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[2]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[2]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[1]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[1]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[0]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[0]                                                                                                                                                                              ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[13]                                                                                                                                                                             ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[13]                                                                                                                                                                             ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[12]                                                                                                                                                                             ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[12]                                                                                                                                                                             ; 2       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|icnt[4]                                                                                                                                                               ; 2       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|icnt[3]                                                                                                                                                               ; 2       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|icnt[2]                                                                                                                                                               ; 2       ;
; sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_locked                                                                                                            ; 2       ;
; sys_ctrl:uut_sysctrl|rst_r1~feeder                                                                                                                                                                                    ; 1       ;
; sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|pll_lock_sync~feeder                                                                                                        ; 1       ;
; sys_ctrl:uut_sysctrl|sysrst_nr1~feeder                                                                                                                                                                                ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]~feeder                                                                                                                                                     ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]~feeder                                                                                                                                                     ; 1       ;
; sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl_e_sdram_clk                                                                                        ; 1       ;
; vdb[7]~input                                                                                                                                                                                                          ; 1       ;
; vdb[6]~input                                                                                                                                                                                                          ; 1       ;
; vdb[5]~input                                                                                                                                                                                                          ; 1       ;
; vdb[4]~input                                                                                                                                                                                                          ; 1       ;
; vdb[3]~input                                                                                                                                                                                                          ; 1       ;
; vdb[2]~input                                                                                                                                                                                                          ; 1       ;
; vdb[1]~input                                                                                                                                                                                                          ; 1       ;
; vdb[0]~input                                                                                                                                                                                                          ; 1       ;
; rst_n~input                                                                                                                                                                                                           ; 1       ;
; clk~input                                                                                                                                                                                                             ; 1       ;
; sdram_data[15]~input                                                                                                                                                                                                  ; 1       ;
; sdram_data[14]~input                                                                                                                                                                                                  ; 1       ;
; sdram_data[13]~input                                                                                                                                                                                                  ; 1       ;
; sdram_data[12]~input                                                                                                                                                                                                  ; 1       ;
; sdram_data[11]~input                                                                                                                                                                                                  ; 1       ;
; sdram_data[10]~input                                                                                                                                                                                                  ; 1       ;
; sdram_data[9]~input                                                                                                                                                                                                   ; 1       ;
; sdram_data[8]~input                                                                                                                                                                                                   ; 1       ;
; sdram_data[7]~input                                                                                                                                                                                                   ; 1       ;
; sdram_data[6]~input                                                                                                                                                                                                   ; 1       ;
; sdram_data[5]~input                                                                                                                                                                                                   ; 1       ;
; sdram_data[4]~input                                                                                                                                                                                                   ; 1       ;
; sdram_data[3]~input                                                                                                                                                                                                   ; 1       ;
; sdram_data[2]~input                                                                                                                                                                                                   ; 1       ;
; sdram_data[1]~input                                                                                                                                                                                                   ; 1       ;
; sdram_data[0]~input                                                                                                                                                                                                   ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a0~_wirecell            ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0~_wirecell                                                                     ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0~_wirecell                                                                     ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[0]~0                                                ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|rdptr_g[0]~0                                                ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[0]~0                                                                                                         ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[0]~0                                                                                                         ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrf_clr_r~0                                                                                                                                                                               ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|rdptr_g[0]~0                                                                                                         ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[0]~0                                                                                                         ; 1       ;
; lcd_driver:uut_lcd_driver|sft_cnt[0]~3                                                                                                                                                                                ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|_~5                             ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|_~4                             ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|_~6                             ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|_~5                             ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|_~3                             ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a2                   ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a1                   ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a0                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~8                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~7                                                                                      ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|_~4                             ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity7a[0]                 ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity7a[1]                 ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity7a[2]                 ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[1]                                          ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[0]                                          ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[3]                                          ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[2]                                          ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[5]                                          ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[4]                                          ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[7]                                          ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[6]                                          ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|delayed_wrptr_g[8]                                          ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|_~2                             ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[3]~12                ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[2]~11                ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[2]~10                ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[5]~9                 ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[5]~8                 ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[4]~7                 ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[7]~6                 ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[7]~5                 ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[6]~4                 ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[6]~3                 ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[8]~2                 ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[8]~1                 ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|_~0                             ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[1]~0                 ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rdptr_g_gray2bin|xor0                        ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rs_dgwp_gray2bin|xor0                        ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rdptr_g_gray2bin|xor1                        ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rs_dgwp_gray2bin|xor1                        ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rdptr_g_gray2bin|xor3                        ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rs_dgwp_gray2bin|xor3                        ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rdptr_g_gray2bin|xor4                        ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rs_dgwp_gray2bin|xor4                        ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rdptr_g_gray2bin|xor6                        ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rs_dgwp_gray2bin|xor6                        ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rdptr_g_gray2bin|xor7                        ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rs_dgwp_gray2bin|xor7                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~8                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~7                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~6                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~6                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                                                                          ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a8~0                    ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a7~0                    ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a6~0                    ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a5~0                    ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|_~3                             ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a4~0                    ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a3~0                    ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a2~0                    ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|_~1                             ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a1~0                    ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|_~0                             ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[5]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[3]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[2]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[4]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[7]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[6]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[9]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[8]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[1]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[0]                                                                                                   ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|dcnt[6]~22                                                                                                                                                        ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|dcnt[6]~21                                                                                                                                                        ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|dcnt[6]~20                                                                                                                                                        ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~5                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                                                                         ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                                                                         ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                                                                         ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~9                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~8                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~7                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~4                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~2                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~1                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~0                                                                                      ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|ram_address_b[7]                                            ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|ram_address_a[8]                                            ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[0]                                                  ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cmpr_656:rdempty_eq_comp|aneb_result_wire[0]~4              ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cmpr_656:rdempty_eq_comp|aneb_result_wire[0]~3              ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cmpr_656:rdempty_eq_comp|aneb_result_wire[0]~2              ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cmpr_656:rdempty_eq_comp|aneb_result_wire[0]~1              ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cmpr_656:rdempty_eq_comp|aneb_result_wire[0]~0              ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cmpr_656:wrfull_eq_comp|aneb_result_wire[0]~3               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cmpr_656:wrfull_eq_comp|aneb_result_wire[0]~2               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cmpr_656:wrfull_eq_comp|aneb_result_wire[0]~1               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cmpr_656:wrfull_eq_comp|aneb_result_wire[0]~0               ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~4                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~3                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~2                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9~0                                                                             ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|Equal0~1                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|Equal0~0                                                                                                                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~8                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~7                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~6                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                                                                         ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                                                                         ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                                                                         ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~4                                                                       ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~3                                                                       ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:rdempty_eq_comp|data_wire[4]~0                                                                              ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~2                                                                       ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~1                                                                       ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~0                                                                       ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~4                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~3                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~2                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~1                                                                        ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|LessThan1~1                                                                                                                                                              ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|LessThan1~0                                                                                                                                                              ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~6                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[3]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[2]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[5]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[4]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[7]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[6]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[9]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[8]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[1]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|delayed_wrptr_g[0]                                                                                                   ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~5                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]                                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~0                                                                                      ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector18~2                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector18~1                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector18~0                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector17~10                                                                                                                                                         ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector17~9                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector17~8                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector17~7                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector17~6                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector17~5                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Mux1~3                                                                                                                                                                ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|tiic_db[7]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Mux1~2                                                                                                                                                                ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|tiic_db[4]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|tiic_db[5]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|tiic_db[6]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Mux0~3                                                                                                                                                                ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|tiic_ab[7]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Mux0~2                                                                                                                                                                ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|tiic_ab[4]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|tiic_ab[5]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|tiic_ab[6]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector17~4                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Equal1~0                                                                                                                                                              ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector17~3                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector17~2                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Mux0~1                                                                                                                                                                ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|tiic_ab[3]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Mux0~0                                                                                                                                                                ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|tiic_ab[0]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|tiic_ab[2]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|tiic_ab[1]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector17~1                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector17~0                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Mux1~1                                                                                                                                                                ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|tiic_db[3]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Mux1~0                                                                                                                                                                ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|tiic_db[0]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|tiic_db[1]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|tiic_db[2]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|Selector0~0                                                                                                                                                           ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|Equal2~1                                                                                                                                                              ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|mcnt[0]~12                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|LessThan1~4                                                                                                                                                           ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|LessThan1~3                                                                                                                                                           ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|LessThan1~2                                                                                                                                                           ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector4~0                                                                                                                                                           ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector2~0                                                                                                                                                           ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector1~1                                                                                                                                                           ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector5~0                                                                                                                                                           ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector3~0                                                                                                                                                           ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector6~1                                                                                                                                                           ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_wr_ack~6                                                                                                                                                           ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_wr_ack~4                                                                                                                                                           ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_wr_ack~3                                                                                                                                                           ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_wr_ack~1                                                                                                                                                           ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor8                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor0                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor0                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor1                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor1                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor2                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor2                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor4                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor4                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor5                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor5                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor7                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor7                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor8                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor0                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor0                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor1                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor1                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor2                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor2                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor4                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor4                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor5                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor5                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor7                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor7                                                                                 ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req~1                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Equal1~2                                                                                                                                                                 ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Equal1~1                                                                                                                                                                 ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req~0                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[0]~14                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|LessThan0~1                                                                                                                                                              ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|LessThan0~0                                                                                                                                                              ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~41                                                                                                                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~3                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~1                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1~0                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~0                                                                                      ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                          ; 1       ;
; lcd_driver:uut_lcd_driver|valid_yr~0                                                                                                                                                                                  ; 1       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[15]                                                                                                                                                           ; 1       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                                                                                           ; 1       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                                                                                           ; 1       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[12]                                                                                                                                                           ; 1       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[11]                                                                                                                                                           ; 1       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[10]                                                                                                                                                           ; 1       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[9]                                                                                                                                                            ; 1       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                                                                            ; 1       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                                                                                            ; 1       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                                                                                            ; 1       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[5]                                                                                                                                                            ; 1       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                                                                                            ; 1       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[3]                                                                                                                                                            ; 1       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[2]                                                                                                                                                            ; 1       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[1]                                                                                                                                                            ; 1       ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                                                                                            ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|wcstate.WA0DWR~0                                                                                                                                                      ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|LessThan2~1                                                                                                                                                           ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|LessThan2~0                                                                                                                                                           ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|always2~0                                                                                                                                                             ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|Equal1~2                                                                                                                                                              ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|Equal1~1                                                                                                                                                              ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|LessThan1~0                                                                                                                                                           ; 1       ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|Equal1~0                                                                                                                                                              ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector15~0                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector14~1                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|bcnt[1]~1                                                                                                                                                             ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector16~0                                                                                                                                                          ; 1       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|Selector7~0                                                                                                                                                           ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~27                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn~1                                                                                                                                                               ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn~0                                                                                                                                                               ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|sdwrackr2                                                                                                                                                                                 ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|sdrdackr2                                                                                                                                                                                 ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector19~6                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector19~5                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector19~4                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector19~3                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector19~2                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector19~1                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector19~0                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector15~1                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~40                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101~0                                                                                                                                                     ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~39                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~38                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~37                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~36                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~35                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~34                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~33                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~32                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector17~0                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~26                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector14~1                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~25                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector16~0                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector13~0                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector11~3                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector11~2                                                                                                                                                             ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|LessThan0~1                                                                                                                                                                               ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|LessThan0~0                                                                                                                                                                               ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                                                                                        ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~22                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~21                                                                                                                                                          ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                                                                                        ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                                                                                        ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector11~1                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector11~0                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector15~0                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector12~0                                                                                                                                                             ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~20                                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector7~0                                                                                                                                                              ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector3~0                                                                                                                                                              ; 1       ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|Selector4~0                                                                                                                                                              ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+----------------+
; Name                                                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF          ; Location       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+----------------+
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None         ; M9K_X27_Y9_N0  ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None         ; M9K_X15_Y15_N0 ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component|altsyncram_be91:auto_generated|ALTSYNCRAM                                          ; AUTO ; ROM              ; Single Clock ; 128          ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048 ; 128                         ; 16                          ; --                          ; --                          ; 2048                ; 1    ; iic_init.mif ; M9K_X27_Y6_N0  ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 8            ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 512                         ; 8                           ; 256                         ; 16                          ; 4096                ; 1    ; None         ; M9K_X27_Y22_N0 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ex23|video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component|altsyncram_be91:auto_generated|ALTSYNCRAM                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0011101000000100) (35004) (14852) (3A04)    ;(0110011111000000) (63700) (26560) (67C0)   ;(0110100010000000) (64200) (26752) (6880)   ;(0100000011010000) (40320) (16592) (40D0)   ;(0001001000010100) (11024) (4628) (1214)   ;(0011001010000000) (31200) (12928) (3280)   ;(0001011100010110) (13426) (5910) (1716)   ;(0001100000000100) (14004) (6148) (1804)   ;
;8;(0001100100000010) (14402) (6402) (1902)    ;(0001101001111010) (15172) (6778) (1A7A)   ;(0000001100000101) (1405) (773) (305)   ;(0000110000000000) (6000) (3072) (C00)   ;(0011111000000000) (37000) (15872) (3E00)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000100000001) (70401) (28929) (7101)   ;(0111001000010001) (71021) (29201) (7211)   ;
;16;(0111001100000000) (71400) (29440) (7300)    ;(1010001000000010) (121002) (41474) (A202)   ;(0001000111000000) (10700) (4544) (11C0)   ;(0111101000100000) (75040) (31264) (7A20)   ;(0111101100011100) (75434) (31516) (7B1C)   ;(0111110000101000) (76050) (31784) (7C28)   ;(0111110000101000) (76050) (31784) (7C28)   ;(0111110100111100) (76474) (32060) (7D3C)   ;
;24;(0111111001010101) (77125) (32341) (7E55)    ;(0111111101101000) (77550) (32616) (7F68)   ;(1000000001110110) (100166) (32886) (8076)   ;(1000000110000000) (100600) (33152) (8180)   ;(1000001010001000) (101210) (33416) (8288)   ;(1000001110001111) (101617) (33679) (838F)   ;(1000010010010110) (102226) (33942) (8496)   ;(1000010110100011) (102643) (34211) (85A3)   ;
;32;(1000011010101111) (103257) (34479) (86AF)    ;(1000011111000100) (103704) (34756) (87C4)   ;(1000100011010111) (104327) (35031) (88D7)   ;(1000100111101000) (104750) (35304) (89E8)   ;(0001001111100000) (11740) (5088) (13E0)   ;(0000000000000000) (0) (0) (00)   ;(0001000000000000) (10000) (4096) (1000)   ;(0000110100000000) (6400) (3328) (D00)   ;
;40;(0001010000010000) (12020) (5136) (1410)    ;(1010010100000101) (122405) (42245) (A505)   ;(1010101100000111) (125407) (43783) (AB07)   ;(0010010010001010) (22212) (9354) (248A)   ;(0010010101110011) (22563) (9587) (2573)   ;(0010011010100101) (23245) (9893) (26A5)   ;(1001111101111000) (117570) (40824) (9F78)   ;(1010000001101000) (120150) (41064) (A068)   ;
;48;(1010000100000011) (120403) (41219) (A103)    ;(1010011011011111) (123337) (42719) (A6DF)   ;(1010011111011111) (123737) (42975) (A7DF)   ;(1010100011110000) (124360) (43248) (A8F0)   ;(1010100110010000) (124620) (43408) (A990)   ;(1010101010010100) (125224) (43668) (AA94)   ;(0001001111100101) (11745) (5093) (13E5)   ;(0000111001100001) (7141) (3681) (E61)   ;
;56;(0000111101001011) (7513) (3915) (F4B)    ;(0001011000000010) (13002) (5634) (1602)   ;(0001111000110001) (17061) (7729) (1E31)   ;(0010000100000010) (20402) (8450) (2102)   ;(0010001010010001) (21221) (8849) (2291)   ;(0010100100000111) (24407) (10503) (2907)   ;(0011001100001011) (31413) (13067) (330B)   ;(0011010100001011) (32413) (13579) (350B)   ;
;64;(0011011100011101) (33435) (14109) (371D)    ;(0011100001110001) (34161) (14449) (3871)   ;(0011100100101010) (34452) (14634) (392A)   ;(0011110001111000) (36170) (15480) (3C78)   ;(0100110101000000) (46500) (19776) (4D40)   ;(0100111000100000) (47040) (20000) (4E20)   ;(0110100101011101) (64535) (26973) (695D)   ;(0110101101000000) (65500) (27456) (6B40)   ;
;72;(0111010000011001) (72031) (29721) (7419)    ;(1000110101001111) (106517) (36175) (8D4F)   ;(1000111000000000) (107000) (36352) (8E00)   ;(1000111100000000) (107400) (36608) (8F00)   ;(1001000000000000) (110000) (36864) (9000)   ;(1001000100000000) (110400) (37120) (9100)   ;(1001001000000000) (111000) (37376) (9200)   ;(1001011000000000) (113000) (38400) (9600)   ;
;80;(1001101010000000) (115200) (39552) (9A80)    ;(1011000010000100) (130204) (45188) (B084)   ;(1011000100001100) (130414) (45324) (B10C)   ;(1011001000001110) (131016) (45582) (B20E)   ;(1011001110000010) (131602) (45954) (B382)   ;(1011100000001010) (134012) (47114) (B80A)   ;(0100001100010100) (41424) (17172) (4314)   ;(0100010011110000) (42360) (17648) (44F0)   ;
;88;(0100010100110100) (42464) (17716) (4534)    ;(0100011001011000) (43130) (18008) (4658)   ;(0100011100101000) (43450) (18216) (4728)   ;(0100100000111010) (44072) (18490) (483A)   ;(0101100110001000) (54610) (22920) (5988)   ;(0101101010001000) (55210) (23176) (5A88)   ;(0101101101000100) (55504) (23364) (5B44)   ;(0101110001100111) (56147) (23655) (5C67)   ;
;96;(0101110101001001) (56511) (23881) (5D49)    ;(0101111000001110) (57016) (24078) (5E0E)   ;(0110010000000100) (62004) (25604) (6404)   ;(0110010100100000) (62440) (25888) (6520)   ;(0110011000000101) (63005) (26117) (6605)   ;(1001010000000100) (112004) (37892) (9404)   ;(1001010100001000) (112410) (38152) (9508)   ;(0110110000001010) (66012) (27658) (6C0A)   ;
;104;(0110110101010101) (66525) (27989) (6D55)    ;(0100111110011001) (47631) (20377) (4F99)   ;(0101000010011001) (50231) (20633) (5099)   ;(0101000100000000) (50400) (20736) (5100)   ;(0101001000101000) (51050) (21032) (5228)   ;(0101001101110000) (51560) (21360) (5370)   ;(0101010010011001) (52231) (21657) (5499)   ;(0101100010011110) (54236) (22686) (589E)   ;
;112;(0111011011100001) (73341) (30433) (76E1)    ;(0001000100000001) (10401) (4353) (1101)   ;(0110111000010001) (67021) (28177) (6E11)   ;(0110111110011111) (67637) (28575) (6F9F)   ;(0101010100000000) (52400) (21760) (5500)   ;(0101011001001010) (53112) (22090) (564A)   ;(0101011110000000) (53600) (22400) (5780)   ;(0000000000000000) (0) (0) (00)   ;
;120;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;




+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,095 / 32,401 ( 3 % ) ;
; C16 interconnects          ; 44 / 1,326 ( 3 % )     ;
; C4 interconnects           ; 431 / 21,816 ( 2 % )   ;
; Direct links               ; 360 / 32,401 ( 1 % )   ;
; Global clocks              ; 9 / 10 ( 90 % )        ;
; Local interconnects        ; 508 / 10,320 ( 5 % )   ;
; R24 interconnects          ; 63 / 1,289 ( 5 % )     ;
; R4 interconnects           ; 539 / 28,186 ( 2 % )   ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.95) ; Number of LABs  (Total = 75) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 7                            ;
; 3                                           ; 3                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 3                            ;
; 8                                           ; 2                            ;
; 9                                           ; 3                            ;
; 10                                          ; 0                            ;
; 11                                          ; 2                            ;
; 12                                          ; 3                            ;
; 13                                          ; 2                            ;
; 14                                          ; 0                            ;
; 15                                          ; 5                            ;
; 16                                          ; 40                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.31) ; Number of LABs  (Total = 75) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 69                           ;
; 1 Clock                            ; 65                           ;
; 1 Clock enable                     ; 25                           ;
; 1 Sync. clear                      ; 4                            ;
; 2 Async. clears                    ; 3                            ;
; 2 Clock enables                    ; 1                            ;
; 2 Clocks                           ; 6                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.57) ; Number of LABs  (Total = 75) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 5                            ;
; 3                                            ; 3                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 3                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 3                            ;
; 14                                           ; 0                            ;
; 15                                           ; 2                            ;
; 16                                           ; 1                            ;
; 17                                           ; 2                            ;
; 18                                           ; 3                            ;
; 19                                           ; 3                            ;
; 20                                           ; 3                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 3                            ;
; 25                                           ; 7                            ;
; 26                                           ; 3                            ;
; 27                                           ; 2                            ;
; 28                                           ; 6                            ;
; 29                                           ; 7                            ;
; 30                                           ; 3                            ;
; 31                                           ; 6                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.35) ; Number of LABs  (Total = 75) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 9                            ;
; 2                                               ; 4                            ;
; 3                                               ; 5                            ;
; 4                                               ; 3                            ;
; 5                                               ; 4                            ;
; 6                                               ; 3                            ;
; 7                                               ; 7                            ;
; 8                                               ; 6                            ;
; 9                                               ; 3                            ;
; 10                                              ; 1                            ;
; 11                                              ; 4                            ;
; 12                                              ; 8                            ;
; 13                                              ; 3                            ;
; 14                                              ; 4                            ;
; 15                                              ; 4                            ;
; 16                                              ; 6                            ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.57) ; Number of LABs  (Total = 75) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 3                            ;
; 3                                            ; 6                            ;
; 4                                            ; 5                            ;
; 5                                            ; 4                            ;
; 6                                            ; 7                            ;
; 7                                            ; 2                            ;
; 8                                            ; 2                            ;
; 9                                            ; 1                            ;
; 10                                           ; 4                            ;
; 11                                           ; 2                            ;
; 12                                           ; 4                            ;
; 13                                           ; 1                            ;
; 14                                           ; 2                            ;
; 15                                           ; 2                            ;
; 16                                           ; 3                            ;
; 17                                           ; 2                            ;
; 18                                           ; 3                            ;
; 19                                           ; 8                            ;
; 20                                           ; 3                            ;
; 21                                           ; 3                            ;
; 22                                           ; 2                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 2                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 72        ; 0            ; 72        ; 0            ; 0            ; 72        ; 72        ; 0            ; 72        ; 72        ; 0            ; 59           ; 0            ; 0            ; 30           ; 0            ; 59           ; 30           ; 0            ; 0            ; 0            ; 59           ; 0            ; 0            ; 0            ; 0            ; 0            ; 72        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 72           ; 0         ; 72           ; 72           ; 0         ; 0         ; 72           ; 0         ; 0         ; 72           ; 13           ; 72           ; 72           ; 42           ; 72           ; 13           ; 42           ; 72           ; 72           ; 72           ; 13           ; 72           ; 72           ; 72           ; 72           ; 72           ; 0         ; 72           ; 72           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; lcd_en             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_hsy            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_vsy            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_db_r[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_db_r[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_db_r[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_db_r[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_db_r[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_db_g[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_db_g[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_db_g[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_db_g[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_db_g[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_db_g[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_db_b[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_db_b[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_db_b[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_db_b[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_db_b[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vxclk              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vscl               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[13]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[14]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[15]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vsda               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vvsync             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vhref              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vpclk              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vdb[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vdb[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vdb[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vdb[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vdb[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vdb[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vdb[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vdb[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                               ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                    ; Destination Clock(s)                                               ; Delay Added in ns ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------------+
; uut_sysctrl|mypll_inst|altpll_component|auto_generated|pll1|clk[2] ; uut_sysctrl|mypll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.1               ;
; uut_sysctrl|mypll_inst|altpll_component|auto_generated|pll1|clk[2] ; vpclk                                                              ; 4.9               ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                  ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|wrf_clr_r                                                                                                                                       ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; 1.611             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|wrf_clr_r                                                                                                                                       ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; 1.350             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|wrf_clr_r                                                                                                                                       ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a2                      ; 1.230             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|wrf_clr_r                                                                                                                                       ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; 0.966             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|wrf_clr_r                                                                                                                                       ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[1]                   ; 0.961             ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[7]                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a11~porta_address_reg0                                                           ; 0.352             ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[6]                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a11~porta_address_reg0                                                           ; 0.352             ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[5]                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a11~porta_address_reg0                                                           ; 0.352             ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[4]                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a11~porta_address_reg0                                                           ; 0.352             ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[1]                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a11~porta_address_reg0                                                           ; 0.352             ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[2]                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a11~porta_address_reg0                                                           ; 0.352             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a3    ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0~portb_address_reg0   ; 0.237             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a2    ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0~portb_address_reg0   ; 0.237             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a4    ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0~portb_address_reg0   ; 0.237             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a6    ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0~portb_address_reg0   ; 0.237             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a5    ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0~portb_address_reg0   ; 0.237             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[1]                                ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0~porta_address_reg0   ; 0.190             ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                             ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                                                                               ; 0.141             ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[3]                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a11~porta_address_reg0                                                           ; 0.138             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a1    ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity7a[0]                 ; 0.138             ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[0]                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a0~porta_address_reg0                                                            ; 0.125             ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                             ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                                                                               ; 0.122             ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[1]                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a0~porta_address_reg0                                                            ; 0.114             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[2]                                ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0~porta_address_reg0   ; 0.106             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[4]                                ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0~porta_address_reg0   ; 0.106             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[3]                                ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0~porta_address_reg0   ; 0.106             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[6]                                ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0~porta_address_reg0   ; 0.106             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|wrptr_g[7]                                ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0~porta_address_reg0   ; 0.099             ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                                                             ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                                                                         ; 0.082             ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                                                             ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                                                                         ; 0.079             ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                                                             ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a11~portb_address_reg0                                                           ; 0.065             ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                                                             ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a11~portb_address_reg0                                                           ; 0.063             ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|wrptr_g[0]                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a11~porta_address_reg0                                                           ; 0.034             ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                                                                        ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a12~porta_datain_reg0                                                            ; 0.030             ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                                                                        ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a14~porta_datain_reg0                                                            ; 0.030             ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                                                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a5~porta_datain_reg0                                                             ; 0.030             ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a7~porta_datain_reg0                                                             ; 0.030             ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a9~porta_datain_reg0                                                             ; 0.030             ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a0~porta_datain_reg0                                                             ; 0.030             ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a2~porta_datain_reg0                                                             ; 0.030             ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a4~porta_datain_reg0                                                             ; 0.030             ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                                                                        ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a11~porta_datain_reg0                                                            ; 0.029             ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                                                                        ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a13~porta_datain_reg0                                                            ; 0.029             ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                                                                        ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a15~porta_datain_reg0                                                            ; 0.029             ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a6~porta_datain_reg0                                                             ; 0.029             ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a8~porta_datain_reg0                                                             ; 0.029             ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                                                                        ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a10~porta_datain_reg0                                                            ; 0.029             ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a1~porta_datain_reg0                                                             ; 0.029             ;
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                                                                         ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a3~porta_datain_reg0                                                             ; 0.029             ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                                                             ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a0~portb_address_reg0                                                            ; 0.027             ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                                                             ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a0~portb_address_reg0                                                            ; 0.027             ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                                                             ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a0~portb_address_reg0                                                            ; 0.027             ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                                                             ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                                                                         ; 0.023             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a1    ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ram_block11a0~portb_address_reg0   ; 0.020             ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                                                             ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a0~portb_address_reg0                                                            ; 0.020             ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                                                             ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ram_block11a0~portb_address_reg0                                                            ; 0.020             ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[0] ; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[1]                   ; 0.015             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 02 20:10:16 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ex23 -c ex23
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP3C5E144C8 for design "ex23"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 342 degrees (9500 ps) for sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[3] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C10E144C8 is compatible
    Info (176445): Device EP3C16E144C8 is compatible
    Info (176445): Device EP3C25E144C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_jdj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_mfj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ex23.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node rst_n~input (placed in PIN 91 (CLK4, DIFFCLK_2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sys_ctrl:uut_sysctrl|sysrst_nr0~0
Info (176353): Automatically promoted node sys_ctrl:uut_sysctrl|sysrst_nr2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn~0
Info (176353): Automatically promoted node sdfifo_ctrl:uut_sdffifoctrl|rdfifo_clrr 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[12]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[13]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[0]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[1]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[2]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[3]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[4]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[5]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[6]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[7]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sdfifo_ctrl:uut_sdffifoctrl|wrf_clr_r 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[12]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[13]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[0]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[1]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[2]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[3]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[4]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[5]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[6]
        Info (176357): Destination node sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[7]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sys_ctrl:uut_sysctrl|rst_r2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sys_ctrl:uut_sysctrl|sysrst_nr0~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Extra Info (176273): Performing register packing on registers with non-logic cell location assignments
Extra Info (176274): Completed register packing on registers with non-logic cell location assignments
Extra Info (176236): Started Fast Input/Output/OE register processing
Extra Info (176237): Finished Fast Input/Output/OE register processing
Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "vxclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info: Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 392 megabytes
    Info: Processing ended: Sun Mar 02 20:10:37 2014
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:19


