# CMOS-NAND Gate Schematic & Layut
Excited to share my latest project â€“ a CMOS NAND gate schematic and layout in the VLSI domain. This design showcases my skills in digital design and chip layout, serving as a valuable resource for VLSI enthusiasts


# Schematic

![Sample Image](https://github.com/suryakiran69/CMOS-NAND-Gate/blob/main/Img-1.png)


# Test Bench

![Sample Image](https://github.com/suryakiran69/CMOS-NAND-Gate/blob/main/Img-2.png)

# Analyses and Output

![Sample Image](https://github.com/suryakiran69/CMOS-NAND-Gate/blob/main/Img-4.png)

# layout

![Sample Image](https://github.com/suryakiran69/CMOS-NAND-Gate/blob/main/Img-5.png)
