# ieee-floating-point-multiplier

Implementation of [IEEE 754 single precision 32 bit multiplier](https://www.doc.ic.ac.uk/~eedwards/compsys/float/) 
using [Booth's Multiplication Algorithm](https://en.wikipedia.org/wiki/Booth%27s_multiplication_algorithm) for 
[Xilinx Virtex II pro FPGA] (https://reference.digilentinc.com/reference/programmable-logic/virtex-ii-pro/start). 

### High Level Design
<p align="center">
  <img width="460" height="300" src="https://github.com/aaiahmed/ieee-floating-point-multiplier/blob/main/image/TopSchema.png">
</p>

### Block Diagrams 
<p align="center">
  <img width="460" height="300" src="https://github.com/aaiahmed/ieee-floating-point-multiplier/blob/main/image/TopDetail.png">
</p>

#### 24 bit multiplier
<p align="center">
  <img width="460" height="300" src="https://github.com/aaiahmed/ieee-floating-point-multiplier/blob/main/image/Multiplier.png">
</p>
