<spirit:component xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1/component.xsd">
  <spirit:vendor>Actel</spirit:vendor>
  <spirit:library>DirectCore</spirit:library>
  <spirit:name>COREAES128</spirit:name>
  <spirit:version>3.3.100</spirit:version>
  <spirit:busInterfaces>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
  </spirit:memoryMaps>
  <spirit:hwModel>
    <spirit:views>
      <spirit:view>
        <spirit:name>VerilogSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>fs-VerilogSource-Base-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-AGL-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-AFS-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-AGLE-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-A3P-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-A3PE-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-A3PL-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-APA-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-AX-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-Base-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-AGL-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-AFS-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-A3P-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-A3PE-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-A3PL-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-APA-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-AX-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-AGLE-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-RTAX-S-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-RTAX-S-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-SmartFusion-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-SmartFusion-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-G4-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-G4-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-RTG4-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-RTG4-O</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Base-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-AGL-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="20"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-AFS-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="17"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-AGLE-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="21"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-A3P-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="15"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-A3PE-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="16"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-A3PL-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="22"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-APA-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="14"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-AX-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="11"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Base-O">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-AGL-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="20"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-AFS-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="17"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-A3P-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="15"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-A3PE-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="16"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-A3PL-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="22"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-APA-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="14"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-AX-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="11"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-AGLE-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="21"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-RTAX-S-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="12"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-RTAX-S-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="12"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-SmartFusion-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="18"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-SmartFusion-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="18"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-G4-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicOrTerms>
                    <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm>
                    <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="24"></actel-cc:logicTerm></actel-cc:logicOrTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-G4-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicOrTerms>
                    <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm>
                    <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="24"></actel-cc:logicTerm></actel-cc:logicOrTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-RTG4-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-RTG4-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VerilogSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>TB_USER_VERILOG_STIMULUS_FILESET-U</spirit:fileSetRef>
        <spirit:fileSetRef>USER_TB_VERILOG_ANY_SIMULATION_FILESET</spirit:fileSetRef>
        <spirit:fileSetRef>TB_USER_VERILOG_STIMULUS_FILESET-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogModes-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogModes-O</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VERILOG_STIMULUS_FILESET-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VERILOG_ANY_SIMULATION_FILESET"></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VERILOG_STIMULUS_FILESET-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogModes-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogModes-O">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VHDLSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>fs-VHDLSource-Base-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-AGL-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-AFS-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-AGLE-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-A3P-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-A3PE-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-A3PL-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-APA-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-AX-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-Base-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-AGL-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-AFS-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-A3P-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-A3PE-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-A3PL-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-APA-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-AX-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-AGLE-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-RTAX-S-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-RTAX-S-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-SmartFusion-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-SmartFusion-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-G4-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-G4-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-RTG4-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-RTG4-O</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Base-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-AGL-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="20"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-AFS-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="17"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-AGLE-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="21"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-A3P-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="15"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-A3PE-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="16"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-A3PL-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="22"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-APA-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="14"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-AX-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="11"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Base-O">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-AGL-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="20"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-AFS-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="17"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-A3P-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="15"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-A3PE-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="16"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-A3PL-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="22"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-APA-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="14"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-AX-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="11"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-AGLE-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="21"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-RTAX-S-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="12"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-RTAX-S-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="12"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-SmartFusion-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="18"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-SmartFusion-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="18"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-G4-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicOrTerms>
                    <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm>
                    <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="24"></actel-cc:logicTerm></actel-cc:logicOrTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-G4-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicOrTerms>
                    <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm>
                    <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="24"></actel-cc:logicTerm></actel-cc:logicOrTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-RTG4-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-RTG4-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VHDLSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>TB_USER_VHDL_STIMULUS_FILESET-U</spirit:fileSetRef>
        <spirit:fileSetRef>USER_TB_VHDL_ANY_SIMULATION_FILESET</spirit:fileSetRef>
        <spirit:fileSetRef>TB_USER_VHDL_STIMULUS_FILESET-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLModes-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLModes-O</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VHDL_STIMULUS_FILESET-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VHDL_ANY_SIMULATION_FILESET"></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VHDL_STIMULUS_FILESET-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLModes-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLModes-O">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>Documentation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language></spirit:language>
        <spirit:fileSetRef>fs-Docs-All</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-Docs-All"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
    </spirit:views>
    <spirit:signals>
      <spirit:signal>
        <spirit:name>NRESET</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>CLK</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>EN</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>CLR</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>ED</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="CFG_MODE" actel-cc:termValue="3"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:requiredConnection>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="CFG_MODE" actel-cc:termValue="3"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>D</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>127</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>K</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>31</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>KSEL</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>KWR</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>KEXP</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>Q</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>127</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>QVAL</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>READY</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>KRDY</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
    </spirit:signals>
    <spirit:hwParameters>
      <spirit:hwParameter spirit:id="FAMILY" spirit:name="FAMILY" spirit:prompt="FPGA Family:" spirit:dataType="int" spirit:choiceRef="Choice_FamilyValue" spirit:choiceStyle="combo" spirit:configGroups="globalConfig" spirit:resolve="user">17</spirit:hwParameter>
      <spirit:hwParameter spirit:id="CFG_MODE" spirit:name="CFG_MODE" spirit:prompt="Mode" spirit:dataType="int" spirit:choiceRef="Choice_CfgMode" spirit:choiceStyle="combo" spirit:configGroups="Configure Encrypt/Decrypt" spirit:resolve="user">3</spirit:hwParameter>
    </spirit:hwParameters>
  <spirit:vendorExtensions>
    <actel-cc:variantParameters>
      <actel-cc:variantParameter spirit:id="HDL_license" spirit:name="HDL_license" spirit:prompt="License:" spirit:dataType="string" actel-cc:choiceRef="Choice_HDL_license" spirit:resolve="user">U</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="testbench" spirit:name="testbench" spirit:prompt="Testbench:" spirit:dataType="string" actel-cc:choiceRef="Choice_testbench" spirit:resolve="user">User</actel-cc:variantParameter>
    </actel-cc:variantParameters></spirit:vendorExtensions>
  </spirit:hwModel>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>Choice_CfgMode</spirit:name>
      <spirit:enumeration spirit:text="Encryption">1</spirit:enumeration>
      <spirit:enumeration spirit:text="Decryption">2</spirit:enumeration>
      <spirit:enumeration spirit:text="Encryption/Decryption">3</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_FamilyValue</spirit:name>
      <spirit:enumeration spirit:text="Fusion">17</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3">15</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3E">16</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3L">22</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOO">20</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOOe">21</spirit:enumeration>
      <spirit:enumeration spirit:text="PA">14</spirit:enumeration>
      <spirit:enumeration spirit:text="Axcelerator">11</spirit:enumeration>
      <spirit:enumeration spirit:text="RTAX-S">12</spirit:enumeration>
      <spirit:enumeration spirit:text="SmartFusion">18</spirit:enumeration>
      <spirit:enumeration spirit:text="SmartFusion2">19</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOO2">24</spirit:enumeration>
      <spirit:enumeration spirit:text="RTG4">25</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_HDL_license</spirit:name>
      <spirit:enumeration spirit:text="Obfuscated">O</spirit:enumeration>
      <spirit:enumeration spirit:text="RTL">U</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_testbench</spirit:name>
      <spirit:enumeration spirit:text="None">None</spirit:enumeration>
      <spirit:enumeration spirit:text="User">User</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-Base-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vlog/coreaes128.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/dsched.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/imixc.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/isbox.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/ksched.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/ksram.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/mixc.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/sbox.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/shisb.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/stables.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/stcorr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-Base-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vhdl/components.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/coreaes128.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/coreaes128_functions.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/dsched.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/imixc.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/isbox.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/ksched.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/ksram.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/mixc.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/sbox.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/shisb.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/stables.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/stcorr.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-AGL-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vlog/actram32x32p_agl.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/actram512x8p_agl.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-AGL-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vhdl/actram32x32p_agl.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/actram512x8p_agl.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-AFS-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vlog/actram32x32p_afs.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/actram512x8p_afs.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-AFS-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vhdl/actram32x32p_afs.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/actram512x8p_afs.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-AGLE-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vlog/actram32x32p_agle.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/actram512x8p_agle.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-AGLE-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vhdl/actram32x32p_agle.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/actram512x8p_agle.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-A3P-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vlog/actram32x32p_pa3.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/actram512x8p_pa3.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-A3P-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vhdl/actram32x32p_pa3.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/actram512x8p_pa3.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-A3PE-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vlog/actram32x32p_pa3e.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/actram512x8p_pa3e.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-A3PE-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vhdl/actram32x32p_pa3e.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/actram512x8p_pa3e.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-A3PL-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vlog/actram32x32p_pa3l.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/actram512x8p_pa3l.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-A3PL-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vhdl/actram32x32p_pa3l.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/actram512x8p_pa3l.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-APA-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vlog/actram32x32p_apa.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/actram256x8p_apa.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-APA-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vhdl/actram32x32p_apa.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/actram256x8p_apa.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-AX-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vlog/actram32x32p_ax.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/actram512x8p_ax.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-AX-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vhdl/actram32x32p_ax.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/actram512x8p_ax.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VERILOG_STIMULUS_FILESET-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>coreparameters.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:isIncludeFile></actel-cc:isIncludeFile></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/test/user/user_coreaes128.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/test/user/tb_user_coreaes128.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>tb_vlog</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VHDL_STIMULUS_FILESET-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>coreparameters.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/test/user/coreaes128_pkg.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/test/user/user_coreaes128.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/test/user/tb_user_coreaes128.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>tb_vhdl</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-Base-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/coreaes128.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/dsched.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/imixc.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/isbox.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/ksched.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/ksram.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/mixc.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/sbox.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/shisb.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/stables.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/stcorr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-Base-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/components.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/coreaes128.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/coreaes128_functions.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/dsched.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/imixc.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/isbox.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/ksched.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/ksram.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/mixc.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/sbox.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/shisb.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/stables.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/stcorr.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-AGL-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram512x8p_agl.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram32x32p_agl.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-AGL-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram32x32p_agl.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram512x8p_agl.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-AFS-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram32x32p_afs.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram512x8p_afs.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-AFS-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram32x32p_afs.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram512x8p_afs.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-A3P-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram32x32p_pa3.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram512x8p_pa3.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-A3P-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram32x32p_pa3.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram512x8p_pa3.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-A3PE-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram32x32p_pa3e.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram512x8p_pa3e.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-A3PE-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram32x32p_pa3e.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram512x8p_pa3e.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-A3PL-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram32x32p_pa3l.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram512x8p_pa3l.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-A3PL-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram32x32p_pa3l.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram512x8p_pa3l.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-APA-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram32x32p_apa.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram256x8p_apa.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-APA-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram32x32p_apa.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram256x8p_apa.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-AX-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram32x32p_ax.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram512x8p_ax.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-AX-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram32x32p_ax.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram512x8p_ax.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-AGLE-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram32x32p_agle.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram512x8p_agle.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-AGLE-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram32x32p_agle.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram512x8p_agle.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-Docs-All">
    <spirit:file>
      <spirit:name>docs/CoreAES128_HB.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>docs/CoreAES128_RN.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="USER_TB_VERILOG_ANY_SIMULATION_FILESET">
    <spirit:file>
      <spirit:name>mti/scripts/wave_vlog.do</spirit:name>
      <spirit:userFileType>DO</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="USER_TB_VHDL_ANY_SIMULATION_FILESET">
    <spirit:file>
      <spirit:name>mti/scripts/wave_vhdl.do</spirit:name>
      <spirit:userFileType>DO</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VERILOG_STIMULUS_FILESET-O">
    <spirit:file>
      <spirit:name>coreparameters.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:isIncludeFile></actel-cc:isIncludeFile></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/test/user/user_coreaes128.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/test/user/tb_user_coreaes128.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>tb_vlog</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VHDL_STIMULUS_FILESET-O">
    <spirit:file>
      <spirit:name>coreparameters.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/test/user/coreaes128_pkg.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/test/user/user_coreaes128.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/test/user/tb_user_coreaes128.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>tb_vhdl</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-RTAX-S-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vlog/actram32x32p_ax.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vlog/actram512x8p_ax.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-RTAX-S-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram32x32p_ax.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vlog/actram512x8p_ax.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-RTAX-S-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>core/vhdl/actram32x32p_ax.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/vhdl/actram512x8p_ax.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-RTAX-S-O">
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram32x32p_ax.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core_obfuscated/vhdl/actram512x8p_ax.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLModes-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>modes/cbc_coreaes128.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>modes/cfb_coreaes128.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>modes/ctr_coreaes128.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>modes/ofb_coreaes128.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLModes-O">
    <spirit:file>
      <spirit:name>modes/cbc_coreaes128.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>modes/cfb_coreaes128.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>modes/ctr_coreaes128.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>modes/ofb_coreaes128.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogModes-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>modes/cbc_coreaes128.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>modes/cfb_coreaes128.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>modes/ctr_coreaes128.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>modes/ofb_coreaes128.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogModes-O">
    <spirit:file>
      <spirit:name>modes/cbc_coreaes128.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>modes/cfb_coreaes128.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>modes/ctr_coreaes128.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>modes/ofb_coreaes128.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-SmartFusion-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/actram32x32p_smartfusion.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/actram512x8p_smartfusion.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-SmartFusion-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/actram32x32p_smartfusion.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/actram512x8p_smartfusion.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-SmartFusion-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/actram32x32p_smartfusion.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/actram512x8p_smartfusion.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-SmartFusion-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/actram32x32p_smartfusion.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/actram512x8p_smartfusion.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-G4-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/actram32x32p_g4.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/actram512x8p_g4.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-G4-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/actram32x32p_g4.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/actram512x8p_g4.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-G4-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/actram32x32p_g4.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/actram512x8p_g4.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-G4-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/actram32x32p_g4.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/actram512x8p_g4.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-RTG4-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/actram32x32p_rtg4.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/actram512x8p_rtg4.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-RTG4-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/actram32x32p_rtg4.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/actram512x8p_rtg4.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-RTG4-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/actram32x32p_rtg4.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/actram512x8p_rtg4.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-RTG4-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/actram32x32p_rtg4.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/actram512x8p_rtg4.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREAES128_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  </spirit:fileSets>
  <spirit:vendorExtensions>
    <actel-cc:displayName>CoreAES128</actel-cc:displayName>
    <actel-cc:description>The CoreAES128 macro implements the Advanced Encryption Standard (AES), which provides a means of securing data.  AES utilizes the Rijndael algorithm, which is described in detail in Federal Information Processing Standards (FIPS) Publication (PUB) 197.</actel-cc:description>
    <actel-cc:packageTimestamp>20141209115536</actel-cc:packageTimestamp>
    <actel-cc:type typeName="IP"/>
    <actel-cc:instantiateOnCreation value="true"/>
    <actel-cc:categories categoryName="OS" style="hidden">
      <actel-cc:category name="PC">
      </actel-cc:category>
      <actel-cc:category name="Linux">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="min_libero_version" style="hidden">
      <actel-cc:category name="8.6">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Core Provider">
      <actel-cc:category name="Actel">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Functional Category">
      <actel-cc:category name="Peripherals">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Market Segment">
      <actel-cc:category name="Aerospace">
      </actel-cc:category>
      <actel-cc:category name="Automotive">
      </actel-cc:category>
      <actel-cc:category name="Military">
      </actel-cc:category>
      <actel-cc:category name="Industrial">
      </actel-cc:category>
      <actel-cc:category name="Medical">
      </actel-cc:category>
      <actel-cc:category name="Consumer">
      </actel-cc:category>
      <actel-cc:category name="Multimedia">
      </actel-cc:category>
      <actel-cc:category name="Gaming">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Temperature Grade" style="hidden">
      <actel-cc:category name="Automotive">
      </actel-cc:category>
      <actel-cc:category name="Commercial">
      </actel-cc:category>
      <actel-cc:category name="Industrial">
      </actel-cc:category>
      <actel-cc:category name="Military">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Interface Type">
    </actel-cc:categories>
    <actel-cc:categories categoryName="Product Family" style="checkbox">
      <actel-cc:category name="Fusion">
      </actel-cc:category>
      <actel-cc:category name="ProASIC3">
      </actel-cc:category>
      <actel-cc:category name="ProASIC3E">
      </actel-cc:category>
      <actel-cc:category name="ProASIC3L">
      </actel-cc:category>
      <actel-cc:category name="IGLOO">
      </actel-cc:category>
      <actel-cc:category name="IGLOOe">
      </actel-cc:category>
      <actel-cc:category name="PA">
      </actel-cc:category>
      <actel-cc:category name="Axcelerator">
      </actel-cc:category>
      <actel-cc:category name="RTAX-S">
      </actel-cc:category>
      <actel-cc:category name="SmartFusion">
      </actel-cc:category>
      <actel-cc:category name="SmartFusion2">
      </actel-cc:category>
      <actel-cc:category name="IGLOO2">
      </actel-cc:category>
      <actel-cc:category name="RTG4">
      </actel-cc:category>
    </actel-cc:categories>
  </spirit:vendorExtensions>
</spirit:component>
