verilog xil_defaultlib --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/5bb9/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/70fd/hdl" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/6180/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/a08d/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/0a8d/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/0000/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/ef07/hdl" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/b37e/hdl" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/f90c/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/b65a" \
"../../../bd/base/ip/base_processing_system7_0_0/sim/base_processing_system7_0_0.v" \
"../../../bd/base/ip/base_xlconcat_0_0/sim/base_xlconcat_0_0.v" \
"../../../bd/base/ip/base_v_axi4s_vid_out_0_0/sim/base_v_axi4s_vid_out_0_0.v" \
"../../../bd/base/ip/base_v_vid_in_axi4s_0_0/sim/base_v_vid_in_axi4s_0_0.v" \
"../../../bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_0/sim/bd_e763_ila_lib_0.v" \
"../../../bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v" \
"../../../bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/sim/bd_e763_g_inst_0.v" \
"../../../bd/base/ip/base_system_ila_0_0/bd_0/sim/bd_e763.v" \
"../../../bd/base/ip/base_system_ila_0_0/sim/base_system_ila_0_0.v" \
"../../../bd/base/ip/base_vio_0_0/sim/base_vio_0_0.v" \

sv xil_defaultlib --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/5bb9/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/70fd/hdl" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/6180/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/a08d/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/0a8d/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/0000/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/ef07/hdl" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/b37e/hdl" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/f90c/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/b65a" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_b441_s00a2s_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_b441_s01a2s_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_b441_m00s2a_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_b441_m00e_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_b441_m00arn_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_b441_m00rn_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_b441_m00awn_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_b441_m00wn_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_b441_m00bn_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_b441_sawn_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_b441_swn_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_b441_sbn_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_b441_s01mmu_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_b441_s01tr_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_b441_s01sic_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_b441_sarn_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_b441_srn_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_b441_s00mmu_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_b441_s00tr_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_b441_s00sic_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_b441_arsw_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_b441_rsw_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_b441_awsw_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_b441_wsw_0.sv" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_b441_bsw_0.sv" \

verilog xil_defaultlib --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/5bb9/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/70fd/hdl" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/6180/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/a08d/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/0a8d/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/0000/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/ef07/hdl" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/b37e/hdl" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/f90c/hdl/verilog" --include "../../../../piSmasher_4.0.srcs/sources_1/bd/base/ipshared/b65a" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_b441_one_0.v" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/sim/bd_b441.v" \
"../../../bd/base/ip/base_smartconnect_0_0/sim/base_smartconnect_0_0.v" \
"../../../bd/base/ip/base_v_tpg_0_0/sim/base_v_tpg_0_0.v" \
"../../../bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0.v" \
"../../../bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/sim/bd_27a2_ila_lib_0.v" \
"../../../bd/base/ip/base_system_ila_0_1/bd_0/sim/bd_27a2.v" \
"../../../bd/base/ip/base_system_ila_0_1/sim/base_system_ila_0_1.v" \
"../../../bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/sim/bd_26e2_ila_lib_0.v" \
"../../../bd/base/ip/base_system_ila_0_2/bd_0/sim/bd_26e2.v" \
"../../../bd/base/ip/base_system_ila_0_2/sim/base_system_ila_0_2.v" \
"../../../bd/base/ip/base_xbar_0/sim/base_xbar_0.v" \
"../../../bd/base/ip/base_auto_pc_0/sim/base_auto_pc_0.v" \
"../../../bd/base/sim/base.v" \

verilog xil_defaultlib "glbl.v"

nosort
