Classic Timing Analyzer report for LFSR
Fri Mar 11 16:50:00 2016
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.987 ns                                       ; enable      ; out[0]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.925 ns                                       ; out[2]~reg0 ; out[2]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.608 ns                                      ; seed        ; out[0]~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; out[1]~reg0 ; out[2]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                             ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; out[2]~reg0 ; out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; out[1]~reg0 ; out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; out[4]~reg0 ; out[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.523 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; out[5]~reg0 ; out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.521 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; out[4]~reg0 ; out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.422 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; out[0]~reg0 ; out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.420 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; out[3]~reg0 ; out[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.419 ns                ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+--------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To          ; To Clock ;
+-------+--------------+------------+--------+-------------+----------+
; N/A   ; None         ; 2.987 ns   ; enable ; out[0]~reg0 ; clk      ;
; N/A   ; None         ; 2.847 ns   ; seed   ; out[0]~reg0 ; clk      ;
+-------+--------------+------------+--------+-------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To     ; From Clock ;
+-------+--------------+------------+-------------+--------+------------+
; N/A   ; None         ; 6.925 ns   ; out[2]~reg0 ; out[2] ; clk        ;
; N/A   ; None         ; 6.134 ns   ; out[0]~reg0 ; out[0] ; clk        ;
; N/A   ; None         ; 6.045 ns   ; out[4]~reg0 ; out[4] ; clk        ;
; N/A   ; None         ; 6.044 ns   ; out[5]~reg0 ; out[5] ; clk        ;
; N/A   ; None         ; 5.649 ns   ; out[1]~reg0 ; out[1] ; clk        ;
; N/A   ; None         ; 5.588 ns   ; out[3]~reg0 ; out[3] ; clk        ;
+-------+--------------+------------+-------------+--------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+--------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To          ; To Clock ;
+---------------+-------------+-----------+--------+-------------+----------+
; N/A           ; None        ; -2.608 ns ; seed   ; out[0]~reg0 ; clk      ;
; N/A           ; None        ; -2.748 ns ; enable ; out[0]~reg0 ; clk      ;
+---------------+-------------+-----------+--------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Mar 11 16:50:00 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LFSR -c LFSR --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "out[2]~reg0" and destination register "out[3]~reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.526 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N9; Fanout = 2; REG Node = 'out[2]~reg0'
            Info: 2: + IC(0.217 ns) + CELL(0.309 ns) = 0.526 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 2; REG Node = 'out[3]~reg0'
            Info: Total cell delay = 0.309 ns ( 58.75 % )
            Info: Total interconnect delay = 0.217 ns ( 41.25 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.458 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 2; REG Node = 'out[3]~reg0'
                Info: Total cell delay = 1.472 ns ( 59.89 % )
                Info: Total interconnect delay = 0.986 ns ( 40.11 % )
            Info: - Longest clock path from clock "clk" to source register is 2.458 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X19_Y6_N9; Fanout = 2; REG Node = 'out[2]~reg0'
                Info: Total cell delay = 1.472 ns ( 59.89 % )
                Info: Total interconnect delay = 0.986 ns ( 40.11 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "out[0]~reg0" (data pin = "enable", clock pin = "clk") is 2.987 ns
    Info: + Longest pin to register delay is 5.355 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 1; PIN Node = 'enable'
        Info: 2: + IC(4.034 ns) + CELL(0.357 ns) = 5.200 ns; Loc. = LCCOMB_X19_Y6_N0; Fanout = 1; COMB Node = 'out~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.355 ns; Loc. = LCFF_X19_Y6_N1; Fanout = 2; REG Node = 'out[0]~reg0'
        Info: Total cell delay = 1.321 ns ( 24.67 % )
        Info: Total interconnect delay = 4.034 ns ( 75.33 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.458 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X19_Y6_N1; Fanout = 2; REG Node = 'out[0]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.89 % )
        Info: Total interconnect delay = 0.986 ns ( 40.11 % )
Info: tco from clock "clk" to destination pin "out[2]" through register "out[2]~reg0" is 6.925 ns
    Info: + Longest clock path from clock "clk" to source register is 2.458 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X19_Y6_N9; Fanout = 2; REG Node = 'out[2]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.89 % )
        Info: Total interconnect delay = 0.986 ns ( 40.11 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.373 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N9; Fanout = 2; REG Node = 'out[2]~reg0'
        Info: 2: + IC(2.411 ns) + CELL(1.962 ns) = 4.373 ns; Loc. = PIN_C14; Fanout = 0; PIN Node = 'out[2]'
        Info: Total cell delay = 1.962 ns ( 44.87 % )
        Info: Total interconnect delay = 2.411 ns ( 55.13 % )
Info: th for register "out[0]~reg0" (data pin = "seed", clock pin = "clk") is -2.608 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.458 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X19_Y6_N1; Fanout = 2; REG Node = 'out[0]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.89 % )
        Info: Total interconnect delay = 0.986 ns ( 40.11 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.215 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 1; PIN Node = 'seed'
        Info: 2: + IC(3.979 ns) + CELL(0.272 ns) = 5.060 ns; Loc. = LCCOMB_X19_Y6_N0; Fanout = 1; COMB Node = 'out~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.215 ns; Loc. = LCFF_X19_Y6_N1; Fanout = 2; REG Node = 'out[0]~reg0'
        Info: Total cell delay = 1.236 ns ( 23.70 % )
        Info: Total interconnect delay = 3.979 ns ( 76.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Fri Mar 11 16:50:00 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


