fn @get_vector_width() -> i32 { 4 }

// amount of full vector iterations that trigger loop vectorization
static simd_iter_threshold = 2;
