Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : top
Version: S-2021.06-SP2
Date   : Wed Nov 30 09:35:48 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             120.00
  Critical Path Length:  256051376.00
  Critical Path Slack:    -6051376.00
  Critical Path Clk Period:
                         250000000.00
  Total Negative Slack:  -17410624.00
  No. of Violating Paths:        4.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               8328
  Buf/Inv Cell Count:            1776
  Buf Cell Count:                   0
  Inv Cell Count:                1776
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8328
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:
                    3931330491.000000
  Noncombinational Area:     0.000000
  Buf/Inv Area:      405673920.000000
  Total Buffer Area:             0.00
  Total Inverter Area:   405673920.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:        3931330491.000000
  Design Area:      3931330491.000000


  Design Rules
  -----------------------------------
  Total Number of Nets:          8392
  Nets With Violations:          8328
  Max Trans Violations:          8328
  Max Cap Violations:               0
  -----------------------------------


  Hostname: leoforos

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    6.03
  Logic Optimization:                 14.83
  Mapping Optimization:              108.91
  -----------------------------------------
  Overall Compile Time:              164.15
  Overall Compile Wall Clock Time:   164.62

  --------------------------------------------------------------------

  Design  WNS: 6051376.00  TNS: 17410624.00  Number of Violating Paths: 4


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
