\doxysection{stm32f4xx\+\_\+hal\+\_\+tim.\+h}
\hypertarget{stm32f4xx__hal__tim_8h_source}{}\label{stm32f4xx__hal__tim_8h_source}\index{mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_tim.h@{mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_tim.h}}
\mbox{\hyperlink{stm32f4xx__hal__tim_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00038\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00039\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_HAL\_TIM\_H}}
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_HAL\_TIM\_H}}
\DoxyCodeLine{00041\ }
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00043\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00045\ }
\DoxyCodeLine{00046\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{00048\ }
\DoxyCodeLine{00057\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00058\ }
\DoxyCodeLine{00062\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00063\ \{}
\DoxyCodeLine{00064\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_afc886119e6709bb576d25b5cf8d12d92}{Prescaler}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00067\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a16d0c02a8f35426360a64c0706656e35}{CounterMode}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00070\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a8fab2bc184bb756763ff59c729b5be55}{Period}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00074\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_ade59c3a547a5409da845592f30596d17}{ClockDivision}};\ \ \ \ \ }
\DoxyCodeLine{00077\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_aa949328175500fd1d112f64a4db5ae79}{RepetitionCounter}};\ \ }
\DoxyCodeLine{00085\ \}\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}};}
\DoxyCodeLine{00086\ }
\DoxyCodeLine{00091\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00092\ \{}
\DoxyCodeLine{00093\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_ae5faa1cba0b3f1ab6179cc54e1015ee8}{OCMode}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00096\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a61fb5b9ef4154de67620ac81085a0e39}{Pulse}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00099\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a556b7137d041aceed3e45c87cbfb39cd}{OCPolarity}};\ \ \ \ }
\DoxyCodeLine{00102\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a21922d8e2fee659d081c4be4c500d1d4}{OCNPolarity}};\ \ \ }
\DoxyCodeLine{00106\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a4c4203c5ed779ac86fb793bb9d628e55}{OCFastMode}};\ \ \ }
\DoxyCodeLine{00111\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_ace3e2b76ca2fca0f4961585ed9ebecf5}{OCIdleState}};\ \ \ }
\DoxyCodeLine{00115\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a0d70cc51990d7433fd76cc6ed1d06237}{OCNIdleState}};\ \ }
\DoxyCodeLine{00118\ \}\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}};\ \ }
\DoxyCodeLine{00119\ }
\DoxyCodeLine{00123\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00124\ \{}
\DoxyCodeLine{00125\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_af127f01162853e39ae616b43cc52b674}{OCMode}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00128\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a4f1fbf6d60812c3194e9ee8a05f5cfa6}{Pulse}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00131\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a3028787ad41698072cbf70ddf1b6c984}{OCPolarity}};\ \ \ \ }
\DoxyCodeLine{00134\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a00deac6c3347b0482955d936351c6388}{OCNPolarity}};\ \ \ }
\DoxyCodeLine{00138\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_aef11bcea1dbf3e3ddf2a4bbc2846bb1e}{OCIdleState}};\ \ \ }
\DoxyCodeLine{00142\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a37bc0a680d53458bf4c42ebb277b0c2c}{OCNIdleState}};\ \ }
\DoxyCodeLine{00146\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a8589cf95218ea62604b845054b36b772}{ICPolarity}};\ \ \ \ }
\DoxyCodeLine{00149\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a9e8853f17e85393a869aa2ecb315f030}{ICSelection}};\ \ \ }
\DoxyCodeLine{00152\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a883e69dec14d8bde9914906be1b04ad7}{ICFilter}};\ \ \ \ \ \ }
\DoxyCodeLine{00154\ \}\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\_OnePulse\_InitTypeDef}};\ \ }
\DoxyCodeLine{00155\ }
\DoxyCodeLine{00156\ }
\DoxyCodeLine{00161\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00162\ \{}
\DoxyCodeLine{00163\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_ab122383ebc0926c49a814546471da9b3}{ICPolarity}};\ \ \ }
\DoxyCodeLine{00166\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_aad80556490de79727ba1269c851e9724}{ICSelection}};\ \ }
\DoxyCodeLine{00169\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a452a4a459b6f7b7c478db032de9b0d72}{ICPrescaler}};\ \ }
\DoxyCodeLine{00172\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_ae8432aa11b5495b252ac7ae299eabb32}{ICFilter}};\ \ \ \ \ }
\DoxyCodeLine{00174\ \}\ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\_IC\_InitTypeDef}};}
\DoxyCodeLine{00175\ }
\DoxyCodeLine{00180\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00181\ \{}
\DoxyCodeLine{00182\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ab1e4b0752d88c04081e3ff2fea6aa52e}{EncoderMode}};\ \ \ }
\DoxyCodeLine{00185\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a3e27323d593e4f3b95ebaa3772e79618}{IC1Polarity}};\ \ \ }
\DoxyCodeLine{00188\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a85fbdebacff594ff1ad0d16eddfdc179}{IC1Selection}};\ \ }
\DoxyCodeLine{00191\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a56307eb4766e3f0e1cd1cd3c4fc2157e}{IC1Prescaler}};\ \ }
\DoxyCodeLine{00194\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a50f3051c1b568b9dcde146199f97f3fb}{IC1Filter}};\ \ \ \ \ }
\DoxyCodeLine{00197\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_abb7968a8ba34e13da1fb8f5916a754ce}{IC2Polarity}};\ \ \ }
\DoxyCodeLine{00200\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a84a39a8667f296b4b3fbe1a0add58396}{IC2Selection}};\ \ }
\DoxyCodeLine{00203\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ac80972d0e157508ff075815da58070cb}{IC2Prescaler}};\ \ }
\DoxyCodeLine{00206\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a30cdb580735007aa9735b2f5cc133049}{IC2Filter}};\ \ \ \ \ }
\DoxyCodeLine{00208\ \}\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\_Encoder\_InitTypeDef}};}
\DoxyCodeLine{00209\ }
\DoxyCodeLine{00213\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00214\ \{}
\DoxyCodeLine{00215\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a54c329013b5f6f87d1c3d2495fca84d2}{ClockSource}};\ \ \ \ \ }
\DoxyCodeLine{00217\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a66453fa8dc8a300267ff5aba08eff5c4}{ClockPolarity}};\ \ \ }
\DoxyCodeLine{00219\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_ae4c0cb6f58da0ec7b99f1c6411d2fee1}{ClockPrescaler}};\ \ }
\DoxyCodeLine{00221\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_adaf66568c766f75c4c661a872ca399e3}{ClockFilter}};\ \ \ \ }
\DoxyCodeLine{00223\ \}\mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\_ClockConfigTypeDef}};}
\DoxyCodeLine{00224\ }
\DoxyCodeLine{00228\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00229\ \{\ }
\DoxyCodeLine{00230\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a01d4b91dd297c4f0582a4d9179abf32f}{ClearInputState}};\ \ \ \ \ \ }
\DoxyCodeLine{00232\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a776d2f14021a82e022468fd46594b8a0}{ClearInputSource}};\ \ \ \ \ }
\DoxyCodeLine{00234\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a49dbc65edc5316822fcabd61cc8409de}{ClearInputPolarity}};\ \ \ }
\DoxyCodeLine{00236\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a509cecb64fec71391ddc8b4703e09cfe}{ClearInputPrescaler}};\ \ }
\DoxyCodeLine{00238\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a6d2e06a970e30aaf4f8a6091e443eecf}{ClearInputFilter}};\ \ \ \ }
\DoxyCodeLine{00240\ \}\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\_ClearInputConfigTypeDef}};}
\DoxyCodeLine{00241\ }
\DoxyCodeLine{00245\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{00246\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_a2792de155698128ade1e505618c1bc43}{SlaveMode}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00248\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_a82efdad1e2ed9edbd4c895987ebfe0f7}{InputTrigger}};\ \ \ \ \ \ }
\DoxyCodeLine{00250\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_afa8fa1801ef5e13115732a495ef11165}{TriggerPolarity}};\ \ \ }
\DoxyCodeLine{00252\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_a57be6d41d77a968f1daeac7b65b1ab4c}{TriggerPrescaler}};\ \ }
\DoxyCodeLine{00254\ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_a07d28f704576a41e37bbb7412e0fba60}{TriggerFilter}};\ \ \ \ \ }
\DoxyCodeLine{00257\ \}\mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}};}
\DoxyCodeLine{00258\ }
\DoxyCodeLine{00262\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00263\ \{}
\DoxyCodeLine{00264\ \ \ \mbox{\hyperlink{group___t_i_m_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00,\ \ \ \ }
\DoxyCodeLine{00265\ \ \ \mbox{\hyperlink{group___t_i_m_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01,\ \ \ \ }
\DoxyCodeLine{00266\ \ \ \mbox{\hyperlink{group___t_i_m_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02,\ \ \ \ }
\DoxyCodeLine{00267\ \ \ \mbox{\hyperlink{group___t_i_m_ggae0994cf5970e56ca4903e9151f40010ca03e3339df71a74ac37820f72c2989371}{HAL\_TIM\_STATE\_TIMEOUT}}\ \ \ \ \ \ \ \ \ \ \ =\ 0x03,\ \ \ \ }
\DoxyCodeLine{00268\ \ \ \mbox{\hyperlink{group___t_i_m_ggae0994cf5970e56ca4903e9151f40010ca318cceb243cb9ca9e01833913e4f90ea}{HAL\_TIM\_STATE\_ERROR}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x04\ \ \ \ \ }
\DoxyCodeLine{00269\ \}\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}};}
\DoxyCodeLine{00270\ }
\DoxyCodeLine{00274\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00275\ \{}
\DoxyCodeLine{00276\ \ \ \mbox{\hyperlink{group___t_i_m_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}}\ \ \ \ \ \ \ \ =\ 0x01,\ \ \ \ }
\DoxyCodeLine{00277\ \ \ \mbox{\hyperlink{group___t_i_m_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}}\ \ \ \ \ \ \ \ =\ 0x02,\ \ \ \ }
\DoxyCodeLine{00278\ \ \ \mbox{\hyperlink{group___t_i_m_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}}\ \ \ \ \ \ \ \ =\ 0x04,\ \ \ \ }
\DoxyCodeLine{00279\ \ \ \mbox{\hyperlink{group___t_i_m_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{HAL\_TIM\_ACTIVE\_CHANNEL\_4}}\ \ \ \ \ \ \ \ =\ 0x08,\ \ \ \ }
\DoxyCodeLine{00280\ \ \ \mbox{\hyperlink{group___t_i_m_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}}\ \ =\ 0x00\ \ \ \ \ }
\DoxyCodeLine{00281\ \}\mbox{\hyperlink{group___t_i_m_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}};}
\DoxyCodeLine{00282\ }
\DoxyCodeLine{00286\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00287\ \{}
\DoxyCodeLine{00288\ \ \ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad0c5f736a15f6d8d14724854c8133bcc}{Instance}};\ \ \ \ \ }
\DoxyCodeLine{00289\ \ \ \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}}\ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_t_i_m___handle_type_def_a8b2e61c3c4128e62cb7be7d35048152e}{Init}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00290\ \ \ \mbox{\hyperlink{group___t_i_m_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}}\ \ \ \ \ \ \ \mbox{\hyperlink{struct_t_i_m___handle_type_def_ae9c5a11c1f5b27c808c0aca453e63870}{Channel}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00291\ \ \ \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ \ \ \ \ \ \ \ \ \ \ *hdma[7];\ \ \ \ \ \ }
\DoxyCodeLine{00293\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_t_i_m___handle_type_def_a2a24b963b57150ed2fb0f051cd87b65a}{Lock}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00294\ \ \ \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \ \ \mbox{\hyperlink{struct_t_i_m___handle_type_def_a6b6eeaf94f2e6e3d0a5bdac44adf21d6}{State}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00295\ \}\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}};}
\DoxyCodeLine{00296\ }
\DoxyCodeLine{00297\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\#define\ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ \ \ ((uint32\_t)0x00000000)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#define\ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ \ \ (TIM\_CCER\_CC1P)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#define\ \ TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE\ \ \ \ (TIM\_CCER\_CC1P\ |\ TIM\_CCER\_CC1NP)\ \ }}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#define\ TIM\_ETRPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\#define\ TIM\_ETRPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ TIM\_ETRPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ TIM\_ETRPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETPS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#define\ TIM\_ETRPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETPS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ TIM\_ETRPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETPS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_DOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR}}
\DoxyCodeLine{00337\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_CENTERALIGNED1\ \ \ \ \ TIM\_CR1\_CMS\_0}}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_CENTERALIGNED2\ \ \ \ \ TIM\_CR1\_CMS\_1}}
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_CENTERALIGNED3\ \ \ \ \ TIM\_CR1\_CMS}}
\DoxyCodeLine{00340\ }
\DoxyCodeLine{00341\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COUNTER\_MODE(MODE)\ (((MODE)\ ==\ TIM\_COUNTERMODE\_UP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_COUNTERMODE\_DOWN)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_COUNTERMODE\_CENTERALIGNED1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_COUNTERMODE\_CENTERALIGNED2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_COUNTERMODE\_CENTERALIGNED3))}}
\DoxyCodeLine{00353\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKDIVISION\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKDIVISION\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR1\_CKD\_0)}}
\DoxyCodeLine{00355\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKDIVISION\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR1\_CKD\_1)}}
\DoxyCodeLine{00356\ }
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKDIVISION\_DIV(DIV)\ (((DIV)\ ==\ TIM\_CLOCKDIVISION\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ TIM\_CLOCKDIVISION\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00359\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ TIM\_CLOCKDIVISION\_DIV4))}}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_TIMING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_0)}}
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_INACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_1)}}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_0\ |\ TIM\_CCMR1\_OC1M\_1)}}
\DoxyCodeLine{00371\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_PWM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_2)}}
\DoxyCodeLine{00372\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_PWM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M)}}
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_FORCED\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_0\ |\ TIM\_CCMR1\_OC1M\_2)}}
\DoxyCodeLine{00374\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_FORCED\_INACTIVE\ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2)}}
\DoxyCodeLine{00375\ }
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\#define\ IS\_TIM\_PWM\_MODE(MODE)\ (((MODE)\ ==\ TIM\_OCMODE\_PWM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMODE\_PWM2))}}
\DoxyCodeLine{00378\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OC\_MODE(MODE)\ (((MODE)\ ==\ TIM\_OCMODE\_TIMING)\ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMODE\_ACTIVE)\ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMODE\_INACTIVE)\ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMODE\_TOGGLE)\ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00383\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMODE\_FORCED\_ACTIVE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMODE\_FORCED\_INACTIVE))}}
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\#define\ TIM\_OUTPUTSTATE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00393\ \textcolor{preprocessor}{\#define\ TIM\_OUTPUTSTATE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCER\_CC1E)}}
\DoxyCodeLine{00394\ }
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OUTPUT\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OUTPUTSTATE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OUTPUTSTATE\_ENABLE))}}
\DoxyCodeLine{00404\ \textcolor{preprocessor}{\#define\ TIM\_OCFAST\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00405\ \textcolor{preprocessor}{\#define\ TIM\_OCFAST\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1FE)}}
\DoxyCodeLine{00406\ }
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\#define\ IS\_TIM\_FAST\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OCFAST\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OCFAST\_ENABLE))}}
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\#define\ TIM\_OUTPUTNSTATE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\#define\ TIM\_OUTPUTNSTATE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCER\_CC1NE)}}
\DoxyCodeLine{00418\ }
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OUTPUTN\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OUTPUTNSTATE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OUTPUTNSTATE\_ENABLE))}}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\#define\ TIM\_OCPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00429\ \textcolor{preprocessor}{\#define\ TIM\_OCPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCER\_CC1P)}}
\DoxyCodeLine{00430\ }
\DoxyCodeLine{00431\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OC\_POLARITY(POLARITY)\ (((POLARITY)\ ==\ TIM\_OCPOLARITY\_HIGH)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_OCPOLARITY\_LOW))}}
\DoxyCodeLine{00440\ \textcolor{preprocessor}{\#define\ TIM\_OCNPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00441\ \textcolor{preprocessor}{\#define\ TIM\_OCNPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCER\_CC1NP)}}
\DoxyCodeLine{00442\ }
\DoxyCodeLine{00443\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCN\_POLARITY(POLARITY)\ (((POLARITY)\ ==\ TIM\_OCNPOLARITY\_HIGH)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_OCNPOLARITY\_LOW))}}
\DoxyCodeLine{00452\ \textcolor{preprocessor}{\#define\ TIM\_OCIDLESTATE\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_OIS1)}}
\DoxyCodeLine{00453\ \textcolor{preprocessor}{\#define\ TIM\_OCIDLESTATE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00454\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCIDLE\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OCIDLESTATE\_SET)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OCIDLESTATE\_RESET))}}
\DoxyCodeLine{00463\ \textcolor{preprocessor}{\#define\ TIM\_OCNIDLESTATE\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_OIS1N)}}
\DoxyCodeLine{00464\ \textcolor{preprocessor}{\#define\ TIM\_OCNIDLESTATE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00465\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCNIDLE\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OCNIDLESTATE\_SET)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00466\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OCNIDLESTATE\_RESET))}}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00475\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0004)}}
\DoxyCodeLine{00476\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0008)}}
\DoxyCodeLine{00477\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x000C)}}
\DoxyCodeLine{00478\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0018)}}
\DoxyCodeLine{00479\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00480\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CHANNELS(CHANNEL)\ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00481\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00482\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00483\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00484\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_ALL))}}
\DoxyCodeLine{00485\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00486\ \textcolor{preprocessor}{\#define\ IS\_TIM\_PWMI\_CHANNELS(CHANNEL)\ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00487\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2))}}
\DoxyCodeLine{00488\ }
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OPM\_CHANNELS(CHANNEL)\ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00490\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2))}}
\DoxyCodeLine{00491\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMPLEMENTARY\_CHANNELS(CHANNEL)\ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00493\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00494\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3))}}
\DoxyCodeLine{00502\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPOLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_RISING}}
\DoxyCodeLine{00503\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPOLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_FALLING}}
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPOLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE}}
\DoxyCodeLine{00505\ }
\DoxyCodeLine{00506\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_POLARITY(POLARITY)\ (((POLARITY)\ ==\ TIM\_ICPOLARITY\_RISING)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_ICPOLARITY\_FALLING)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_ICPOLARITY\_BOTHEDGE))}}
\DoxyCodeLine{00516\ \textcolor{preprocessor}{\#define\ TIM\_ICSELECTION\_DIRECTTI\ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\_0)\ \ \ }}
\DoxyCodeLine{00518\ \textcolor{preprocessor}{\#define\ TIM\_ICSELECTION\_INDIRECTTI\ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\_1)\ \ \ }}
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\#define\ TIM\_ICSELECTION\_TRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S)\ \ \ \ \ }}
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_SELECTION(SELECTION)\ (((SELECTION)\ ==\ TIM\_ICSELECTION\_DIRECTTI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_ICSELECTION\_INDIRECTTI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_ICSELECTION\_TRC))}}
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\_0)\ \ \ \ \ }}
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\_1)\ \ \ \ \ }}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_PRESCALER(PRESCALER)\ (((PRESCALER)\ ==\ TIM\_ICPSC\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00538\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_ICPSC\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00539\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_ICPSC\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00540\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_ICPSC\_DIV8))}}
\DoxyCodeLine{00548\ \textcolor{preprocessor}{\#define\ TIM\_OPMODE\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR1\_OPM)}}
\DoxyCodeLine{00549\ \textcolor{preprocessor}{\#define\ TIM\_OPMODE\_REPETITIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00550\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OPM\_MODE(MODE)\ (((MODE)\ ==\ TIM\_OPMODE\_SINGLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00551\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OPMODE\_REPETITIVE))}}
\DoxyCodeLine{00559\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_TI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_0)}}
\DoxyCodeLine{00560\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_TI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_1)}}
\DoxyCodeLine{00561\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_TI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)}}
\DoxyCodeLine{00562\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ENCODER\_MODE(MODE)\ (((MODE)\ ==\ TIM\_ENCODERMODE\_TI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00563\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_ENCODERMODE\_TI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00564\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_ENCODERMODE\_TI12))\ \ \ }}
\DoxyCodeLine{00572\ \textcolor{preprocessor}{\#define\ TIM\_IT\_UPDATE\ \ \ \ \ \ \ \ \ \ \ (TIM\_DIER\_UIE)}}
\DoxyCodeLine{00573\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_DIER\_CC1IE)}}
\DoxyCodeLine{00574\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_DIER\_CC2IE)}}
\DoxyCodeLine{00575\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_DIER\_CC3IE)}}
\DoxyCodeLine{00576\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_DIER\_CC4IE)}}
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\#define\ TIM\_IT\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_DIER\_COMIE)}}
\DoxyCodeLine{00578\ \textcolor{preprocessor}{\#define\ TIM\_IT\_TRIGGER\ \ \ \ \ \ \ \ \ \ (TIM\_DIER\_TIE)}}
\DoxyCodeLine{00579\ \textcolor{preprocessor}{\#define\ TIM\_IT\_BREAK\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_DIER\_BIE)}}
\DoxyCodeLine{00580\ }
\DoxyCodeLine{00581\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IT(IT)\ ((((IT)\ \&\ 0xFFFFFF00)\ ==\ 0x00000000)\ \&\&\ ((IT)\ !=\ 0x00000000))}}
\DoxyCodeLine{00582\ }
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\#define\ IS\_TIM\_GET\_IT(IT)\ (((IT)\ ==\ TIM\_IT\_UPDATE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_CC1)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_CC2)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00586\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_CC3)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_CC4)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_COM)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00589\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_TRIGGER)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00590\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_BREAK))}}
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_DIER\_UDE)}}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_DIER\_CC1DE)}}
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_DIER\_CC2DE)}}
\DoxyCodeLine{00601\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_DIER\_CC3DE)}}
\DoxyCodeLine{00602\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_DIER\_CC4DE)}}
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_DIER\_COMDE)}}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_DIER\_TDE)}}
\DoxyCodeLine{00605\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_SOURCE(SOURCE)\ ((((SOURCE)\ \&\ 0xFFFF80FF)\ ==\ 0x00000000)\ \&\&\ ((SOURCE)\ !=\ 0x00000000))}}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_Update\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_UG\ \ }}
\DoxyCodeLine{00614\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC1G}}
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC2G}}
\DoxyCodeLine{00616\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC3G}}
\DoxyCodeLine{00617\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC4G}}
\DoxyCodeLine{00618\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_COMG}}
\DoxyCodeLine{00619\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_Trigger\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_TG\ \ }}
\DoxyCodeLine{00620\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_Break\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_BG\ \ }}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\#define\ IS\_TIM\_EVENT\_SOURCE(SOURCE)\ ((((SOURCE)\ \&\ 0xFFFFFF00)\ ==\ 0x00000000)\ \&\&\ ((SOURCE)\ !=\ 0x00000000))}}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SR\_UIF)}}
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SR\_CC1IF)}}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SR\_CC2IF)}}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SR\_CC3IF)}}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SR\_CC4IF)}}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SR\_COMIF)}}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SR\_TIF)}}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_BREAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SR\_BIF)}}
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SR\_CC1OF)}}
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SR\_CC2OF)}}
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SR\_CC3OF)}}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SR\_CC4OF)}}
\DoxyCodeLine{00641\ }
\DoxyCodeLine{00642\ \textcolor{preprocessor}{\#define\ IS\_TIM\_FLAG(FLAG)\ (((FLAG)\ ==\ TIM\_FLAG\_UPDATE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC1)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC2)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC3)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC4)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_COM)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_TRIGGER)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_BREAK)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC1OF)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC2OF)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC3OF)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC4OF))}}
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ETRMODE2\ \ \ \ (TIM\_SMCR\_ETPS\_1)\ }}
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_INTERNAL\ \ \ \ (TIM\_SMCR\_ETPS\_0)\ }}
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR0\ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00664\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR1\ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0)}}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR2\ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_1)}}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR3\ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_1)}}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_TI1ED\ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2)}}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_TI1\ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_2)}}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_TI2\ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_2)}}
\DoxyCodeLine{00670\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ETRMODE1\ \ \ \ (TIM\_SMCR\_TS)}}
\DoxyCodeLine{00671\ }
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE(CLOCK)\ (((CLOCK)\ ==\ TIM\_CLOCKSOURCE\_INTERNAL)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00673\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLOCK)\ ==\ TIM\_CLOCKSOURCE\_ETRMODE2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00674\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLOCK)\ ==\ TIM\_CLOCKSOURCE\_ITR0)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLOCK)\ ==\ TIM\_CLOCKSOURCE\_ITR1)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLOCK)\ ==\ TIM\_CLOCKSOURCE\_ITR2)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00677\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLOCK)\ ==\ TIM\_CLOCKSOURCE\_ITR3)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLOCK)\ ==\ TIM\_CLOCKSOURCE\_TI1ED)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLOCK)\ ==\ TIM\_CLOCKSOURCE\_TI1)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00680\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLOCK)\ ==\ TIM\_CLOCKSOURCE\_TI2)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00681\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLOCK)\ ==\ TIM\_CLOCKSOURCE\_ETRMODE1))}}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_NONINVERTED\ \ \ \ \ \ \ }}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ }}
\DoxyCodeLine{00692\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ }}
\DoxyCodeLine{00693\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE\ \ }}
\DoxyCodeLine{00695\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKPOLARITY(POLARITY)\ (((POLARITY)\ ==\ TIM\_CLOCKPOLARITY\_INVERTED)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_CLOCKPOLARITY\_NONINVERTED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_CLOCKPOLARITY\_RISING)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_CLOCKPOLARITY\_FALLING)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_CLOCKPOLARITY\_BOTHEDGE))}}
\DoxyCodeLine{00707\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV1\ \ \ \ \ }}
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV2\ \ \ \ \ }}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV4\ \ \ \ \ }}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV8\ \ \ \ \ }}
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKPRESCALER(PRESCALER)\ (((PRESCALER)\ ==\ TIM\_CLOCKPRESCALER\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00713\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_CLOCKPRESCALER\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_CLOCKPRESCALER\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_CLOCKPRESCALER\_DIV8))\ }}
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKFILTER(ICFILTER)\ \ \ \ \ \ ((ICFILTER)\ <=\ 0xF)\ }}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_ETR\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0001)\ }}
\DoxyCodeLine{00732\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00733\ }
\DoxyCodeLine{00734\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_SOURCE(SOURCE)\ \ (((SOURCE)\ ==\ TIM\_CLEARINPUTSOURCE\_NONE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_CLEARINPUTSOURCE\_ETR))\ }}
\DoxyCodeLine{00743\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00744\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00745\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_POLARITY(POLARITY)\ \ \ (((POLARITY)\ ==\ TIM\_CLEARINPUTPOLARITY\_INVERTED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00746\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_CLEARINPUTPOLARITY\_NONINVERTED))}}
\DoxyCodeLine{00754\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV1\ \ \ \ \ \ }}
\DoxyCodeLine{00755\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV2\ \ \ \ \ \ }}
\DoxyCodeLine{00756\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV4\ \ \ \ \ \ }}
\DoxyCodeLine{00757\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV8\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00758\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_PRESCALER(PRESCALER)\ \ \ (((PRESCALER)\ ==\ TIM\_CLEARINPUTPRESCALER\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_CLEARINPUTPRESCALER\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00760\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_CLEARINPUTPRESCALER\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00761\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_CLEARINPUTPRESCALER\_DIV8))}}
\DoxyCodeLine{00769\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_FILTER(ICFILTER)\ ((ICFILTER)\ <=\ 0xF)\ }}
\DoxyCodeLine{00777\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0004)}}
\DoxyCodeLine{00779\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_GATED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0005)}}
\DoxyCodeLine{00780\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0006)}}
\DoxyCodeLine{00781\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_EXTERNAL1\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0007)}}
\DoxyCodeLine{00782\ }
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#define\ IS\_TIM\_SLAVE\_MODE(MODE)\ (((MODE)\ ==\ TIM\_SLAVEMODE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_SLAVEMODE\_GATED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00785\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_SLAVEMODE\_RESET)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00786\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_SLAVEMODE\_TRIGGER)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_SLAVEMODE\_EXTERNAL1))}}
\DoxyCodeLine{00795\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00796\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0010)}}
\DoxyCodeLine{00797\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0020)}}
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0030)}}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI1F\_ED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0040)}}
\DoxyCodeLine{00800\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI1FP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0050)}}
\DoxyCodeLine{00801\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI2FP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0060)}}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ETRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0070)}}
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\#define\ TIM\_TS\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0xFFFF)}}
\DoxyCodeLine{00804\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGER\_SELECTION(SELECTION)\ (((SELECTION)\ ==\ TIM\_TS\_ITR0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00805\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00806\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00807\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00808\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_TI1F\_ED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00809\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_TI1FP1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00810\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_TI2FP2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00811\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ETRF))}}
\DoxyCodeLine{00812\ \textcolor{preprocessor}{\#define\ IS\_TIM\_INTERNAL\_TRIGGER\_SELECTION(SELECTION)\ (((SELECTION)\ ==\ TIM\_TS\_ITR0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00814\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00815\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR3))}}
\DoxyCodeLine{00816\ \textcolor{preprocessor}{\#define\ IS\_TIM\_INTERNAL\_TRIGGEREVENT\_SELECTION(SELECTION)\ (((SELECTION)\ ==\ TIM\_TS\_ITR0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00817\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00818\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00819\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00820\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_NONE))}}
\DoxyCodeLine{00828\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_INVERTED\ \ \ \ \ \ }}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_NONINVERTED\ \ \ }}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ \ \ \ \ }}
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE\ \ \ \ \ \ }}
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGERPOLARITY(POLARITY)\ \ \ \ \ (((POLARITY)\ ==\ TIM\_TRIGGERPOLARITY\_INVERTED\ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_TRIGGERPOLARITY\_NONINVERTED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00836\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_TRIGGERPOLARITY\_RISING\ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{00837\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_TRIGGERPOLARITY\_FALLING\ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_TRIGGERPOLARITY\_BOTHEDGE\ \ \ ))}}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV1\ \ \ \ \ }}
\DoxyCodeLine{00847\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV2\ \ \ \ \ }}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV4\ \ \ \ \ }}
\DoxyCodeLine{00849\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV8\ \ \ \ \ }}
\DoxyCodeLine{00851\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGERPRESCALER(PRESCALER)\ \ (((PRESCALER)\ ==\ TIM\_TRIGGERPRESCALER\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00852\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_TRIGGERPRESCALER\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00853\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_TRIGGERPRESCALER\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_TRIGGERPRESCALER\_DIV8))\ }}
\DoxyCodeLine{00862\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGERFILTER(ICFILTER)\ \ \ \ \ ((ICFILTER)\ <=\ 0xF)\ }}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\#define\ TIM\_TI1SELECTION\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00871\ \textcolor{preprocessor}{\#define\ TIM\_TI1SELECTION\_XORCOMBINATION\ \ \ \ \ (TIM\_CR2\_TI1S)}}
\DoxyCodeLine{00872\ }
\DoxyCodeLine{00873\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TI1SELECTION(TI1SELECTION)\ \ \ (((TI1SELECTION)\ ==\ TIM\_TI1SELECTION\_CH1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00874\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TI1SELECTION)\ ==\ TIM\_TI1SELECTION\_XORCOMBINATION))}}
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000)}}
\DoxyCodeLine{00883\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001)}}
\DoxyCodeLine{00884\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_SMCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002)}}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_DIER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003)}}
\DoxyCodeLine{00886\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004)}}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_EGR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000005)}}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCMR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000006)}}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCMR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000007)}}
\DoxyCodeLine{00890\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008)}}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000009)}}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000000A)}}
\DoxyCodeLine{00893\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000000B)}}
\DoxyCodeLine{00894\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000000C)}}
\DoxyCodeLine{00895\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000000D)}}
\DoxyCodeLine{00896\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000000E)}}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000000F)}}
\DoxyCodeLine{00898\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010)}}
\DoxyCodeLine{00899\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_BDTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000011)}}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_DCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000012)}}
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_OR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000013)}}
\DoxyCodeLine{00902\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_BASE(BASE)\ (((BASE)\ ==\ TIM\_DMABase\_CR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_SMCR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_DIER)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_SR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_EGR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCMR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCMR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00910\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCER)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CNT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00912\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_PSC)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_ARR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_RCR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCR3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCR4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_BDTR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00920\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_DCR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_OR))}}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_1Transfer\ \ \ \ \ \ \ \ \ \ \ (0x00000000)}}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_2Transfers\ \ \ \ \ \ \ \ \ \ (0x00000100)}}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_3Transfers\ \ \ \ \ \ \ \ \ \ (0x00000200)}}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_4Transfers\ \ \ \ \ \ \ \ \ \ (0x00000300)}}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_5Transfers\ \ \ \ \ \ \ \ \ \ (0x00000400)}}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_6Transfers\ \ \ \ \ \ \ \ \ \ (0x00000500)}}
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_7Transfers\ \ \ \ \ \ \ \ \ \ (0x00000600)}}
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_8Transfers\ \ \ \ \ \ \ \ \ \ (0x00000700)}}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_9Transfers\ \ \ \ \ \ \ \ \ \ (0x00000800)}}
\DoxyCodeLine{00938\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_10Transfers\ \ \ \ \ \ \ \ \ (0x00000900)}}
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_11Transfers\ \ \ \ \ \ \ \ \ (0x00000A00)}}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_12Transfers\ \ \ \ \ \ \ \ \ (0x00000B00)}}
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_13Transfers\ \ \ \ \ \ \ \ \ (0x00000C00)}}
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_14Transfers\ \ \ \ \ \ \ \ \ (0x00000D00)}}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_15Transfers\ \ \ \ \ \ \ \ \ (0x00000E00)}}
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_16Transfers\ \ \ \ \ \ \ \ \ (0x00000F00)}}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_17Transfers\ \ \ \ \ \ \ \ \ (0x00001000)}}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_18Transfers\ \ \ \ \ \ \ \ \ (0x00001100)}}
\DoxyCodeLine{00947\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_LENGTH(LENGTH)\ (((LENGTH)\ ==\ TIM\_DMABurstLength\_1Transfer)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00948\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_2Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_3Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_4Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_5Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_6Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_7Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00954\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_8Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_9Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_10Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_11Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00958\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_12Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_13Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00960\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_14Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_15Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00962\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_16Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00963\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_17Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00964\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_18Transfers))}}
\DoxyCodeLine{00972\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_FILTER(ICFILTER)\ ((ICFILTER)\ <=\ 0xF)\ }}
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x1)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x2)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x3)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00984\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x4)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_COMMUTATION\ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x5)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00986\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x6)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\#define\ TIM\_CCx\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0001)}}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\#define\ TIM\_CCx\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\#define\ TIM\_CCxN\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0004)}}
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\#define\ TIM\_CCxN\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000)}}
\DoxyCodeLine{01006\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01007\ }
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>State\ =\ HAL\_TIM\_STATE\_RESET)}}
\DoxyCodeLine{01013\ }
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1|=(TIM\_CR1\_CEN))}}
\DoxyCodeLine{01020\ }
\DoxyCodeLine{01026\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_MOE\_ENABLE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>BDTR|=(TIM\_BDTR\_MOE))}}
\DoxyCodeLine{01027\ }
\DoxyCodeLine{01028\ }
\DoxyCodeLine{01029\ \textcolor{comment}{/*\ The\ counter\ of\ a\ timer\ instance\ is\ disabled\ only\ if\ all\ the\ CCx\ and\ CCxN}}
\DoxyCodeLine{01030\ \textcolor{comment}{\ \ \ channels\ have\ been\ disabled\ */}}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\#define\ CCER\_CCxE\_MASK\ ((uint32\_t)(TIM\_CCER\_CC1E\ |\ TIM\_CCER\_CC2E\ |\ TIM\_CCER\_CC3E\ |\ TIM\_CCER\_CC4E))}}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\#define\ CCER\_CCxNE\_MASK\ ((uint32\_t)(TIM\_CCER\_CC1NE\ |\ TIM\_CCER\_CC2NE\ |\ TIM\_CCER\_CC3NE))}}
\DoxyCodeLine{01033\ }
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE(\_\_HANDLE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if\ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&\ CCER\_CCxE\_MASK)\ ==\ 0)\ \(\backslash\)}}
\DoxyCodeLine{01042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if(((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&\ CCER\_CCxNE\_MASK)\ ==\ 0)\ \(\backslash\)}}
\DoxyCodeLine{01044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&=\ \string~(TIM\_CR1\_CEN);\ \(\backslash\)}}
\DoxyCodeLine{01046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01049\ }
\DoxyCodeLine{01050\ \textcolor{comment}{/*\ The\ Main\ Output\ of\ a\ timer\ instance\ is\ disabled\ only\ if\ all\ the\ CCx\ and\ CCxN}}
\DoxyCodeLine{01051\ \textcolor{comment}{\ \ \ channels\ have\ been\ disabled\ */}}
\DoxyCodeLine{01057\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_MOE\_DISABLE(\_\_HANDLE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if\ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&\ CCER\_CCxE\_MASK)\ ==\ 0)\ \(\backslash\)}}
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if(((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&\ CCER\_CCxNE\_MASK)\ ==\ 0)\ \(\backslash\)}}
\DoxyCodeLine{01062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>BDTR\ \&=\ \string~(TIM\_BDTR\_MOE);\ \(\backslash\)}}
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01067\ }
\DoxyCodeLine{01068\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01069\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE\_DMA(\_\_HANDLE\_\_,\ \_\_DMA\_\_)\ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ |=\ (\_\_DMA\_\_))}}
\DoxyCodeLine{01070\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ \&=\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01071\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE\_DMA(\_\_HANDLE\_\_,\ \_\_DMA\_\_)\ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ \&=\ \string~(\_\_DMA\_\_))}}
\DoxyCodeLine{01072\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>SR\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{01073\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_CLEAR\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>SR\ \&=\ \string~(\_\_FLAG\_\_))}}
\DoxyCodeLine{01074\ }
\DoxyCodeLine{01075\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_ITSTATUS(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ ((((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ \&\ (\_\_INTERRUPT\_\_))\ ==\ (\_\_INTERRUPT\_\_))\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{01076\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_CLEAR\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>SR\ \&=\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01077\ }
\DoxyCodeLine{01078\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DIRECTION\_STATUS(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&(TIM\_CR1\_DIR))\ ==\ (TIM\_CR1\_DIR))}}
\DoxyCodeLine{01079\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_PRESCALER\ (\_\_HANDLE\_\_,\ \_\_PRESC\_\_)\ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>PSC\ |=\ (\_\_PRESC\_\_))}}
\DoxyCodeLine{01080\ }
\DoxyCodeLine{01081\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SetICPrescalerValue(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_ICPSC\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01082\ \textcolor{preprocessor}{(((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ (\_\_ICPSC\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ ((\_\_ICPSC\_\_)\ <<\ 8))\ :\(\backslash\)}}
\DoxyCodeLine{01084\ \textcolor{preprocessor}{\ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ (\_\_ICPSC\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01085\ \textcolor{preprocessor}{\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ ((\_\_ICPSC\_\_)\ <<\ 8)))}}
\DoxyCodeLine{01086\ }
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ResetICPrescalerValue(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01088\ \textcolor{preprocessor}{(((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ (uint16\_t)\string~TIM\_CCMR1\_IC1PSC)\ :\(\backslash\)}}
\DoxyCodeLine{01089\ \textcolor{preprocessor}{\ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ (uint16\_t)\string~TIM\_CCMR1\_IC2PSC)\ :\(\backslash\)}}
\DoxyCodeLine{01090\ \textcolor{preprocessor}{\ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ (uint16\_t)\string~TIM\_CCMR2\_IC3PSC)\ :\(\backslash\)}}
\DoxyCodeLine{01091\ \textcolor{preprocessor}{\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ (uint16\_t)\string~TIM\_CCMR2\_IC4PSC))}}
\DoxyCodeLine{01092\ }
\DoxyCodeLine{01106\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SetCompare(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_COMPARE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01107\ \textcolor{preprocessor}{(*(\_\_IO\ uint32\_t\ *)(\&((\_\_HANDLE\_\_)-\/>Instance-\/>CCR1)\ +\ ((\_\_CHANNEL\_\_)\ >>\ 2))\ =\ (\_\_COMPARE\_\_))}}
\DoxyCodeLine{01108\ }
\DoxyCodeLine{01120\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GetCompare(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01121\ \textcolor{preprocessor}{\ \ (*(\_\_IO\ uint32\_t\ *)(\&((\_\_HANDLE\_\_)-\/>Instance-\/>CCR1)\ +\ ((\_\_CHANNEL\_\_)\ >>\ 2)))}}
\DoxyCodeLine{01122\ }
\DoxyCodeLine{01129\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SetCounter(\_\_HANDLE\_\_,\ \_\_COUNTER\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CNT\ =\ (\_\_COUNTER\_\_))}}
\DoxyCodeLine{01130\ }
\DoxyCodeLine{01136\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GetCounter(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CNT)}}
\DoxyCodeLine{01137\ }
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SetAutoreload(\_\_HANDLE\_\_,\ \_\_AUTORELOAD\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>ARR\ =\ (\_\_AUTORELOAD\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{01148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Init.Period\ =\ (\_\_AUTORELOAD\_\_);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01155\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GetAutoreload(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>ARR)}}
\DoxyCodeLine{01156\ }
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SetClockDivision(\_\_HANDLE\_\_,\ \_\_CKD\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01169\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&=\ (uint16\_t)(\string~TIM\_CR1\_CKD);\ \ \(\backslash\)}}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ |=\ (\_\_CKD\_\_);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Init.ClockDivision\ =\ (\_\_CKD\_\_);\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01179\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GetClockDivision(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&\ TIM\_CR1\_CKD)}}
\DoxyCodeLine{01180\ }
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SetICPrescaler(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_ICPSC\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_TIM\_ResetICPrescalerValue((\_\_HANDLE\_\_),\ (\_\_CHANNEL\_\_));\ \ \(\backslash\)}}
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_TIM\_SetICPrescalerValue((\_\_HANDLE\_\_),\ (\_\_CHANNEL\_\_),\ (\_\_ICPSC\_\_));\ \(\backslash\)}}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01204\ }
\DoxyCodeLine{01216\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GetICPrescaler(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01217\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&\ TIM\_CCMR1\_IC1PSC)\ :\(\backslash\)}}
\DoxyCodeLine{01218\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&\ TIM\_CCMR1\_IC2PSC)\ >>\ 8)\ :\(\backslash\)}}
\DoxyCodeLine{01219\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&\ TIM\_CCMR2\_IC3PSC)\ :\(\backslash\)}}
\DoxyCodeLine{01220\ \textcolor{preprocessor}{\ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&\ TIM\_CCMR2\_IC4PSC))\ >>\ 8)}}
\DoxyCodeLine{01225\ \textcolor{comment}{/*\ Include\ TIM\ HAL\ Extension\ module\ */}}
\DoxyCodeLine{01226\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__tim__ex_8h}{stm32f4xx\_hal\_tim\_ex.h}}"{}}}
\DoxyCodeLine{01227\ }
\DoxyCodeLine{01228\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01229\ }
\DoxyCodeLine{01230\ \textcolor{comment}{/*\ Time\ Base\ functions\ ********************************************************/}}
\DoxyCodeLine{01231\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga1b288eb68eb52c97b8d187cdd6e9088f}{HAL\_TIM\_Base\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01232\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaaf97adbc39e48456a1c83c54895de83b}{HAL\_TIM\_Base\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01233\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga818f4d5d1e2f417438d281b4ac9efb9c}{HAL\_TIM\_Base\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01234\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga13352a6c9cb3225511e5f29dbb894e84}{HAL\_TIM\_Base\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01235\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{01236\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaf7e5ee80207a338050413e14f7bd24f9}{HAL\_TIM\_Base\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01237\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga78697261126cd2facc463b81e8c4b238}{HAL\_TIM\_Base\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01238\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{01239\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gae517d80e2ac713069767df8e8915971e}{HAL\_TIM\_Base\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01240\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga19443605c97f15b5ede7d8337534ece4}{HAL\_TIM\_Base\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01241\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{01242\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8246aece4afe559642a6da298f7b157a}{HAL\_TIM\_Base\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ *pData,\ \mbox{\hyperlink{shared_8h_a273cf69d639a59973b6019625df33e30}{uint16\_t}}\ Length);}
\DoxyCodeLine{01243\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga7673776de6e35f5cbe887e62e13e87b5}{HAL\_TIM\_Base\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01244\ }
\DoxyCodeLine{01245\ \textcolor{comment}{/*\ Timer\ Output\ Compare\ functions\ **********************************************/}}
\DoxyCodeLine{01246\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga7541c3db71ec7c0b4b54afa473bdb19a}{HAL\_TIM\_OC\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01247\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga79f0c3e3015a81c535a578edc2fee8ca}{HAL\_TIM\_OC\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01248\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gab7ea7555b79c4544ad90dc6d063d2f13}{HAL\_TIM\_OC\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01249\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga2f01705566708fcaceb32bcad01f7498}{HAL\_TIM\_OC\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01250\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{01251\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga5dbbafc75b341b79d29bc41f8ec15492}{HAL\_TIM\_OC\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01252\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga9cb1f62afb99aea0db8cc28b378b68ad}{HAL\_TIM\_OC\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01253\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{01254\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gad3116f3b344392f7b947ff1218ba9ed8}{HAL\_TIM\_OC\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01255\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gacc324ef35c0b207a8331c657d86fc1bd}{HAL\_TIM\_OC\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01256\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{01257\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga6f961349029a84317b7734abbfb9a02c}{HAL\_TIM\_OC\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ *pData,\ \mbox{\hyperlink{shared_8h_a273cf69d639a59973b6019625df33e30}{uint16\_t}}\ Length);}
\DoxyCodeLine{01258\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga27f1f66d2d38ec428580a5feb3628c48}{HAL\_TIM\_OC\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01259\ }
\DoxyCodeLine{01260\ \textcolor{comment}{/*\ Timer\ PWM\ functions\ *********************************************************/}}
\DoxyCodeLine{01261\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga25824b2eed564cc37a8983b99a83bdc7}{HAL\_TIM\_PWM\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01262\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga5bb7b197ace5bab9ef120163ff1520bd}{HAL\_TIM\_PWM\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01263\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaf94d3d2003a4eebed73744ccd5c85974}{HAL\_TIM\_PWM\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01264\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga3abff1ab9a918c30db77c7890e6e2b07}{HAL\_TIM\_PWM\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01265\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{01266\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga11da9bda53a5d21c293bb01da91e592d}{HAL\_TIM\_PWM\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01267\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gae087011858379feeb770ecb4568829d3}{HAL\_TIM\_PWM\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01268\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{01269\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaca1f5fbc35101d0fc7e8af31c9a0c26c}{HAL\_TIM\_PWM\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01270\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga0559af125dc5fb2bb183a6a4b86808b5}{HAL\_TIM\_PWM\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01271\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{01272\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaa4b542b3c0ae347ea580c9e7c8e88b17}{HAL\_TIM\_PWM\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ *pData,\ \mbox{\hyperlink{shared_8h_a273cf69d639a59973b6019625df33e30}{uint16\_t}}\ Length);}
\DoxyCodeLine{01273\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gad77367f9b8d8d17842a913f7d6ce274b}{HAL\_TIM\_PWM\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01274\ }
\DoxyCodeLine{01275\ \textcolor{comment}{/*\ Timer\ Input\ Capture\ functions\ ***********************************************/}}
\DoxyCodeLine{01276\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga342aa1098891f55f59c7867afff589c1}{HAL\_TIM\_IC\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01277\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga2fc9af96c4ec45ba9057e182012f3586}{HAL\_TIM\_IC\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01278\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga202723f23bc46b29b16145f9cceabbbb}{HAL\_TIM\_IC\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01279\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gad1aa484ec0f0559908d9d8128614e7ad}{HAL\_TIM\_IC\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01280\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{01281\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaab393018ca6f8fad04a815feb1796ce7}{HAL\_TIM\_IC\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01282\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga1b5edb103cb27dbd5380e9b24d12658f}{HAL\_TIM\_IC\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01283\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{01284\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac0e3515f374ec6b9d30609cd683649d6}{HAL\_TIM\_IC\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01285\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaf5664e207667c99ef50378813056e5f6}{HAL\_TIM\_IC\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01286\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{01287\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac3b7deffff43a8bdc3e2eea42115efff}{HAL\_TIM\_IC\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ *pData,\ \mbox{\hyperlink{shared_8h_a273cf69d639a59973b6019625df33e30}{uint16\_t}}\ Length);}
\DoxyCodeLine{01288\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8e7dc17f058ef9c826774436d68f80b5}{HAL\_TIM\_IC\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01289\ }
\DoxyCodeLine{01290\ \textcolor{comment}{/*\ Timer\ One\ Pulse\ functions\ ***************************************************/}}
\DoxyCodeLine{01291\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga476d67a220c23ebdc69fac7b09dbaa72}{HAL\_TIM\_OnePulse\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ OnePulseMode);}
\DoxyCodeLine{01292\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gae60b468b11199522c6c83a943439c7b7}{HAL\_TIM\_OnePulse\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01293\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga6579726753cb2b769a21d10bec75219f}{HAL\_TIM\_OnePulse\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01294\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga9b73c7135e8348613f30f3a4d84478e7}{HAL\_TIM\_OnePulse\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01295\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{01296\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga40e43e4f2484df59079e0316d6a6fd23}{HAL\_TIM\_OnePulse\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ OutputChannel);}
\DoxyCodeLine{01297\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac7744a2a063e8bf2909319d70fc764fd}{HAL\_TIM\_OnePulse\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ OutputChannel);}
\DoxyCodeLine{01298\ }
\DoxyCodeLine{01299\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{01300\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gafcde302725d20c6f992f26660d491bb9}{HAL\_TIM\_OnePulse\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ OutputChannel);}
\DoxyCodeLine{01301\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga6bbce5414404228fde71dadd8d1cddc7}{HAL\_TIM\_OnePulse\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ OutputChannel);}
\DoxyCodeLine{01302\ }
\DoxyCodeLine{01303\ \textcolor{comment}{/*\ Timer\ Encoder\ functions\ *****************************************************/}}
\DoxyCodeLine{01304\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga16beb79937c32f993bbc4fdc1e492c52}{HAL\_TIM\_Encoder\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\_Encoder\_InitTypeDef}}*\ sConfig);}
\DoxyCodeLine{01305\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaaf99281fd7635e20c08e48bfc9ea11e3}{HAL\_TIM\_Encoder\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01306\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga1a8e1103bfcc56c2626ed5cf546391d1}{HAL\_TIM\_Encoder\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01307\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga77c8216735a5b1374ea948737eed8a18}{HAL\_TIM\_Encoder\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01308\ \ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{01309\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga6450b21fa2bf6bf71a0f85c0a1519e21}{HAL\_TIM\_Encoder\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01310\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga2d603e9167803b080be1f2915e972bbf}{HAL\_TIM\_Encoder\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01311\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{01312\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga9a573a3203752709841acab8412f541e}{HAL\_TIM\_Encoder\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01313\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac07923b4764255a1e0b82c975689542d}{HAL\_TIM\_Encoder\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01314\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{01315\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8b9798534ad0917d31d581afe720d8cf}{HAL\_TIM\_Encoder\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ *pData1,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ *pData2,\ \mbox{\hyperlink{shared_8h_a273cf69d639a59973b6019625df33e30}{uint16\_t}}\ Length);}
\DoxyCodeLine{01316\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga12ea48505e269532feff5b64f605b56f}{HAL\_TIM\_Encoder\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01317\ }
\DoxyCodeLine{01318\ \textcolor{comment}{/*\ Interrupt\ Handler\ functions\ \ **********************************************/}}
\DoxyCodeLine{01319\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga2dc3ef34340412aa8a01d734d2ff8f88}{HAL\_TIM\_IRQHandler}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01320\ }
\DoxyCodeLine{01321\ \textcolor{comment}{/*\ Control\ functions\ \ *********************************************************/}}
\DoxyCodeLine{01322\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga6e22dfc93b7569da087a115348c3182f}{HAL\_TIM\_OC\_ConfigChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}}*\ sConfig,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01323\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac14a4959f65f51a54e8ff511242e2131}{HAL\_TIM\_PWM\_ConfigChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}}*\ sConfig,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01324\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga34805dabaf748c6eb823275dad2f19f5}{HAL\_TIM\_IC\_ConfigChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\_IC\_InitTypeDef}}*\ sConfig,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01325\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaefb1913440053c45a4f9a50a8c05c6be}{HAL\_TIM\_OnePulse\_ConfigChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\_OnePulse\_InitTypeDef}}*\ sConfig,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ OutputChannel,\ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ InputChannel);}
\DoxyCodeLine{01326\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga0b960485369b4ebb1e5d41e5e9e49770}{HAL\_TIM\_ConfigOCrefClear}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\_ClearInputConfigTypeDef}}\ *\ sClearInputConfig,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01327\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga43403d13849f71285ea1da3f3cb1381f}{HAL\_TIM\_ConfigClockSource}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\_ClockConfigTypeDef}}\ *\ sClockSourceConfig);\ \ \ \ }
\DoxyCodeLine{01328\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga7dfab2adafd2f2e315a9531f1150c201}{HAL\_TIM\_ConfigTI1Input}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ TI1\_Selection);}
\DoxyCodeLine{01329\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga07f536c10b542bc9695f23b1e84b5fce}{HAL\_TIM\_SlaveConfigSynchronization}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}}\ *\ sSlaveConfig);}
\DoxyCodeLine{01330\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8d1a48bb07dcf9030de10b9c6918087c}{HAL\_TIM\_DMABurst\_WriteStart}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ BurstBaseAddress,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ BurstRequestSrc,\ \(\backslash\)}
\DoxyCodeLine{01331\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \ *BurstBuffer,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \ BurstLength);}
\DoxyCodeLine{01332\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8f5649baaf219f2559bbe9e8e2c3658e}{HAL\_TIM\_DMABurst\_WriteStop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ BurstRequestSrc);}
\DoxyCodeLine{01333\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga39c612c473747448615e2e3cb2668224}{HAL\_TIM\_DMABurst\_ReadStart}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ BurstBaseAddress,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ BurstRequestSrc,\ \(\backslash\)}
\DoxyCodeLine{01334\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \ *BurstBuffer,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \ BurstLength);}
\DoxyCodeLine{01335\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga41cfa290ee87229cba1962e78e2a9d01}{HAL\_TIM\_DMABurst\_ReadStop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ BurstRequestSrc);}
\DoxyCodeLine{01336\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gab4a60fe7cbb64a321bdce2ee1b9c8730}{HAL\_TIM\_GenerateEvent}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ EventSource);}
\DoxyCodeLine{01337\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga6528480e73e4e51d5ce8aaca00d64d13}{HAL\_TIM\_ReadCapturedValue}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel);}
\DoxyCodeLine{01338\ }
\DoxyCodeLine{01339\ \textcolor{comment}{/*\ Callback\ in\ non\ blocking\ modes\ (Interrupt\ and\ DMA)\ *************************/}}
\DoxyCodeLine{01340\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8a3b0ad512a6e6c6157440b68d395eac}{HAL\_TIM\_PeriodElapsedCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01341\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga1fc39499fe9db8b7fb88005e9f107a36}{HAL\_TIM\_OC\_DelayElapsedCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01342\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga77a2401a35ddd9bd0b8fc28331b81381}{HAL\_TIM\_IC\_CaptureCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01343\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga07e5fc4d223b16bec2fd6bed547cf91d}{HAL\_TIM\_PWM\_PulseFinishedCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01344\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga189577c72b1963671b26820d8161d678}{HAL\_TIM\_TriggerCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01345\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga6f0868af383d592940700dbb52fac016}{HAL\_TIM\_ErrorCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01346\ }
\DoxyCodeLine{01347\ \textcolor{comment}{/*\ Peripheral\ State\ functions\ \ **************************************************/}}
\DoxyCodeLine{01348\ \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gabf71ed10e30d23139f7b327878901c89}{HAL\_TIM\_Base\_GetState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01349\ \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga9dbca6a4ca949a13fda097d9cc7959a0}{HAL\_TIM\_OC\_GetState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01350\ \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga207c64afb37d15e35b5380d4805e6eaf}{HAL\_TIM\_PWM\_GetState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01351\ \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8f6d20b8e4f3255f1f0f3ced8ea684e8}{HAL\_TIM\_IC\_GetState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01352\ \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gab66fcfc1ee00512f50ef56f4397a0e9f}{HAL\_TIM\_OnePulse\_GetState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01353\ \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga1925971e419b85db7fed57919ba765ef}{HAL\_TIM\_Encoder\_GetState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{01354\ }
\DoxyCodeLine{01355\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga057e4b4da135186e8fb88327c5fd0684}{TIM\_Base\_SetConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}}\ *Structure);}
\DoxyCodeLine{01356\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga83c847710a92f0558c862dd0dc889ff3}{TIM\_TI1\_SetConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ TIM\_ICPolarity,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ TIM\_ICSelection,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ TIM\_ICFilter);}
\DoxyCodeLine{01357\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga20370137a5c000fa4739d30669e67b8c}{TIM\_OC2\_SetConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}}\ *OC\_Config);}
\DoxyCodeLine{01358\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga211c36f76c4dabfadb62b416060b11be}{HAL\_TIM\_DMADelayPulseCplt}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{01359\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gadf70f17bbf6cdfc07be28900ebc1b373}{HAL\_TIM\_DMAError}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{01360\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8af2d1160ec4a4ca408acf172e80a0a4}{HAL\_TIM\_DMACaptureCplt}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{01361\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ Channel,\ \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}}\ ChannelState);}
\DoxyCodeLine{01362\ }
\DoxyCodeLine{01371\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{01372\ \}}
\DoxyCodeLine{01373\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01374\ }
\DoxyCodeLine{01375\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_HAL\_TIM\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01376\ }
\DoxyCodeLine{01377\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
