{"vcs1":{"timestamp_begin":1769496060.155696231, "rt":0.82, "ut":0.09, "st":0.07}}
{"vcselab":{"timestamp_begin":1769496061.028089680, "rt":0.30, "ut":0.09, "st":0.01}}
{"link":{"timestamp_begin":1769496061.365051854, "rt":0.17, "ut":0.12, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769496059.842998805}
{"VCS_COMP_START_TIME": 1769496059.842998805}
{"VCS_COMP_END_TIME": 1769496061.618136300}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_access+all -kdb -lca -timescale=1ns/100ps -o ./build/simv -l ./build/comp.log -f files.f"}
{"vcs1": {"peak_mem": 450712}}
{"vcselab": {"peak_mem": 145416}}
