<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='291' ll='463'/>
<size>600</size>
<mbr r='llvm::CodeGenRegisterClass::Members' o='0' t='CodeGenRegister::Vec'/>
<mbr r='llvm::CodeGenRegisterClass::Orders' o='192' t='std::vector&lt;SmallVector&lt;Record *, 16&gt; &gt;'/>
<mbr r='llvm::CodeGenRegisterClass::SubClasses' o='384' t='llvm::BitVector'/>
<mbr r='llvm::CodeGenRegisterClass::SuperClasses' o='576' t='SmallVector&lt;llvm::CodeGenRegisterClass *, 4&gt;'/>
<mbr r='llvm::CodeGenRegisterClass::TheDef' o='960' t='llvm::Record *'/>
<mbr r='llvm::CodeGenRegisterClass::Name' o='1024' t='std::string'/>
<fun r='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
<mbr r='llvm::CodeGenRegisterClass::SubClassWithSubReg' o='1280' t='DenseMap&lt;const llvm::CodeGenSubRegIndex *, llvm::CodeGenRegisterClass *&gt;'/>
<mbr r='llvm::CodeGenRegisterClass::SuperRegClasses' o='1536' t='DenseMap&lt;const llvm::CodeGenSubRegIndex *, SmallPtrSet&lt;llvm::CodeGenRegisterClass *, 8&gt; &gt;'/>
<mbr r='llvm::CodeGenRegisterClass::TopoSigs' o='1792' t='llvm::BitVector'/>
<mbr r='llvm::CodeGenRegisterClass::EnumValue' o='1984' t='unsigned int'/>
<mbr r='llvm::CodeGenRegisterClass::Namespace' o='2048' t='llvm::StringRef'/>
<mbr r='llvm::CodeGenRegisterClass::VTs' o='2176' t='SmallVector&lt;llvm::ValueTypeByHwMode, 4&gt;'/>
<mbr r='llvm::CodeGenRegisterClass::RSI' o='4096' t='llvm::RegSizeInfoByHwMode'/>
<mbr r='llvm::CodeGenRegisterClass::CopyCost' o='4480' t='int'/>
<mbr r='llvm::CodeGenRegisterClass::Allocatable' o='4512' t='bool'/>
<mbr r='llvm::CodeGenRegisterClass::AltOrderSelect' o='4544' t='llvm::StringRef'/>
<mbr r='llvm::CodeGenRegisterClass::AllocationPriority' o='4672' t='uint8_t'/>
<mbr r='llvm::CodeGenRegisterClass::LaneMask' o='4704' t='llvm::LaneBitmask'/>
<mbr r='llvm::CodeGenRegisterClass::HasDisjunctSubRegs' o='4736' t='bool'/>
<mbr r='llvm::CodeGenRegisterClass::CoveredBySubRegs' o='4744' t='bool'/>
<mbr r='llvm::CodeGenRegisterClass::Artificial' o='4752' t='bool'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass6getDefEv'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass7getNameEv'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass16getQualifiedNameEv'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass13getValueTypesEv'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass16getNumValueTypesEv'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass15getValueTypeNumEj'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass11hasSubClassEPKS0_'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass21getSubClassWithSubRegEPKNS_18CodeGenSubRegIndexE'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE'/>
<fun r='_ZN4llvm20CodeGenRegisterClass21setSubClassWithSubRegEPKNS_18CodeGenSubRegIndexEPS0_'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass18getSuperRegClassesEPKNS_18CodeGenSubRegIndexERNS_9BitVectorE'/>
<fun r='_ZN4llvm20CodeGenRegisterClass16addSuperRegClassEPNS_18CodeGenSubRegIndexEPS0_'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass13getSubClassesEv'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass15getSuperClassesEv'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass8getOrderEj'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass12getNumOrdersEv'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass10getMembersEv'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass11getTopoSigsEv'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass15buildRegUnitSetERKNS_14CodeGenRegBankERSt6vectorIjSaIjEE'/>
<fun r='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<fun r='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankENS_9StringRefENS0_3KeyE'/>
<fun r='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
