Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 14 11:07:11 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             808 |          208 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             306 |           86 |
| Yes          | No                    | No                     |             699 |          206 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                            Enable Signal                                                            |                                                                  Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U1/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0] |                4 |             11 |         2.75 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U2/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]  |                8 |             31 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64ns_33ns_32_68_seq_1_U3/fn1_urem_64ns_33ns_32_68_seq_1_div_U/fn1_urem_64ns_33ns_32_68_seq_1_div_u_0/E[0] |                                                                                                                                                   |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state81                                                                                              |                                                                                                                                                   |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                                                                                               |                                                                                                                                                   |               15 |             42 |         2.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state141                                                                                             |                                                                                                                                                   |               10 |             46 |         4.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_55ns_32ns_46_59_seq_1_U5/fn1_udiv_55ns_32ns_46_59_seq_1_div_U/fn1_udiv_55ns_32ns_46_59_seq_1_div_u_0/E[0] |                                                                                                                                                   |               15 |             46 |         3.07 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U1/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1] |               16 |             51 |         3.19 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_64ns_10ns_55_68_seq_1_U4/fn1_udiv_64ns_10ns_55_68_seq_1_div_U/fn1_udiv_64ns_10ns_55_68_seq_1_div_u_0/E[0] |                                                                                                                                                   |               13 |             55 |         4.23 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state13                                                                                              |                                                                                                                                                   |               24 |             63 |         2.62 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64ns_33ns_32_68_seq_1_U3/fn1_urem_64ns_33ns_32_68_seq_1_div_U/start0                                      |                                                                                                                                                   |               20 |             64 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fu_220_ap_start                                                                                            |                                                                                                                                                   |               19 |             72 |         3.79 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_64ns_10ns_55_68_seq_1_U4/fn1_udiv_64ns_10ns_55_68_seq_1_div_U/start0                                      |                                                                                                                                                   |               21 |             73 |         3.48 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_55ns_32ns_46_59_seq_1_U5/fn1_udiv_55ns_32ns_46_59_seq_1_div_U/start0                                      |                                                                                                                                                   |               30 |             87 |         2.90 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state82                                                                                              |                                                                                                                                                   |               23 |             87 |         3.78 |
|  ap_clk      |                                                                                                                                     | ap_rst                                                                                                                                            |               58 |            213 |         3.67 |
|  ap_clk      |                                                                                                                                     |                                                                                                                                                   |              208 |            831 |         4.00 |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


