/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB09_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB09_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB09_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB09_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB09_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB09_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB08_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x00u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x01u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x01u

/* Pin_LedRed */
#define Pin_LedRed__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Pin_LedRed__0__MASK 0x40u
#define Pin_LedRed__0__PC CYREG_PRT0_PC6
#define Pin_LedRed__0__PORT 0u
#define Pin_LedRed__0__SHIFT 6u
#define Pin_LedRed__AG CYREG_PRT0_AG
#define Pin_LedRed__AMUX CYREG_PRT0_AMUX
#define Pin_LedRed__BIE CYREG_PRT0_BIE
#define Pin_LedRed__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_LedRed__BYP CYREG_PRT0_BYP
#define Pin_LedRed__CTL CYREG_PRT0_CTL
#define Pin_LedRed__DM0 CYREG_PRT0_DM0
#define Pin_LedRed__DM1 CYREG_PRT0_DM1
#define Pin_LedRed__DM2 CYREG_PRT0_DM2
#define Pin_LedRed__DR CYREG_PRT0_DR
#define Pin_LedRed__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_LedRed__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_LedRed__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_LedRed__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_LedRed__MASK 0x40u
#define Pin_LedRed__PORT 0u
#define Pin_LedRed__PRT CYREG_PRT0_PRT
#define Pin_LedRed__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_LedRed__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_LedRed__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_LedRed__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_LedRed__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_LedRed__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_LedRed__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_LedRed__PS CYREG_PRT0_PS
#define Pin_LedRed__SHIFT 6u
#define Pin_LedRed__SLW CYREG_PRT0_SLW

/* Pin_Seg1_A */
#define Pin_Seg1_A__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Pin_Seg1_A__0__MASK 0x80u
#define Pin_Seg1_A__0__PC CYREG_PRT1_PC7
#define Pin_Seg1_A__0__PORT 1u
#define Pin_Seg1_A__0__SHIFT 7u
#define Pin_Seg1_A__AG CYREG_PRT1_AG
#define Pin_Seg1_A__AMUX CYREG_PRT1_AMUX
#define Pin_Seg1_A__BIE CYREG_PRT1_BIE
#define Pin_Seg1_A__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Seg1_A__BYP CYREG_PRT1_BYP
#define Pin_Seg1_A__CTL CYREG_PRT1_CTL
#define Pin_Seg1_A__DM0 CYREG_PRT1_DM0
#define Pin_Seg1_A__DM1 CYREG_PRT1_DM1
#define Pin_Seg1_A__DM2 CYREG_PRT1_DM2
#define Pin_Seg1_A__DR CYREG_PRT1_DR
#define Pin_Seg1_A__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Seg1_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Seg1_A__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Seg1_A__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Seg1_A__MASK 0x80u
#define Pin_Seg1_A__PORT 1u
#define Pin_Seg1_A__PRT CYREG_PRT1_PRT
#define Pin_Seg1_A__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Seg1_A__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Seg1_A__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Seg1_A__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Seg1_A__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Seg1_A__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Seg1_A__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Seg1_A__PS CYREG_PRT1_PS
#define Pin_Seg1_A__SHIFT 7u
#define Pin_Seg1_A__SLW CYREG_PRT1_SLW

/* Pin_Seg1_B */
#define Pin_Seg1_B__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Pin_Seg1_B__0__MASK 0x40u
#define Pin_Seg1_B__0__PC CYREG_PRT1_PC6
#define Pin_Seg1_B__0__PORT 1u
#define Pin_Seg1_B__0__SHIFT 6u
#define Pin_Seg1_B__AG CYREG_PRT1_AG
#define Pin_Seg1_B__AMUX CYREG_PRT1_AMUX
#define Pin_Seg1_B__BIE CYREG_PRT1_BIE
#define Pin_Seg1_B__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Seg1_B__BYP CYREG_PRT1_BYP
#define Pin_Seg1_B__CTL CYREG_PRT1_CTL
#define Pin_Seg1_B__DM0 CYREG_PRT1_DM0
#define Pin_Seg1_B__DM1 CYREG_PRT1_DM1
#define Pin_Seg1_B__DM2 CYREG_PRT1_DM2
#define Pin_Seg1_B__DR CYREG_PRT1_DR
#define Pin_Seg1_B__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Seg1_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Seg1_B__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Seg1_B__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Seg1_B__MASK 0x40u
#define Pin_Seg1_B__PORT 1u
#define Pin_Seg1_B__PRT CYREG_PRT1_PRT
#define Pin_Seg1_B__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Seg1_B__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Seg1_B__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Seg1_B__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Seg1_B__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Seg1_B__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Seg1_B__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Seg1_B__PS CYREG_PRT1_PS
#define Pin_Seg1_B__SHIFT 6u
#define Pin_Seg1_B__SLW CYREG_PRT1_SLW

/* Pin_Seg1_C */
#define Pin_Seg1_C__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Pin_Seg1_C__0__MASK 0x20u
#define Pin_Seg1_C__0__PC CYREG_PRT1_PC5
#define Pin_Seg1_C__0__PORT 1u
#define Pin_Seg1_C__0__SHIFT 5u
#define Pin_Seg1_C__AG CYREG_PRT1_AG
#define Pin_Seg1_C__AMUX CYREG_PRT1_AMUX
#define Pin_Seg1_C__BIE CYREG_PRT1_BIE
#define Pin_Seg1_C__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Seg1_C__BYP CYREG_PRT1_BYP
#define Pin_Seg1_C__CTL CYREG_PRT1_CTL
#define Pin_Seg1_C__DM0 CYREG_PRT1_DM0
#define Pin_Seg1_C__DM1 CYREG_PRT1_DM1
#define Pin_Seg1_C__DM2 CYREG_PRT1_DM2
#define Pin_Seg1_C__DR CYREG_PRT1_DR
#define Pin_Seg1_C__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Seg1_C__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Seg1_C__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Seg1_C__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Seg1_C__MASK 0x20u
#define Pin_Seg1_C__PORT 1u
#define Pin_Seg1_C__PRT CYREG_PRT1_PRT
#define Pin_Seg1_C__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Seg1_C__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Seg1_C__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Seg1_C__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Seg1_C__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Seg1_C__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Seg1_C__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Seg1_C__PS CYREG_PRT1_PS
#define Pin_Seg1_C__SHIFT 5u
#define Pin_Seg1_C__SLW CYREG_PRT1_SLW

/* Pin_Seg1_D */
#define Pin_Seg1_D__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Pin_Seg1_D__0__MASK 0x10u
#define Pin_Seg1_D__0__PC CYREG_PRT1_PC4
#define Pin_Seg1_D__0__PORT 1u
#define Pin_Seg1_D__0__SHIFT 4u
#define Pin_Seg1_D__AG CYREG_PRT1_AG
#define Pin_Seg1_D__AMUX CYREG_PRT1_AMUX
#define Pin_Seg1_D__BIE CYREG_PRT1_BIE
#define Pin_Seg1_D__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Seg1_D__BYP CYREG_PRT1_BYP
#define Pin_Seg1_D__CTL CYREG_PRT1_CTL
#define Pin_Seg1_D__DM0 CYREG_PRT1_DM0
#define Pin_Seg1_D__DM1 CYREG_PRT1_DM1
#define Pin_Seg1_D__DM2 CYREG_PRT1_DM2
#define Pin_Seg1_D__DR CYREG_PRT1_DR
#define Pin_Seg1_D__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Seg1_D__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Seg1_D__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Seg1_D__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Seg1_D__MASK 0x10u
#define Pin_Seg1_D__PORT 1u
#define Pin_Seg1_D__PRT CYREG_PRT1_PRT
#define Pin_Seg1_D__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Seg1_D__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Seg1_D__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Seg1_D__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Seg1_D__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Seg1_D__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Seg1_D__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Seg1_D__PS CYREG_PRT1_PS
#define Pin_Seg1_D__SHIFT 4u
#define Pin_Seg1_D__SLW CYREG_PRT1_SLW

/* Pin_Seg1_E */
#define Pin_Seg1_E__0__INTTYPE CYREG_PICU1_INTTYPE3
#define Pin_Seg1_E__0__MASK 0x08u
#define Pin_Seg1_E__0__PC CYREG_PRT1_PC3
#define Pin_Seg1_E__0__PORT 1u
#define Pin_Seg1_E__0__SHIFT 3u
#define Pin_Seg1_E__AG CYREG_PRT1_AG
#define Pin_Seg1_E__AMUX CYREG_PRT1_AMUX
#define Pin_Seg1_E__BIE CYREG_PRT1_BIE
#define Pin_Seg1_E__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Seg1_E__BYP CYREG_PRT1_BYP
#define Pin_Seg1_E__CTL CYREG_PRT1_CTL
#define Pin_Seg1_E__DM0 CYREG_PRT1_DM0
#define Pin_Seg1_E__DM1 CYREG_PRT1_DM1
#define Pin_Seg1_E__DM2 CYREG_PRT1_DM2
#define Pin_Seg1_E__DR CYREG_PRT1_DR
#define Pin_Seg1_E__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Seg1_E__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Seg1_E__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Seg1_E__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Seg1_E__MASK 0x08u
#define Pin_Seg1_E__PORT 1u
#define Pin_Seg1_E__PRT CYREG_PRT1_PRT
#define Pin_Seg1_E__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Seg1_E__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Seg1_E__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Seg1_E__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Seg1_E__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Seg1_E__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Seg1_E__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Seg1_E__PS CYREG_PRT1_PS
#define Pin_Seg1_E__SHIFT 3u
#define Pin_Seg1_E__SLW CYREG_PRT1_SLW

/* Pin_Seg1_F */
#define Pin_Seg1_F__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Pin_Seg1_F__0__MASK 0x04u
#define Pin_Seg1_F__0__PC CYREG_PRT1_PC2
#define Pin_Seg1_F__0__PORT 1u
#define Pin_Seg1_F__0__SHIFT 2u
#define Pin_Seg1_F__AG CYREG_PRT1_AG
#define Pin_Seg1_F__AMUX CYREG_PRT1_AMUX
#define Pin_Seg1_F__BIE CYREG_PRT1_BIE
#define Pin_Seg1_F__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Seg1_F__BYP CYREG_PRT1_BYP
#define Pin_Seg1_F__CTL CYREG_PRT1_CTL
#define Pin_Seg1_F__DM0 CYREG_PRT1_DM0
#define Pin_Seg1_F__DM1 CYREG_PRT1_DM1
#define Pin_Seg1_F__DM2 CYREG_PRT1_DM2
#define Pin_Seg1_F__DR CYREG_PRT1_DR
#define Pin_Seg1_F__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Seg1_F__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Seg1_F__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Seg1_F__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Seg1_F__MASK 0x04u
#define Pin_Seg1_F__PORT 1u
#define Pin_Seg1_F__PRT CYREG_PRT1_PRT
#define Pin_Seg1_F__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Seg1_F__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Seg1_F__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Seg1_F__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Seg1_F__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Seg1_F__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Seg1_F__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Seg1_F__PS CYREG_PRT1_PS
#define Pin_Seg1_F__SHIFT 2u
#define Pin_Seg1_F__SLW CYREG_PRT1_SLW

/* Pin_Seg1_G */
#define Pin_Seg1_G__0__INTTYPE CYREG_PICU1_INTTYPE1
#define Pin_Seg1_G__0__MASK 0x02u
#define Pin_Seg1_G__0__PC CYREG_PRT1_PC1
#define Pin_Seg1_G__0__PORT 1u
#define Pin_Seg1_G__0__SHIFT 1u
#define Pin_Seg1_G__AG CYREG_PRT1_AG
#define Pin_Seg1_G__AMUX CYREG_PRT1_AMUX
#define Pin_Seg1_G__BIE CYREG_PRT1_BIE
#define Pin_Seg1_G__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Seg1_G__BYP CYREG_PRT1_BYP
#define Pin_Seg1_G__CTL CYREG_PRT1_CTL
#define Pin_Seg1_G__DM0 CYREG_PRT1_DM0
#define Pin_Seg1_G__DM1 CYREG_PRT1_DM1
#define Pin_Seg1_G__DM2 CYREG_PRT1_DM2
#define Pin_Seg1_G__DR CYREG_PRT1_DR
#define Pin_Seg1_G__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Seg1_G__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Seg1_G__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Seg1_G__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Seg1_G__MASK 0x02u
#define Pin_Seg1_G__PORT 1u
#define Pin_Seg1_G__PRT CYREG_PRT1_PRT
#define Pin_Seg1_G__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Seg1_G__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Seg1_G__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Seg1_G__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Seg1_G__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Seg1_G__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Seg1_G__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Seg1_G__PS CYREG_PRT1_PS
#define Pin_Seg1_G__SHIFT 1u
#define Pin_Seg1_G__SLW CYREG_PRT1_SLW

/* Pin_Select */
#define Pin_Select__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Pin_Select__0__MASK 0x20u
#define Pin_Select__0__PC CYREG_PRT3_PC5
#define Pin_Select__0__PORT 3u
#define Pin_Select__0__SHIFT 5u
#define Pin_Select__AG CYREG_PRT3_AG
#define Pin_Select__AMUX CYREG_PRT3_AMUX
#define Pin_Select__BIE CYREG_PRT3_BIE
#define Pin_Select__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_Select__BYP CYREG_PRT3_BYP
#define Pin_Select__CTL CYREG_PRT3_CTL
#define Pin_Select__DM0 CYREG_PRT3_DM0
#define Pin_Select__DM1 CYREG_PRT3_DM1
#define Pin_Select__DM2 CYREG_PRT3_DM2
#define Pin_Select__DR CYREG_PRT3_DR
#define Pin_Select__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_Select__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_Select__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_Select__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_Select__MASK 0x20u
#define Pin_Select__PORT 3u
#define Pin_Select__PRT CYREG_PRT3_PRT
#define Pin_Select__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_Select__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_Select__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_Select__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_Select__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_Select__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_Select__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_Select__PS CYREG_PRT3_PS
#define Pin_Select__SHIFT 5u
#define Pin_Select__SLW CYREG_PRT3_SLW

/* ISR_Button1 */
#define ISR_Button1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_Button1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_Button1__INTC_MASK 0x01u
#define ISR_Button1__INTC_NUMBER 0u
#define ISR_Button1__INTC_PRIOR_NUM 7u
#define ISR_Button1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ISR_Button1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_Button1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ISR_Button2 */
#define ISR_Button2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_Button2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_Button2__INTC_MASK 0x02u
#define ISR_Button2__INTC_NUMBER 1u
#define ISR_Button2__INTC_PRIOR_NUM 7u
#define ISR_Button2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ISR_Button2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_Button2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ISR_Button3 */
#define ISR_Button3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_Button3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_Button3__INTC_MASK 0x04u
#define ISR_Button3__INTC_NUMBER 2u
#define ISR_Button3__INTC_PRIOR_NUM 7u
#define ISR_Button3__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ISR_Button3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_Button3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ISR_Button4 */
#define ISR_Button4__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_Button4__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_Button4__INTC_MASK 0x08u
#define ISR_Button4__INTC_NUMBER 3u
#define ISR_Button4__INTC_PRIOR_NUM 7u
#define ISR_Button4__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define ISR_Button4__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_Button4__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_Button1 */
#define Pin_Button1__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Pin_Button1__0__MASK 0x08u
#define Pin_Button1__0__PC CYREG_PRT0_PC3
#define Pin_Button1__0__PORT 0u
#define Pin_Button1__0__SHIFT 3u
#define Pin_Button1__AG CYREG_PRT0_AG
#define Pin_Button1__AMUX CYREG_PRT0_AMUX
#define Pin_Button1__BIE CYREG_PRT0_BIE
#define Pin_Button1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_Button1__BYP CYREG_PRT0_BYP
#define Pin_Button1__CTL CYREG_PRT0_CTL
#define Pin_Button1__DM0 CYREG_PRT0_DM0
#define Pin_Button1__DM1 CYREG_PRT0_DM1
#define Pin_Button1__DM2 CYREG_PRT0_DM2
#define Pin_Button1__DR CYREG_PRT0_DR
#define Pin_Button1__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_Button1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_Button1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_Button1__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_Button1__MASK 0x08u
#define Pin_Button1__PORT 0u
#define Pin_Button1__PRT CYREG_PRT0_PRT
#define Pin_Button1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_Button1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_Button1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_Button1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_Button1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_Button1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_Button1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_Button1__PS CYREG_PRT0_PS
#define Pin_Button1__SHIFT 3u
#define Pin_Button1__SLW CYREG_PRT0_SLW

/* Pin_Button2 */
#define Pin_Button2__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Pin_Button2__0__MASK 0x10u
#define Pin_Button2__0__PC CYREG_PRT0_PC4
#define Pin_Button2__0__PORT 0u
#define Pin_Button2__0__SHIFT 4u
#define Pin_Button2__AG CYREG_PRT0_AG
#define Pin_Button2__AMUX CYREG_PRT0_AMUX
#define Pin_Button2__BIE CYREG_PRT0_BIE
#define Pin_Button2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_Button2__BYP CYREG_PRT0_BYP
#define Pin_Button2__CTL CYREG_PRT0_CTL
#define Pin_Button2__DM0 CYREG_PRT0_DM0
#define Pin_Button2__DM1 CYREG_PRT0_DM1
#define Pin_Button2__DM2 CYREG_PRT0_DM2
#define Pin_Button2__DR CYREG_PRT0_DR
#define Pin_Button2__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_Button2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_Button2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_Button2__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_Button2__MASK 0x10u
#define Pin_Button2__PORT 0u
#define Pin_Button2__PRT CYREG_PRT0_PRT
#define Pin_Button2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_Button2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_Button2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_Button2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_Button2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_Button2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_Button2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_Button2__PS CYREG_PRT0_PS
#define Pin_Button2__SHIFT 4u
#define Pin_Button2__SLW CYREG_PRT0_SLW

/* Pin_Button3 */
#define Pin_Button3__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Pin_Button3__0__MASK 0x20u
#define Pin_Button3__0__PC CYREG_PRT0_PC5
#define Pin_Button3__0__PORT 0u
#define Pin_Button3__0__SHIFT 5u
#define Pin_Button3__AG CYREG_PRT0_AG
#define Pin_Button3__AMUX CYREG_PRT0_AMUX
#define Pin_Button3__BIE CYREG_PRT0_BIE
#define Pin_Button3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_Button3__BYP CYREG_PRT0_BYP
#define Pin_Button3__CTL CYREG_PRT0_CTL
#define Pin_Button3__DM0 CYREG_PRT0_DM0
#define Pin_Button3__DM1 CYREG_PRT0_DM1
#define Pin_Button3__DM2 CYREG_PRT0_DM2
#define Pin_Button3__DR CYREG_PRT0_DR
#define Pin_Button3__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_Button3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_Button3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_Button3__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_Button3__MASK 0x20u
#define Pin_Button3__PORT 0u
#define Pin_Button3__PRT CYREG_PRT0_PRT
#define Pin_Button3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_Button3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_Button3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_Button3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_Button3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_Button3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_Button3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_Button3__PS CYREG_PRT0_PS
#define Pin_Button3__SHIFT 5u
#define Pin_Button3__SLW CYREG_PRT0_SLW

/* Pin_Button4 */
#define Pin_Button4__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Pin_Button4__0__MASK 0x04u
#define Pin_Button4__0__PC CYREG_PRT3_PC2
#define Pin_Button4__0__PORT 3u
#define Pin_Button4__0__SHIFT 2u
#define Pin_Button4__AG CYREG_PRT3_AG
#define Pin_Button4__AMUX CYREG_PRT3_AMUX
#define Pin_Button4__BIE CYREG_PRT3_BIE
#define Pin_Button4__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_Button4__BYP CYREG_PRT3_BYP
#define Pin_Button4__CTL CYREG_PRT3_CTL
#define Pin_Button4__DM0 CYREG_PRT3_DM0
#define Pin_Button4__DM1 CYREG_PRT3_DM1
#define Pin_Button4__DM2 CYREG_PRT3_DM2
#define Pin_Button4__DR CYREG_PRT3_DR
#define Pin_Button4__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_Button4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_Button4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_Button4__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_Button4__MASK 0x04u
#define Pin_Button4__PORT 3u
#define Pin_Button4__PRT CYREG_PRT3_PRT
#define Pin_Button4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_Button4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_Button4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_Button4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_Button4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_Button4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_Button4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_Button4__PS CYREG_PRT3_PS
#define Pin_Button4__SHIFT 2u
#define Pin_Button4__SLW CYREG_PRT3_SLW

/* Pin_Display */
#define Pin_Display__0__INTTYPE CYREG_PICU1_INTTYPE0
#define Pin_Display__0__MASK 0x01u
#define Pin_Display__0__PC CYREG_PRT1_PC0
#define Pin_Display__0__PORT 1u
#define Pin_Display__0__SHIFT 0u
#define Pin_Display__AG CYREG_PRT1_AG
#define Pin_Display__AMUX CYREG_PRT1_AMUX
#define Pin_Display__BIE CYREG_PRT1_BIE
#define Pin_Display__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Display__BYP CYREG_PRT1_BYP
#define Pin_Display__CTL CYREG_PRT1_CTL
#define Pin_Display__DM0 CYREG_PRT1_DM0
#define Pin_Display__DM1 CYREG_PRT1_DM1
#define Pin_Display__DM2 CYREG_PRT1_DM2
#define Pin_Display__DR CYREG_PRT1_DR
#define Pin_Display__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Display__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Display__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Display__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Display__MASK 0x01u
#define Pin_Display__PORT 1u
#define Pin_Display__PRT CYREG_PRT1_PRT
#define Pin_Display__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Display__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Display__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Display__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Display__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Display__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Display__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Display__PS CYREG_PRT1_PS
#define Pin_Display__SHIFT 0u
#define Pin_Display__SLW CYREG_PRT1_SLW

/* Pin_LedGreen */
#define Pin_LedGreen__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Pin_LedGreen__0__MASK 0x80u
#define Pin_LedGreen__0__PC CYREG_PRT0_PC7
#define Pin_LedGreen__0__PORT 0u
#define Pin_LedGreen__0__SHIFT 7u
#define Pin_LedGreen__AG CYREG_PRT0_AG
#define Pin_LedGreen__AMUX CYREG_PRT0_AMUX
#define Pin_LedGreen__BIE CYREG_PRT0_BIE
#define Pin_LedGreen__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_LedGreen__BYP CYREG_PRT0_BYP
#define Pin_LedGreen__CTL CYREG_PRT0_CTL
#define Pin_LedGreen__DM0 CYREG_PRT0_DM0
#define Pin_LedGreen__DM1 CYREG_PRT0_DM1
#define Pin_LedGreen__DM2 CYREG_PRT0_DM2
#define Pin_LedGreen__DR CYREG_PRT0_DR
#define Pin_LedGreen__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_LedGreen__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_LedGreen__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_LedGreen__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_LedGreen__MASK 0x80u
#define Pin_LedGreen__PORT 0u
#define Pin_LedGreen__PRT CYREG_PRT0_PRT
#define Pin_LedGreen__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_LedGreen__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_LedGreen__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_LedGreen__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_LedGreen__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_LedGreen__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_LedGreen__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_LedGreen__PS CYREG_PRT0_PS
#define Pin_LedGreen__SHIFT 7u
#define Pin_LedGreen__SLW CYREG_PRT0_SLW

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__REMOVED 1u

/* Pin_LedYellow */
#define Pin_LedYellow__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Pin_LedYellow__0__MASK 0x01u
#define Pin_LedYellow__0__PC CYREG_PRT2_PC0
#define Pin_LedYellow__0__PORT 2u
#define Pin_LedYellow__0__SHIFT 0u
#define Pin_LedYellow__AG CYREG_PRT2_AG
#define Pin_LedYellow__AMUX CYREG_PRT2_AMUX
#define Pin_LedYellow__BIE CYREG_PRT2_BIE
#define Pin_LedYellow__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_LedYellow__BYP CYREG_PRT2_BYP
#define Pin_LedYellow__CTL CYREG_PRT2_CTL
#define Pin_LedYellow__DM0 CYREG_PRT2_DM0
#define Pin_LedYellow__DM1 CYREG_PRT2_DM1
#define Pin_LedYellow__DM2 CYREG_PRT2_DM2
#define Pin_LedYellow__DR CYREG_PRT2_DR
#define Pin_LedYellow__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_LedYellow__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_LedYellow__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_LedYellow__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_LedYellow__MASK 0x01u
#define Pin_LedYellow__PORT 2u
#define Pin_LedYellow__PRT CYREG_PRT2_PRT
#define Pin_LedYellow__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_LedYellow__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_LedYellow__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_LedYellow__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_LedYellow__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_LedYellow__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_LedYellow__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_LedYellow__PS CYREG_PRT2_PS
#define Pin_LedYellow__SHIFT 0u
#define Pin_LedYellow__SLW CYREG_PRT2_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "day2_seven"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
