----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 11/25/2020 11:05:23 PM
-- Design Name: 
-- Module Name:  - 
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


--library IEEE;
--use IEEE.STD_LOGIC_1164.ALL;

--package hack is
--    component hack_not is
--        Port ( a : in  std_logic;
--               b : out std_logic);
           
--    end component hack_not;
    
--    component hack_and is
--        Port ( a : in  std_logic;
--               b : in  std_logic;
--               c : out std_logic);
           
--    end component hack_and;
    
--    component hack_or is
--        Port ( a : in  std_logic;
--               b : in  std_logic;
--               c : out std_logic);
           
--    end component hack_or;
    
--end package hack;