

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24'
================================================================
* Date:           Fri Nov 18 15:03:37 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262149|   262149|  2.621 ms|  2.621 ms|  262149|  262149|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24  |   262147|   262147|         5|          1|          1|  262144|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     254|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      27|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     331|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     331|     449|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_21_16_1_1_U111  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U112  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U113  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  27|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln274_1_fu_331_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln274_fu_308_p2                |         +|   0|  0|  26|          19|           1|
    |add_ln275_1_fu_553_p2              |         +|   0|  0|  21|          14|           1|
    |add_ln275_fu_393_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln276_fu_547_p2                |         +|   0|  0|  14|           7|           1|
    |and_ln274_1_fu_379_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln274_fu_359_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter5_stage0  |       and|   0|  0|   2|           1|           1|
    |cmp250_fu_270_p2                   |      icmp|   0|  0|  10|           7|           1|
    |cmp250_mid1_fu_423_p2              |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln274_fu_302_p2               |      icmp|   0|  0|  14|          19|          20|
    |icmp_ln275_fu_317_p2               |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln276_fu_373_p2               |      icmp|   0|  0|  11|           7|           8|
    |or_ln274_fu_625_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln275_fu_409_p2                 |        or|   0|  0|   2|           1|           1|
    |ret_fu_644_p3                      |    select|   0|  0|  16|           1|           1|
    |select_ln274_1_fu_365_p3           |    select|   0|  0|  10|           1|          11|
    |select_ln274_2_fu_385_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln274_3_fu_439_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln274_4_fu_505_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln274_fu_323_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln275_1_fu_629_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln275_2_fu_461_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln275_3_fu_469_p3           |    select|   0|  0|  10|           1|          11|
    |select_ln275_4_fu_483_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln275_5_fu_513_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln275_6_fu_559_p3           |    select|   0|  0|  14|           1|           1|
    |select_ln275_fu_415_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln274_fu_353_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 254|         131|         105|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_110                 |   9|          2|    7|         14|
    |indvar_flatten50_fu_106  |   9|          2|   14|         28|
    |indvar_flatten93_fu_114  |   9|          2|   19|         38|
    |j_fu_102                 |   9|          2|    7|         14|
    |k_fu_98                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   57|        114|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln274_1_reg_701                |   1|   0|    1|          0|
    |and_ln274_1_reg_701_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |cmp250_mid1_reg_711                |   1|   0|    1|          0|
    |cmp250_mid1_reg_711_pp0_iter2_reg  |   1|   0|    1|          0|
    |cmp250_reg_687                     |   1|   0|    1|          0|
    |cmp250_reg_687_pp0_iter2_reg       |   1|   0|    1|          0|
    |i_fu_110                           |   7|   0|    7|          0|
    |icmp_ln275_reg_696                 |   1|   0|    1|          0|
    |icmp_ln275_reg_696_pp0_iter2_reg   |   1|   0|    1|          0|
    |indvar_flatten50_fu_106            |  14|   0|   14|          0|
    |indvar_flatten93_fu_114            |  19|   0|   19|          0|
    |j_fu_102                           |   7|   0|    7|          0|
    |k_fu_98                            |   7|   0|    7|          0|
    |lshr_ln_reg_736                    |   5|   0|    5|          0|
    |mul2_reg_784                       |  16|   0|   16|          0|
    |reg_file_3_0_addr_reg_757          |  11|   0|   11|          0|
    |reg_file_3_1_addr_reg_763          |  11|   0|   11|          0|
    |ret_reg_779                        |  16|   0|   16|          0|
    |select_ln274_3_reg_716             |   1|   0|    1|          0|
    |select_ln275_2_reg_721             |   1|   0|    1|          0|
    |tmp_12_dup_reg_706                 |   5|   0|    5|          0|
    |trunc_ln282_reg_741                |   1|   0|    1|          0|
    |reg_file_3_0_addr_reg_757          |  64|  32|   11|          0|
    |reg_file_3_1_addr_reg_763          |  64|  32|   11|          0|
    |trunc_ln282_reg_741                |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 331|  96|  162|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|grp_fu_284_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|grp_fu_284_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|grp_fu_284_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|grp_fu_284_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|grp_fu_292_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|grp_fu_292_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|grp_fu_292_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|grp_fu_292_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24|  return value|
|reg_file_6_0_address0  |  out|   11|   ap_memory|                                                            reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|                                                            reg_file_6_0|         array|
|reg_file_6_0_q0        |   in|   16|   ap_memory|                                                            reg_file_6_0|         array|
|reg_file_6_1_address0  |  out|   11|   ap_memory|                                                            reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|                                                            reg_file_6_1|         array|
|reg_file_6_1_q0        |   in|   16|   ap_memory|                                                            reg_file_6_1|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_we0       |  out|    1|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_d0        |  out|   16|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_address1  |  out|   11|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_ce1       |  out|    1|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_q1        |   in|   16|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_we0       |  out|    1|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_d0        |  out|   16|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_address1  |  out|   11|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_ce1       |  out|    1|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_q1        |   in|   16|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                                                            reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                                                            reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|                                                            reg_file_2_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                                                            reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                                                            reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|                                                            reg_file_2_0|         array|
+-----------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

