{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 1.74,
          "height": 1.1,
          "width": 2.25
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 0.65,
        "silk_text_size_v": 0.65,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.125
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        },
        {
          "gap": 0.25,
          "via_gap": 0.185,
          "width": 0.185
        }
      ],
      "drc_exclusions": [
        "courtyards_overlap|107820001|122300001|43bf289a-7d48-4b56-b186-1f890854c5f9|492ebf1e-af1f-4691-bddc-96b08317fd9a",
        "courtyards_overlap|112531067|119220001|26da3a5a-acce-4ba4-b961-159009f5d93b|eb819ea1-efde-4136-95a5-4c5d60960987",
        "courtyards_overlap|112623809|120135001|44234758-a0aa-4225-a0d7-15a67df397a1|eb819ea1-efde-4136-95a5-4c5d60960987",
        "courtyards_overlap|112629999|118330001|26da3a5a-acce-4ba4-b961-159009f5d93b|e8e60603-cc6d-422b-b82a-ec69a56ffada",
        "courtyards_overlap|114415215|122300001|492ebf1e-af1f-4691-bddc-96b08317fd9a|bbce655c-bc89-47fd-96a3-cf2638339661",
        "courtyards_overlap|115815215|122300001|1540a3de-22c4-4150-be88-ed4cf7f98e25|492ebf1e-af1f-4691-bddc-96b08317fd9a",
        "courtyards_overlap|138499999|82999999|9d7f5a10-b846-41b3-b57f-c6c3780312d1|e99803fe-1de8-4281-93d5-b5e7a6cb274c",
        "courtyards_overlap|77826373|123579999|8b93c1f6-f4db-4493-bdbc-da2ea8616252|905e3d74-8a37-42a4-b797-fbcc9242c57f",
        "courtyards_overlap|87950001|115250001|00000000-0000-0000-0000-00006195f07d|8b93c1f6-f4db-4493-bdbc-da2ea8616252"
      ],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.127,
        "min_hole_clearance": 0.25,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.15,
        "min_track_width": 0.09999999999999999,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.39999999999999997,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.125,
        0.15,
        0.18,
        0.2,
        0.23,
        0.25,
        0.3,
        0.4,
        0.5
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.5,
          "drill": 0.15
        },
        {
          "diameter": 0.6,
          "drill": 0.2
        },
        {
          "diameter": 0.6,
          "drill": 0.3
        },
        {
          "diameter": 0.8,
          "drill": 0.4
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "capable_jetson_carrier.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.125,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.138,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1397,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Z100_ext",
        "nets": [
          "ENET_TRD0_N",
          "ENET_TRD0_P",
          "ENET_TRD1_N",
          "ENET_TRD1_P",
          "ENET_TRD2_N",
          "ENET_TRD2_P",
          "ENET_TRD3_N",
          "ENET_TRD3_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.125,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.23,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Z50_ext",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1905,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Z85_ext",
        "nets": [
          "/Interfaces/C_PCIE0_TX0_N",
          "/Interfaces/C_PCIE0_TX0_P",
          "/Interfaces/C_PCIE0_TX1_N",
          "/Interfaces/C_PCIE0_TX1_P",
          "/Interfaces/C_PCIE0_TX2_N",
          "/Interfaces/C_PCIE0_TX2_P",
          "/Interfaces/C_PCIE0_TX3_N",
          "/Interfaces/C_PCIE0_TX3_P",
          "/Interfaces/C_PCIE1_TX0_N",
          "/Interfaces/C_PCIE1_TX0_P",
          "PCIE0_CLK_N",
          "PCIE0_CLK_P",
          "PCIE0_RX0_N",
          "PCIE0_RX0_P",
          "PCIE0_RX1_N",
          "PCIE0_RX1_P",
          "PCIE0_RX2_N",
          "PCIE0_RX2_P",
          "PCIE0_RX3_N",
          "PCIE0_RX3_P",
          "PCIE0_TX0_N",
          "PCIE0_TX0_P",
          "PCIE0_TX1_N",
          "PCIE0_TX1_P",
          "PCIE0_TX2_N",
          "PCIE0_TX2_P",
          "PCIE0_TX3_N",
          "PCIE0_TX3_P",
          "PCIE1_CLK_N",
          "PCIE1_CLK_P",
          "PCIE1_RX0_N",
          "PCIE1_RX0_P",
          "PCIE1_TX0_N",
          "PCIE1_TX0_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1778,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Z90_ext",
        "nets": [
          "USB0_D_N",
          "USB0_D_P",
          "USB1_D_N",
          "USB1_D_P",
          "USB2_D_N",
          "USB2_D_P",
          "USBSS_RX_N",
          "USBSS_RX_P",
          "USBSS_TX_N",
          "USBSS_TX_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1524,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Z95_ext",
        "nets": [
          "/CSI/CSI0_CLK_N",
          "/CSI/CSI0_CLK_P",
          "/CSI/CSI0_D0_N",
          "/CSI/CSI0_D0_P",
          "/CSI/CSI0_D1_N",
          "/CSI/CSI0_D1_P",
          "/CSI/CSI1_CLK_N",
          "/CSI/CSI1_CLK_P",
          "/CSI/CSI1_D0_N",
          "/CSI/CSI1_D0_P",
          "/CSI/CSI1_D1_N",
          "/CSI/CSI1_D1_P",
          "/CSI/CSI2_CLK_N",
          "/CSI/CSI2_CLK_P",
          "/CSI/CSI2_D0_N",
          "/CSI/CSI2_D0_P",
          "/CSI/CSI2_D1_N",
          "/CSI/CSI2_D1_P",
          "/CSI/CSI3_CLK_N",
          "/CSI/CSI3_CLK_P",
          "/CSI/CSI3_D0_N",
          "/CSI/CSI3_D0_P",
          "/CSI/CSI3_D1_N",
          "/CSI/CSI3_D1_P",
          "/CSI/CSI4_CLK_N",
          "/CSI/CSI4_CLK_P",
          "/CSI/CSI4_D0_N",
          "/CSI/CSI4_D0_P",
          "/CSI/CSI4_D1_N",
          "/CSI/CSI4_D1_P",
          "/CSI/CSI4_D2_N",
          "/CSI/CSI4_D2_P",
          "/CSI/CSI4_D3_N",
          "/CSI/CSI4_D3_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "supply",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "capable_jetson_carrier.STEP",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.25,
      "pin_symbol_size": 0.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "./tmp",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "21ca1c08-b8a3-4bdc-9356-70a4d86ee444",
      ""
    ],
    [
      "00000000-0000-0000-0000-000060b0f7be",
      "I2C Devices"
    ],
    [
      "00000000-0000-0000-0000-000060d9f63d",
      "CSI"
    ],
    [
      "00000000-0000-0000-0000-0000610accab",
      "SoM"
    ],
    [
      "00000000-0000-0000-0000-0000608dc6e9",
      "Supply"
    ],
    [
      "00000000-0000-0000-0000-0000608e1758",
      "Interfaces"
    ],
    [
      "35dea4d2-7953-4bd0-87f6-6949b5324b8f",
      "SPI Devices"
    ],
    [
      "00000000-0000-0000-0000-0000608df3e5",
      "USB"
    ],
    [
      "33a78072-b48d-4b55-b5de-3617e0f1cb45",
      "MCU"
    ]
  ],
  "text_variables": {}
}
