
---------- Begin Simulation Statistics ----------
simSeconds                                   0.018478                       # Number of seconds simulated (Second)
simTicks                                  18477822500                       # Number of ticks simulated (Tick)
finalTick                                 18477822500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    193.09                       # Real time elapsed on the host (Second)
hostTickRate                                 95697559                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16929400                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       50000011                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   258952                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     258952                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         36955649                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        61296974                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      848                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       57403268                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 139432                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             11297786                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           7240946                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 151                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            36816314                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.559180                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.266607                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  22614270     61.42%     61.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1549641      4.21%     65.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1797960      4.88%     70.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1589094      4.32%     74.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3300045      8.96%     83.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3281292      8.91%     92.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1408793      3.83%     96.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    770725      2.09%     98.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    504494      1.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              36816314                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  368010     37.71%     37.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 293890     30.11%     67.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   37431      3.84%     71.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                   512      0.05%     71.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                   208      0.02%     71.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                   132      0.01%     71.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                  266      0.03%     71.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                99      0.01%     71.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                  3076      0.32%     72.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                 2627      0.27%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     72.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 147125     15.08%     87.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 93722      9.60%     97.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             17519      1.80%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            11321      1.16%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          674      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      38876424     67.73%     67.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       700935      1.22%     68.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         69722      0.12%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        28202      0.05%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp       125527      0.22%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       137416      0.24%     69.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult        34637      0.06%     69.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc         5767      0.01%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv        11236      0.02%     69.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        31311      0.05%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     13839502     24.11%     93.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3110772      5.42%     99.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       302580      0.53%     99.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       128563      0.22%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       57403268                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.553302                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              975938                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.017001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                151088400                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                71354434                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        55129422                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1649815                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1243023                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           752699                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    57537533                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       840999                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          56396851                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      13767237                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    921806                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           16876542                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       12005193                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3109305                       # Number of stores executed (Count)
system.cpu.numRate                           1.526068                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1352                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          139335                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000011                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.739113                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.739113                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.352973                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.352973                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   71418739                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  40742850                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      647820                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     505469                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 453620888                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   512908                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 18477822500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       14816868                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3337219                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       240496                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       168111                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                15387924                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          14510859                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            394268                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              8393572                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 8380295                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998418                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  173963                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                178                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           45546                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              45546                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1126                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit        37234                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      7359183                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect        49809                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        18477                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect      2544643                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong       232688                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong        28763                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong        11034                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong        58889                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        85721                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        26548                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1      2243300                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2      2039075                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       996847                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       917780                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       677820                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       415735                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       379886                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0      2950192                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1      2089154                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2      1043430                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       631211                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       508297                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       289058                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       159101                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts        11297851                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             697                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            379938                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     34667784                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.442262                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.234571                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        22124026     63.82%     63.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1755302      5.06%     68.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1836357      5.30%     74.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1928384      5.56%     79.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1410001      4.07%     83.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          535445      1.54%     85.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         5078269     14.65%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     34667784                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000011                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    15066749                       # Number of memory references committed (Count)
system.cpu.commit.loads                      12169538                       # Number of loads committed (Count)
system.cpu.commit.amos                             11                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          22                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   10897531                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     606361                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49502147                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                105894                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          674      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     34033566     68.07%     68.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       550718      1.10%     69.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        49617      0.10%     69.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        25126      0.05%     69.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp       102510      0.21%     69.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       105149      0.21%     69.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult        30234      0.06%     69.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc         5612      0.01%     69.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv         9164      0.02%     69.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        20892      0.04%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11955353     23.91%     93.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2803722      5.61%     99.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       214196      0.43%     99.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        93478      0.19%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000011                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5078269                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       14519670                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          14519670                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      14519670                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         14519670                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1807449                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1807449                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1807449                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1807449                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 215370048890                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 215370048890                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 215370048890                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 215370048890                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     16327119                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      16327119                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     16327119                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     16327119                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.110702                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.110702                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.110702                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.110702                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 119156.916123                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 119156.916123                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 119156.916123                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 119156.916123                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      4096646                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        59978                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       261087                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          707                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      15.690731                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    84.834512                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       414776                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            414776                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      1390626                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1390626                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      1390626                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1390626                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       416823                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       416823                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       416823                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       416823                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  53953141446                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  53953141446                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  53953141446                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  53953141446                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.025529                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.025529                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.025529                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.025529                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 129438.973967                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 129438.973967                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 129438.973967                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 129438.973967                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 414776                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           10                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           10                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        77000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total        77000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           11                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           11                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.090909                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.090909                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        77000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        77000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        76500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        76500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.090909                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.090909                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        76500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        76500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     13350167                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        13350167                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        79765                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         79765                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2843850000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2843850000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     13429932                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     13429932                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.005939                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.005939                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 35652.855262                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 35652.855262                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        51404                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        51404                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        28361                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        28361                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    730349500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    730349500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002112                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002112                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 25751.895208                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 25751.895208                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           11                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           11                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           11                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           11                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           11                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              11                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data           11                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           11                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      1169503                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1169503                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1727684                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1727684                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 212526198890                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 212526198890                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2897187                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2897187                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.596332                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.596332                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 123012.193717                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 123012.193717                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      1339222                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      1339222                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       388462                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       388462                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  53222791946                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  53222791946                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.134082                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.134082                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 137009.004603                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 137009.004603                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2023.280480                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             12687555                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             414776                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              30.588932                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              169500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2023.280480                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.987930                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.987930                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           86                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          144                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1746                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           72                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          131034040                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         131034040                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1350523                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              22114572                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  11669013                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1300655                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 381551                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7895722                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 14626                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               66870432                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 62998                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       150821                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       150821                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       150821                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       150821                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       100183                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       100183                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       100183                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       100183                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   6789889500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   6789889500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   6789889500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   6789889500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       251004                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       251004                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       251004                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       251004                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.399129                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.399129                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.399129                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.399129                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 67774.866993                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 67774.866993                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 67774.866993                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 67774.866993                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       100183                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       100183                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       100183                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       100183                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   6689706500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   6689706500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   6689706500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   6689706500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.399129                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.399129                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.399129                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.399129                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 66774.866993                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 66774.866993                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 66774.866993                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 66774.866993                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       100167                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       150821                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       150821                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       100183                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       100183                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   6789889500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   6789889500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       251004                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       251004                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.399129                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.399129                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 67774.866993                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 67774.866993                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       100183                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       100183                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   6689706500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   6689706500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.399129                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.399129                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 66774.866993                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 66774.866993                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.944203                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       250923                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       100167                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     2.505047                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1877500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.944203                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.996513                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.996513                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       602191                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       602191                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             330922                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       72241664                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    15387924                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            8599804                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      36079099                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  791762                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       1891                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 4427                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         4094                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   5817475                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1942                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       75                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           36816314                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.962219                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.905655                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 21037362     57.14%     57.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3525728      9.58%     66.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1480796      4.02%     70.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1687661      4.58%     75.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1502743      4.08%     79.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1056795      2.87%     82.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   976367      2.65%     84.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   852668      2.32%     87.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4696194     12.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             36816314                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.416389                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.954821                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        5814282                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           5814282                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       5814282                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          5814282                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3145                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3145                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3145                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3145                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    204989968                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    204989968                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    204989968                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    204989968                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      5817427                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5817427                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      5817427                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5817427                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000541                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000541                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000541                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000541                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 65179.640064                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 65179.640064                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 65179.640064                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 65179.640064                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        50567                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          493                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     102.569980                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          291                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               291                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1009                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1009                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1009                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1009                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2136                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2136                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2136                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2136                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    148948972                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    148948972                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    148948972                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    148948972                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000367                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000367                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000367                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000367                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 69732.664794                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 69732.664794                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 69732.664794                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 69732.664794                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    291                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      5814282                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         5814282                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3145                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3145                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    204989968                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    204989968                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      5817427                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5817427                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000541                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000541                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 65179.640064                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 65179.640064                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1009                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1009                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2136                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2136                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    148948972                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    148948972                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000367                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000367                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 69732.664794                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 69732.664794                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1017.119481                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               176041                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                291                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             604.951890                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               86500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1017.119481                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.496640                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.496640                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1845                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3         1103                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          709                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.900879                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           46541552                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          46541552                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    381551                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1770075                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  6301920                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               61297822                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                32272                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 14816868                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3337219                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   819                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        21                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  6301615                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1878                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         227308                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       233171                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               460479                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 56213833                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                55882121                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  35773672                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  45914977                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.512140                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.779129                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          227                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          227                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          227                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          227                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          184                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          184                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          184                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          184                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     13740000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     13740000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     13740000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     13740000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          411                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          411                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          411                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          411                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.447689                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.447689                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.447689                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.447689                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 74673.913043                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 74673.913043                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 74673.913043                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 74673.913043                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          184                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          184                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          184                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          184                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     13556000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     13556000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     13556000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     13556000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.447689                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.447689                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.447689                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.447689                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 73673.913043                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 73673.913043                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 73673.913043                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 73673.913043                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements          169                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          227                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          227                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          184                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          184                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     13740000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     13740000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          411                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          411                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.447689                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.447689                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 74673.913043                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 74673.913043                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          184                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          184                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     13556000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     13556000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.447689                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.447689                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 73673.913043                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 73673.913043                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    14.830035                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          345                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          169                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     2.041420                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1507500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    14.830035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.926877                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.926877                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         1006                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         1006                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      325047                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2647322                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  214                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1878                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 440008                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   22                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 145394                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           12169536                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.940363                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            40.610242                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               12127884     99.66%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 9213      0.08%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1487      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  418      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  476      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  530      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  944      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1605      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1837      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2118      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               2383      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3174      0.03%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               6777      0.06%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               2332      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1062      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2028      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                990      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                491      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                500      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                323      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                153      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                260      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                271      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                141      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                112      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 94      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 51      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 40      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 66      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 62      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1714      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            21570                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             12169536                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  13755771                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    2183                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              13757954                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3109339                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  82424                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              3191763                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      16865110                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       84607                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  16949717                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   5817477                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     137                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               5817614                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       5817477                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         137                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   5817614                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 381551                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1849765                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                12042567                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          36274                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  12371714                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              10134443                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               64980248                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                130175                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   4716                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   5557                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                9977191                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           21391                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            47769942                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    87125217                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 83013436                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    907666                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              36319860                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 11450055                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     829                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 830                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3066246                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         90887376                       # The number of ROB reads (Count)
system.cpu.rob.writes                       124768113                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000011                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::WriteReq                    2                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                   2                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer1.occupancy                 4000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy                2000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                     56                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  29959                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     30015                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    56                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 29959                       # number of overall hits (Count)
system.l2.overallHits::total                    30015                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker       100183                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          184                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 2080                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               386587                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  489034                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker       100183                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          184                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                2080                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              386587                       # number of overall misses (Count)
system.l2.overallMisses::total                 489034                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   6539066500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker     13275500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       146636000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     53380212500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        60079190500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   6539066500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker     13275500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      146636000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    53380212500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       60079190500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker       100183                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          184                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               2136                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             416546                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                519049                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker       100183                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          184                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2136                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            416546                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               519049                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.973783                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.928078                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.942173                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.973783                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.928078                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.942173                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 65271.218670                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 72149.456522                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 70498.076923                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 138080.723097                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    122852.788354                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 65271.218670                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 72149.456522                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 70498.076923                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 138080.723097                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   122852.788354                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               370244                       # number of writebacks (Count)
system.l2.writebacks::total                    370244                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     2                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    2                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker       100183                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          182                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             2080                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           386587                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              489032                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker       100183                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          182                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2080                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          386587                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             489032                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   5537236500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     11358000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    125836000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  49514342001                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    55188772501                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   5537236500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     11358000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    125836000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  49514342001                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   55188772501                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.989130                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.973783                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.928078                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.942169                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.989130                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.973783                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.928078                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.942169                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 55271.218670                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 62406.593407                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 60498.076923                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 128080.721806                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 112853.090393                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 55271.218670                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 62406.593407                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 60498.076923                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 128080.721806                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 112853.090393                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         370244                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        96146                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          96146                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            277                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               277                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data            1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          278                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           278                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.003597                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.003597                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        10500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        10500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.003597                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.003597                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        10500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        10500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              56                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 56                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2080                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2080                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    146636000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    146636000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2136                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2136                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.973783                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.973783                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 70498.076923                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 70498.076923                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2080                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2080                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    125836000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    125836000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.973783                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.973783                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 60498.076923                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 60498.076923                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               9796                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  9796                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           378389                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              378389                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  52736070000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    52736070000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         388185                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            388185                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.974765                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.974765                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 139369.986971                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 139369.986971                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       378389                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          378389                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  48952179501                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  48952179501                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.974765                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.974765                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 129369.985652                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 129369.985652                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          20163                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             20163                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker       100183                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          184                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data         8198                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          108565                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   6539066500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker     13275500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    644142500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   7196484500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker       100183                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          184                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        28361                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        128728                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.289059                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.843367                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 65271.218670                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 72149.456522                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 78573.127592                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 66287.334776                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       100183                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          182                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         8198                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       108563                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   5537236500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     11358000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    562162500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   6110757000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.989130                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.289059                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.843352                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 55271.218670                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 62406.593407                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68573.127592                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 56287.657858                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks        16247                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            16247                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        16247                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        16247                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       398820                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           398820                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       398820                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       398820                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14009.805895                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       430828                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     400536                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.075629                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   191282000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   14009.805895                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.855091                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.855091                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14531                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   86                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  142                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1646                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                12657                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.886902                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    8659387                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   8659387                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    370244.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples    100183.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       182.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2080.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    386587.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001295862652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        22867                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        22867                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              728404                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             350918                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      489032                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     370244                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    489032                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   370244                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      52.65                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                489032                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               370244                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  114773                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   24275                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   14023                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   26656                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   17840                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   24984                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   84280                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   33978                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   17864                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   17837                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  17962                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                  18552                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                  23360                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                  19132                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                  16773                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                  16445                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                    297                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    776                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   1351                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   1647                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   2556                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   3452                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   4757                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   6470                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   8218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  10217                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  12016                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  11163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  13401                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  14440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  14573                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  13542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  12491                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  13059                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   5871                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   5691                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   6752                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   7150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   9773                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                  11918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                  12398                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                  11285                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                  10547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                   9833                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                   9167                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                   7559                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                   7666                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                   5691                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                   3925                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                   3163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                   2880                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                   2367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                   2226                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                   2257                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                   3004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                   4086                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                   4402                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                   4417                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                   4167                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                   4438                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                   4132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                   3918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                   4355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                   3406                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                   2851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                   2483                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                   2234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                   3316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                   4446                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                  4626                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                  4547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                  3617                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                  3173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                  2656                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                  2558                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                  2592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                  2234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                  2323                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                  2449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                   428                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                    57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                    36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                    26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                    22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                    19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        22867                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      21.383347                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    111.596183                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255         22860     99.97%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15872-16127            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         22867                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        22867                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.188612                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.163098                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.046365                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            21609     94.50%     94.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              132      0.58%     95.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              683      2.99%     98.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              119      0.52%     98.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               64      0.28%     98.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               33      0.14%     99.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               58      0.25%     99.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               20      0.09%     99.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               33      0.14%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               21      0.09%     99.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               22      0.10%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               48      0.21%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               17      0.07%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                3      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::37                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         22867                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                31298048                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             23695616                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1693816898.60912991                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1282381406.14241743                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   18476848500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      21502.81                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      6411712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker        11648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst       133120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     24741568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     23691840                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 346994999.004888117313                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 630377.307715776493                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 7204312.088180303574                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1338987210.208345651627                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1282177053.059146881104                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker       100183                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          182                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst         2080                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       386587                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       370244                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   2323984356                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      5415528                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     58409490                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  36260544580                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 961303091136                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     23197.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     29755.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28081.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     93796.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2596404.24                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      6411712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker        11648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst       133120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     24741568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       31298048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       133120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       133120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     23467456                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     23467456                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker       100183                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          182                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst         2080                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       386587                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          489032                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       366679                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         366679                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    346994999                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       630377                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        7204312                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1338987210                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1693816899                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      7204312                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       7204312                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1270033631                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1270033631                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1270033631                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    346994999                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       630377                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       7204312                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1338987210                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2963850529                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               489032                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              370185                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        16490                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        12421                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        12447                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        12322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        12152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        13730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        43166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        12277                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        14090                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        45124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        11977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        11977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        11916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        11777                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        11797                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        11991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        12138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        12230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        12154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        12193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        12389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        16353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        12524                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        16378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        20616                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        12256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        12203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        19799                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        15805                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        12029                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        12288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        12023                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        11464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        11762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        11722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        11726                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        11689                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        11715                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        11719                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        11662                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        11531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        11514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        11471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        11547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        11375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        11300                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        11400                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        11527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        11603                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        11749                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        11714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        11683                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        11710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        11708                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        11699                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        11727                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        11583                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        11508                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        11512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        11422                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        11352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        11266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        11433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        11392                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             30094206210                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1629454624                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        38648353954                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                61538.32                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           79030.32                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              451914                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             342678                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.57                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        64625                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   850.907358                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   706.806633                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   326.321876                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3828      5.92%      5.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3251      5.03%     10.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2775      4.29%     15.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2127      3.29%     18.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1716      2.66%     21.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          817      1.26%     22.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          704      1.09%     23.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          930      1.44%     24.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        48477     75.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        64625                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              31298048                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           23691840                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1693.816899                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1282.177053                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   15.49                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.82                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               6.68                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.48                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    106792305.984000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    141979001.673600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   1117424883.187213                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  695787813.503999                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3287501109.345623                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 11291493447.259212                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 3386372812.838435                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  20027351373.792259                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1083.858846                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5061992246                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    830550000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  12585280254                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    94757042.016000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    125978272.526400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   939598634.150403                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  695551028.255998                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3287501109.345623                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 10936009421.769609                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 3659513081.011223                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  19738908589.075493                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1068.248631                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5504665094                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    830550000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  12142607406                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              110643                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        366679                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          3565                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             96146                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             378389                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            378389                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          110643                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              1                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1444455                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      1444459                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1444459                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     54993664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     54993680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 54993680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             489035                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   489035    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               489035                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy          2466106500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2521399740                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         955423                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       470580                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             130864                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       765499                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        19812                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           100336                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            388185                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           388185                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2136                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        128728                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           278                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          278                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4563                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1248428                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          537                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       300533                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1554061                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       155328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     53204624                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        11776                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      6411712                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                59783440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          370244                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  23695616                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            889584                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004712                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.068484                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  885392     99.53%     99.53% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    4192      0.47%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              889584                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          724945956                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2136000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         416690990                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            184998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         100183000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1034777                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       515441                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         4190                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  18477822500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.018866                       # Number of seconds simulated (Second)
simTicks                                  18866275000                       # Number of ticks simulated (Tick)
finalTick                                 37344097500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    195.06                       # Real time elapsed on the host (Second)
hostTickRate                                 96718550                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16935544                       # Number of bytes of host memory used (Byte)
simInsts                                    100000004                       # Number of instructions simulated (Count)
simOps                                      100000024                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   512653                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     512653                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         37732550                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        62960106                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       52                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       58425182                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 144008                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             12960142                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           8312434                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  16                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            37659512                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.551406                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.261634                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  23110119     61.37%     61.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1628547      4.32%     65.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1897951      5.04%     70.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1740257      4.62%     75.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3276783      8.70%     84.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3211201      8.53%     92.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1463089      3.89%     96.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    814229      2.16%     98.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    517336      1.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              37659512                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  378396     36.52%     36.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 324036     31.27%     67.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   39169      3.78%     71.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                    72      0.01%     71.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                    20      0.00%     71.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    18      0.00%     71.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                  267      0.03%     71.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                84      0.01%     71.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                   134      0.01%     71.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                 4389      0.42%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 158616     15.31%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                103287      9.97%     97.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             18269      1.76%     99.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             9380      0.91%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           18      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      39492537     67.60%     67.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       734642      1.26%     68.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         85804      0.15%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        32222      0.06%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp       144111      0.25%     69.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       147800      0.25%     69.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult        43397      0.07%     69.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc         6078      0.01%     69.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv         7387      0.01%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        42356      0.07%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     13909595     23.81%     93.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3266107      5.59%     99.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       361250      0.62%     99.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       151878      0.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       58425182                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.548403                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1036137                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.017734                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                153781833                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                74477592                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        55887013                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1908193                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1445119                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           877196                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    58492189                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       969112                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          57315397                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      13857852                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1025318                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           17134241                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       12124461                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3276389                       # Number of stores executed (Count)
system.cpu.numRate                           1.518991                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             691                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           73038                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000004                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000013                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.754651                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.754651                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.325116                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.325116                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   72516358                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  41295413                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      758160                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     586735                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 464466544                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   596681                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 37344097500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       15075128                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3559106                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       306075                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       237040                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                15948848                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          15047715                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            444131                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              8602134                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 8578620                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997266                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  189114                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                232                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           44810                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              44810                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1507                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit        45021                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      5783514                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect        50813                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        20592                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect      4046094                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong       249947                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong        29016                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong        12774                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong        76707                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        93967                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        28055                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1      1552783                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2      1419948                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       976539                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       820722                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       621769                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       403201                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       318328                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0      2311956                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1      1409790                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2      1002466                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       583734                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       411633                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       243999                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       149712                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts        12960218                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            428880                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     35182044                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.421180                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.219022                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        22465059     63.85%     63.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1971403      5.60%     69.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1857692      5.28%     74.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1878148      5.34%     80.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1408773      4.00%     84.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          562124      1.60%     85.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         5038845     14.32%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     35182044                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000004                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000013                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    15104831                       # Number of memory references committed (Count)
system.cpu.commit.loads                      12066763                       # Number of loads committed (Count)
system.cpu.commit.amos                              9                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          18                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   10861474                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     710569                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49493143                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                112456                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     33936097     67.87%     67.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       563026      1.13%     69.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        58968      0.12%     69.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        27736      0.06%     69.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp       117412      0.23%     69.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       113822      0.23%     69.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult        37585      0.08%     69.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc         5853      0.01%     69.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv         6044      0.01%     69.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        28621      0.06%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11807164     23.61%     93.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2924171      5.85%     99.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       259608      0.52%     99.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       113888      0.23%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000013                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5038845                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       14724304                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          14724304                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      14724304                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         14724304                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1809406                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1809406                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1809406                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1809406                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 218794146751                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 218794146751                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 218794146751                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 218794146751                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     16533710                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      16533710                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     16533710                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     16533710                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.109437                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.109437                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.109437                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.109437                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 120920.427340                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 120920.427340                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 120920.427340                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 120920.427340                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      4092529                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        50609                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       260948                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          551                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      15.683312                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    91.849365                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       421597                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            421597                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      1387810                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1387810                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      1387810                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1387810                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       421596                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       421596                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       421596                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       421596                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  54265373941                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  54265373941                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  54265373941                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  54265373941                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.025499                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.025499                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.025499                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.025499                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 128714.157490                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 128714.157490                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 128714.157490                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 128714.157490                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 421597                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            8                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            8                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        77000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total        77000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            9                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            9                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.111111                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.111111                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        77000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        77000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        76500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        76500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        76500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        76500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     13423358                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        13423358                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        72302                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         72302                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1805690000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1805690000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     13495660                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     13495660                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.005357                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.005357                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 24974.274571                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 24974.274571                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        40994                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        40994                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        31308                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        31308                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    451596000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    451596000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002320                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002320                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 14424.300498                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 14424.300498                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            9                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            9                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            9                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            9                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data            9                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total               9                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data            9                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total            9                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      1300946                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1300946                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1737104                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1737104                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 216988456751                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 216988456751                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3038050                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3038050                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.571783                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.571783                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 124913.912322                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 124913.912322                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      1346816                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      1346816                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       390288                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       390288                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  53813777941                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  53813777941                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.128467                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.128467                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 137882.225282                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 137882.225282                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             17394898                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             423645                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              41.060081                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          692                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1075                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          270                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          132691493                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         132691493                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1461653                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              22404800                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  11987795                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1374377                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 430887                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              8036604                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 15703                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               69230188                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 67443                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       150578                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       150578                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       150578                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       150578                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       100319                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       100319                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       100319                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       100319                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   6808338500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   6808338500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   6808338500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   6808338500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       250897                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       250897                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       250897                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       250897                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.399841                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.399841                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.399841                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.399841                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 67866.889622                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 67866.889622                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 67866.889622                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 67866.889622                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       100319                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       100319                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       100319                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       100319                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   6708019500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   6708019500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   6708019500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   6708019500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.399841                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.399841                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.399841                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.399841                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 66866.889622                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 66866.889622                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 66866.889622                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 66866.889622                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       100319                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       150578                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       150578                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       100319                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       100319                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   6808338500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   6808338500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       250897                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       250897                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.399841                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.399841                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 67866.889622                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 67866.889622                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       100319                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       100319                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   6708019500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   6708019500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.399841                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.399841                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 66866.889622                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 66866.889622                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       250978                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       100335                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     2.501400                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       602113                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       602113                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             354000                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       75329293                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    15948848                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            8812544                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      36850271                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  892276                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       4196                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 1894                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         3013                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   6389409                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1354                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      151                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           37659512                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.000273                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.918094                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 21247154     56.42%     56.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3551756      9.43%     65.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1586067      4.21%     70.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1801288      4.78%     74.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1608776      4.27%     79.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1056775      2.81%     81.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1042601      2.77%     84.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   893793      2.37%     87.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4871302     12.94%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             37659512                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.422681                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.996401                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        6387101                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6387101                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6387101                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6387101                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2287                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2287                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2287                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2287                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    119989475                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    119989475                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    119989475                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    119989475                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6389388                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6389388                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6389388                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6389388                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000358                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000358                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000358                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000358                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 52465.883253                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 52465.883253                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 52465.883253                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 52465.883253                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        26884                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          351                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      76.592593                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1512                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1512                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          592                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           592                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          592                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          592                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1695                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1695                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1695                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1695                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     88487485                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     88487485                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     88487485                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     88487485                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000265                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000265                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000265                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000265                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 52205.005900                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 52205.005900                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 52205.005900                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 52205.005900                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1512                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6387101                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6387101                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2287                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2287                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    119989475                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    119989475                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6389388                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6389388                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000358                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000358                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 52465.883253                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 52465.883253                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          592                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          592                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1695                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1695                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     88487485                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     88487485                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000265                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000265                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 52205.005900                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 52205.005900                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1991.460135                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             12029173                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3540                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3398.071469                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1991.460135                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.972393                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.972393                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         2028                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          802                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1164                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.990234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           51116799                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          51116799                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    430887                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2048256                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  6264332                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               62960158                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                40680                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 15075128                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3559106                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    30                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        32                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  6264034                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2461                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         258161                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       265210                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               523371                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 57124117                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                56764209                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  36168333                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  46419917                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.504383                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.779155                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           23                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           23                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           23                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           23                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          445                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          445                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          445                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          445                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     33735500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     33735500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     33735500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     33735500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          468                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          468                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          468                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          468                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.950855                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.950855                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.950855                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.950855                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 75810.112360                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 75810.112360                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 75810.112360                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 75810.112360                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          445                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          445                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          445                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          445                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     33290500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     33290500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     33290500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     33290500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.950855                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.950855                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.950855                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.950855                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 74810.112360                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 74810.112360                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 74810.112360                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 74810.112360                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements          444                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           23                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           23                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          445                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          445                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     33735500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     33735500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          468                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          468                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.950855                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.950855                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 75810.112360                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 75810.112360                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          445                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          445                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     33290500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     33290500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.950855                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.950855                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 74810.112360                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 74810.112360                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    15.251253                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          534                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          460                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.160870                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    15.251253                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.953203                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.953203                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         1381                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         1381                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      351181                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3008362                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  268                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2461                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 521037                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    8                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 145360                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           12066763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.801912                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            49.803547                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               12035158     99.74%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 9983      0.08%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1241      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  248      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  386      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  393      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  750      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1222      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1311      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1511      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1706      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               2025      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               4497      0.04%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1332      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                718      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                990      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                276      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                277      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                248      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                247      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                179      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                161      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                190      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                117      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 97      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 75      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 58      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                112      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 49      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 42      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1164      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            31537                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             12066763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  13848200                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    1395                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              13849595                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3276424                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  83077                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              3359501                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      17124624                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       84472                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  17209096                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   6389420                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     156                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               6389576                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       6389420                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         156                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   6389576                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 430887                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2001849                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                12181823                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1078                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  12714460                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              10329415                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               67104381                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                124436                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   4212                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   7893                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               10163902                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           26033                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            49263976                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    90188283                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 85732497                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1064451                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              36217782                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 13046192                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      14                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  15                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3098321                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         93103430                       # The number of ROB reads (Count)
system.cpu.rob.writes                       128426442                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000004                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000013                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                    543                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  38056                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     38599                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   543                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 38056                       # number of overall hits (Count)
system.l2.overallHits::total                    38599                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker       100319                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          445                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 1152                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               383237                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  485153                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker       100319                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          445                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                1152                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              383237                       # number of overall misses (Count)
system.l2.overallMisses::total                 485153                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   6557162000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker     32613000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        85360500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     53668052000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        60343187500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   6557162000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker     32613000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       85360500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    53668052000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       60343187500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker       100319                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          445                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               1695                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             421293                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                523752                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker       100319                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          445                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1695                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            421293                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               523752                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.679646                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.909669                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.926303                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.679646                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.909669                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.926303                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 65363.111674                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 73287.640449                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 74097.656250                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 140038.806274                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    124379.705990                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 65363.111674                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 73287.640449                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 74097.656250                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 140038.806274                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   124379.705990                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               383797                       # number of writebacks (Count)
system.l2.writebacks::total                    383797                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker           15                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    18                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker           15                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   18                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker       100316                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          430                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             1152                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           383237                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              485135                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker       100316                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          430                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1152                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          383237                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             485135                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   5553838000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     27130000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     73840500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  49835682000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    55490490500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   5553838000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     27130000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     73840500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  49835682000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   55490490500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999970                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.966292                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.679646                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.909669                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.926269                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999970                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.966292                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.679646                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.909669                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.926269                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 55363.431556                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 63093.023256                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 64097.656250                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 130038.806274                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 114381.544312                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 55363.431556                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 63093.023256                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 64097.656250                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 130038.806274                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 114381.544312                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         383797                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        97963                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          97963                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            302                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               302                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data            2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          304                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           304                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.006579                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.006579                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        20500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        20500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.006579                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.006579                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        10250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        10250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             543                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                543                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1152                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1152                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     85360500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     85360500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1695                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1695                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.679646                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.679646                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 74097.656250                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 74097.656250                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1152                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1152                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     73840500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     73840500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.679646                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.679646                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 64097.656250                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 64097.656250                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              11171                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 11171                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           378814                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              378814                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  53321625000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    53321625000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         389985                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            389985                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.971355                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.971355                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 140759.383233                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 140759.383233                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       378814                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          378814                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  49533485000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  49533485000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.971355                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.971355                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 130759.383233                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 130759.383233                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          26885                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             26885                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker       100319                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          445                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data         4423                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          105187                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   6557162000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker     32613000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    346427000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6936202000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker       100319                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          445                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        31308                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        132072                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.141274                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.796437                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 65363.111674                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 73287.640449                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 78323.988243                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 65941.627768                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker           15                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            18                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       100316                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          430                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         4423                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       105169                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   5553838000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     27130000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    302197000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5883165000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999970                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.966292                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.141274                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.796301                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 55363.431556                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 63093.023256                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68323.988243                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 55940.105925                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        14128                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            14128                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        14128                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        14128                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       408981                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           408981                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       408981                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       408981                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15815.968503                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       476541                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     437640                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.088888                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15815.968503                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.965330                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.965330                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14942                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   11                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  512                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1382                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                13037                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.911987                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    8784133                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   8784133                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    383797.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples    100316.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       430.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1152.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    383230.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001616900652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        23683                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        23683                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              724208                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             363931                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      485135                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     383797                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    485135                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   383797                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.30                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      60.48                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                485135                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               383797                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  113268                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   23168                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   13748                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   25073                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   17915                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   25403                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   82979                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   34103                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   17945                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   17837                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  18029                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                  18706                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                  24262                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                  19276                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                  16753                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                  16383                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                    280                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    917                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   1035                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   1472                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   1825                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   2577                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   3596                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   5118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   7796                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   9351                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  11809                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  13145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  12343                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  13828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  14855                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  15161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  14669                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  13666                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  14322                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   6683                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   6556                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   7123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   7691                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                  10112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                  11977                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                  12201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                  10323                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                   9347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                   8564                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                   7316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                   5726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                   5383                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                   4936                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                   4041                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                   3711                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                   4069                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                   3956                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                   3725                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                   3714                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                   4988                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                   5238                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                   4989                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                   4531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                   4141                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                   3508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                   3106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                   3144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                   3082                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                   2494                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                   2122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                   2086                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                   2135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                   2797                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                   4523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                  4723                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                  4790                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                  3941                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                  3506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                  3245                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                  3057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                  2877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                  2873                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                  2937                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                  3146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                   672                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                   230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                    91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                    42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                    33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                    27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                    19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        23683                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      20.486720                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     24.920267                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-7            1035      4.37%      4.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-15            621      2.62%      6.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-23         20282     85.64%     92.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-31           328      1.38%     94.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-39           315      1.33%     95.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-47           104      0.44%     95.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-55            84      0.35%     96.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-63            62      0.26%     96.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-71            46      0.19%     96.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-79            63      0.27%     96.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-87            44      0.19%     97.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-95            70      0.30%     97.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-103           40      0.17%     97.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-111           40      0.17%     97.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-119           47      0.20%     97.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::120-127           29      0.12%     98.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-135           32      0.14%     98.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::136-143           59      0.25%     98.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-151           65      0.27%     98.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::152-159           51      0.22%     98.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-167           98      0.41%     99.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::168-175           15      0.06%     99.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-183           22      0.09%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::184-191           10      0.04%     99.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-199           10      0.04%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::200-207            7      0.03%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-215           73      0.31%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::216-223           12      0.05%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-231            6      0.03%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::232-239            6      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-247            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-311            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::312-319            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::344-351            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-375            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::464-471            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::496-503            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         23683                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        23683                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.205591                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.177365                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.131054                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            22245     93.93%     93.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              183      0.77%     94.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              738      3.12%     97.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              140      0.59%     98.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               92      0.39%     98.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               49      0.21%     99.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               61      0.26%     99.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               23      0.10%     99.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               32      0.14%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               22      0.09%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               20      0.08%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               44      0.19%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               24      0.10%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                2      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                3      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::47                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::69                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         23683                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                31048640                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             24563008                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1645721797.22812271                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1301953247.26264215                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   18859350500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      21704.06                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      6420224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker        27520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        73728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     24526720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     24563008                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 340301622.869379401207                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 1458687.525756939314                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 3907925.650399986655                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1300029815.106585741043                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1301953247.262642145157                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker       100316                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          430                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst         1152                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       383237                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       383797                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   2337832020                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker     13086534                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     36018758                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  36662765100                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1148179425558                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     23304.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     30433.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31266.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     95666.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2991632.10                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      6420224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker        27520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        73728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     24527168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       31048640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        73728                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        73728                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     24315776                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     24315776                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker       100316                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          430                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst         1152                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       383237                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          485135                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       379934                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         379934                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    340301623                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker      1458688                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        3907926                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1300053561                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1645721797                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      3907926                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3907926                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1288848806                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1288848806                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1288848806                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    340301623                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker      1458688                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       3907926                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1300053561                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2934570603                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               485128                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              383797                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        16540                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        12146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        12280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        12153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        11919                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        13344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        43031                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        12077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        14056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        45174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        11906                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        11849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        11829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        11781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        11875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        12037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        12012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        12046                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        12072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        12110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        12257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        16189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        12281                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        16169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        20488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        12302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        12028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        19720                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        15723                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        11867                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        12020                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        11847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        11922                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        12065                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        12148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        12070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        11935                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        11907                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        11919                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        11889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        11835                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        11898                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        11910                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        11910                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        11803                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        11724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        11792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        11931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        11993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        12056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        12093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        12094                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        12227                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        12249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        12228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        12260                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        12147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        12101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        11965                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        12056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        11896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        11861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        12065                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        11848                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             30563843436                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1616446496                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        39049702412                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                63001.61                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           80493.61                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              448626                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             352799                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.48                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.92                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        67500                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   823.869630                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   662.398823                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   346.146063                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         4895      7.25%      7.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         4077      6.04%     13.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3158      4.68%     17.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2334      3.46%     21.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1991      2.95%     24.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          873      1.29%     25.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          751      1.11%     26.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          991      1.47%     28.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        48430     71.75%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        67500                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              31048192                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           24563008                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1645.698051                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1301.953247                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   15.35                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               6.78                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.23                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    111058758.720000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    147651195.888000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   1110455016.249612                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  716587330.367998                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3356769990.705629                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 11383013968.401621                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 3569634007.027232                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  20395170267.360317                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1081.038534                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5347658624                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    848050000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  12670566376                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    99457001.280000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    132226808.112000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   930147040.300802                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  725912158.944000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3356769990.705629                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 10716891807.888016                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 4081456684.032038                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  20042861491.262722                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1062.364536                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6148448126                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    848050000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11869776874                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              106321                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        379934                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          3863                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             97963                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             378814                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            378814                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          106321                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              2                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1452032                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      1452032                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1452032                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     55611648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     55611648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 55611648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             485137                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   485137    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               485137                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy          2531799500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2500912004                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         966897                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       484541                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             133767                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       788915                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        17991                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           100763                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            389985                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           389985                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1695                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        132072                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           304                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          304                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4902                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1264791                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1334                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       300957                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1571984                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       205248                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     53944960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        28480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      6420416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                60599104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          383797                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  24563008                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            907861                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003083                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.055440                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  905062     99.69%     99.69% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    2799      0.31%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              907861                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          735569950                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1696996                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         421447495                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            452485                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         100320497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1047981                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       523916                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         2800                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  18866275000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
