/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
 * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
 */

#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_SERAPH_H
#define __DT_BINDINGS_INTERCONNECT_QCOM_SERAPH_H

#define MASTER_GPU_TCU				0
#define MASTER_SYS_TCU				1
#define MASTER_APPSS_PROC			2
#define MASTER_LLCC				3
#define MASTER_QDSS_BAM				4
#define MASTER_QSPI_0				5
#define MASTER_QUP_0				6
#define MASTER_QUP_1				7
#define MASTER_ANOC_SNOC			8
#define MASTER_CAMNOC_HF			9
#define MASTER_CAMNOC_ICP			10
#define MASTER_CAMNOC_SF			11
#define MASTER_CNOC_SNOC			12
#define MASTER_EVA				13
#define MASTER_GEM_NOC_CNOC			14
#define MASTER_GEM_NOC_PCIE_SNOC		15
#define MASTER_GIC_AHB				16
#define MASTER_GFX3D				17
#define MASTER_LPASS_GEM_NOC			18
#define MASTER_LPASS_LPINOC			19
#define MASTER_LPIAON_NOC			20
#define MASTER_LPASS_PROC			21
#define MASTER_LSR_0				22
#define MASTER_LSR_1				23
#define MASTER_LSR_CV_CPU			24
#define MASTER_MDP				25
#define MASTER_MDSS_DCP				26
#define MASTER_MNOC_HF_MEM_NOC			27
#define MASTER_MNOC_SF_MEM_NOC			28
#define MASTER_CDSP_PROC			29
#define MASTER_COMPUTE_NOC			30
#define MASTER_ANOC_PCIE_GEM_NOC		31
#define MASTER_SNOC_SF_MEM_NOC			32
#define MASTER_VIDEO_CV_PROC			33
#define MASTER_VIDEO_MVP			34
#define MASTER_VIDEO_V_PROC			35
#define MASTER_CNOC_CFG				36
#define MASTER_CNOC_MNOC_HF_CFG			37
#define MASTER_CNOC_MNOC_SF_CFG			38
#define MASTER_PCIE_ANOC_CFG			39
#define MASTER_QUP_CORE_0			40
#define MASTER_QUP_CORE_1			41
#define MASTER_CRYPTO				42
#define MASTER_IPA				43
#define MASTER_SOCCP_AGGR_NOC			44
#define MASTER_WLAN_Q6				45
#define MASTER_GIC				46
#define MASTER_PCIE_0				47
#define MASTER_PCIE_1				48
#define MASTER_QDSS_ETR				49
#define MASTER_QDSS_ETR_1			50
#define MASTER_SDCC_1				51
#define MASTER_SDCC_4				52
#define MASTER_USB3_0				53
#define SLAVE_EBI1				512
#define SLAVE_AHB2PHY_SOUTH			513
#define SLAVE_AHB2PHY_CENTER			514
#define SLAVE_AOSS				515
#define SLAVE_APPSS				516
#define SLAVE_CAMERA_CFG			517
#define SLAVE_CLK_CTL				518
#define SLAVE_CRYPTO_0_CFG			519
#define SLAVE_DISPLAY_CFG			520
#define SLAVE_EVA_CFG				521
#define SLAVE_GFX3D_CFG				522
#define SLAVE_I3C_IBI0_CFG			523
#define SLAVE_IMEM_CFG				524
#define SLAVE_IPA_CFG				525
#define SLAVE_IPC_ROUTER_CFG			526
#define SLAVE_LSR_CFG				527
#define SLAVE_PCIE_0_CFG			528
#define SLAVE_PCIE_1_CFG			529
#define SLAVE_QDSS_CFG				530
#define SLAVE_QRNG				531
#define SLAVE_QUP_0				532
#define SLAVE_QUP_1				533
#define SLAVE_SDCC_1				534
#define SLAVE_SDCC_4				535
#define SLAVE_SOCCP				536
#define SLAVE_TCSR				537
#define SLAVE_TLMM				538
#define SLAVE_TME_CFG				539
#define SLAVE_USB3_0				540
#define SLAVE_VENUS_CFG				541
#define SLAVE_VSENSE_CTRL_CFG			542
#define SLAVE_WLAN_Q6_CFG			543
#define SLAVE_ANOC_SNOC				544
#define SLAVE_GEM_NOC_CNOC			545
#define SLAVE_SNOC_GEM_NOC_SF			546
#define SLAVE_LLCC				547
#define SLAVE_LPASS_GEM_NOC			548
#define SLAVE_LPIAON_NOC_LPASS_AG_NOC		549
#define SLAVE_LPICX_NOC_LPIAON_NOC		550
#define SLAVE_MNOC_HF_MEM_NOC			551
#define SLAVE_MNOC_SF_MEM_NOC			552
#define SLAVE_CDSP_MEM_NOC			553
#define SLAVE_MEM_NOC_PCIE_SNOC			554
#define SLAVE_ANOC_PCIE_GEM_NOC			555
#define SLAVE_CNOC_CFG				556
#define SLAVE_DDRSS_CFG				557
#define SLAVE_CNOC_MNOC_HF_CFG			558
#define SLAVE_CNOC_MNOC_SF_CFG			559
#define SLAVE_PCIE_ANOC_CFG			560
#define SLAVE_QUP_CORE_0			561
#define SLAVE_QUP_CORE_1			562
#define SLAVE_BOOT_IMEM				563
#define SLAVE_IMEM				564
#define SLAVE_SERVICE_CNOC			565
#define SLAVE_SERVICE_MNOC_HF			566
#define SLAVE_SERVICE_PCIE_SNOC			567
#define SLAVE_SERVICE_MNOC_SF			568
#define SLAVE_PCIE_0				569
#define SLAVE_PCIE_1				570
#define SLAVE_QDSS_STM				571
#define SLAVE_TCU				572

#endif
