
*** Running vivado
    with args -log design_4_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_4_xbar_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_4_xbar_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/junningfan/Documents/FPGA/4601/Vitis_HLS/fir_demo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/junningfan/Documents/FPGA/4601/Vitis_HLS/fir_demo_stream'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx_tools/Vivado/2021.2/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_4_xbar_0, cache-ID = 31dca1c94ef9730d.
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 15:17:56 2023...
