m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Baseline_v2.3/mips_cpu/simulation/modelsim
valtera_merlin_address_alignment
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1617850229
!i10b 1
!s100 d[l4mS4WfF?SDFFCfRDR=1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
ID^`:H_>DV<GmG6JhV2Pc<3
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1617647124
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_address_alignment.sv
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_address_alignment.sv
!i122 7
L0 26 238
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z7 !s108 1617850229.000000
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_address_alignment.sv|
!s90 -reportprogress|300|-sv|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_address_alignment.sv|-work|sdram_controller_s1_rsp_width_adapter|
!i113 1
Z8 o-sv -work sdram_controller_s1_rsp_width_adapter
Z9 tCvgOpt 0
valtera_merlin_burst_uncompressor
R1
R2
!i10b 1
!s100 f5?g@0D[3mRE6h_kkF_Tg3
R3
I]b69Cje0^fhgn;BdlW3@<3
R4
S1
R0
w1617647123
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_uncompressor.sv
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_uncompressor.sv
!i122 8
L0 40 256
R6
r1
!s85 0
31
R7
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_uncompressor.sv|-work|sdram_controller_s1_rsp_width_adapter|
!i113 1
R8
R9
valtera_merlin_width_adapter
R1
R2
!i10b 1
!s100 ?6@hQbS6a@_3`IeY:n5E>3
R3
I1[>^[<TiUGDCl:_Z_WRIC3
R4
S1
R0
R5
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_width_adapter.sv
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_width_adapter.sv
!i122 6
L0 25 1181
R6
r1
!s85 0
31
R7
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_width_adapter.sv|
!s90 -reportprogress|300|-sv|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_width_adapter.sv|-work|sdram_controller_s1_rsp_width_adapter|
!i113 1
R8
R9
