<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>SHUFPS—Shuffle Packed Single-Precision Floating-Point Values</title>
</head>
<body>
<h1 id="shufps-shuffle-packed-single-precision-floating-point-values">SHUFPS—Shuffle Packed Single-Precision Floating-Point Values</h1>
<table>
<tr>
	<td>Opcode*/Instruction</td>
	<td>Op/En</td>
	<td>64/32 bit Mode Support</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>0F C6 /r ib</td>
	<td>RMI</td>
	<td>V/V</td>
	<td>SSE</td>
	<td>Shuffle packed single-precision floating-point SHUFPS xmm1, xmm2/m128, imm8xmm1/m128 to xmm1.</td>
</tr>
<tr>
	<td>VEX.NDS.128.0F.WIG C6 /r ib</td>
	<td>RVMI</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Shuffle Packed single-precision floating-point VSHUFPS xmm1, xmm2, xmm3/m128, imm8xmm3/mem.</td>
</tr>
<tr>
	<td>VEX.NDS.256.0F.WIG C6 /r ib</td>
	<td>RVMI</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Shuffle Packed single-precision floating-point VSHUFPS ymm1, ymm2, ymm3/m256, imm8ymm3/mem.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RMI</td>
	<td>ModRM:reg (r, w)</td>
	<td>ModRM:r/m (r)</td>
	<td>imm8</td>
	<td>NA</td>
</tr>
<tr>
	<td>RVMI</td>
	<td>ModRM:reg (w)</td>
	<td>VEX.vvvv (r)</td>
	<td>ModRM:r/m (r)</td>
	<td>imm8</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Moves two of the four packed single-precision floating-point values from the destination operand (first operand)into the low quadword of the destination operand; moves two of the four packed single-precision floating-point values from the source operand (second operand) into to the high quadword of the destination operand (see Figure 4-22). The select operand (third operand) determines which values are moved to the destination operand.</p>
<p>In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15). 128-bit Legacy SSE version: The source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified. VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed. determines which values are moved to the destination operand.</p>
<p>VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.</p>
<table>
<tr>
	<td>DEST</td>
	<td>X3</td>
	<td>X2</td>
	<td>X1</td>
	<td>X0</td>
</tr>
<tr>
	<td>SRC</td>
	<td>Y3</td>
	<td>Y2</td>
	<td>Y1</td>
	<td>Y0</td>
</tr>
<tr>
	<td>DEST</td>
	<td>Y3 ... Y0Figure 4-22.</td>
	<td>Y3 ... Y0SHUFPS Shuffle Operation</td>
	<td>X3 ... X0</td>
	<td>X3 ... X0</td>
</tr>
</table>
<p>The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The select operand is an 8-bit immediate: bits 0 and 1 select the value to be moved from the destination operand to the low doubleword of the result, bits 2 and 3 select the value to be moved from the destination operand to the second doubleword of the result, bits 4 and 5 select the value to be moved from the source operand to the third doubleword of the result, and bits 6 and 7 select the value to be moved from the source operand to the high doubleword of the result.</p>
<h2 id="operation">Operation</h2>
<pre>CASE (SELECT[1:0]) OF
  0:
  1:
  2:
  3:
ESAC;
CASE (SELECT[3:2]) OF
  0:
  1:
  2:
  3:
ESAC;
CASE (SELECT[5:4]) OF
  0:
  1:
  2:
  3:
ESAC;
CASE (SELECT[7:6]) OF
  0:
  1:
  2:
  3:
ESAC;
SHUFPS (128-bit Legacy SSE version)
DEST[31:0] ← Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] ← Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] ← Select4(SRC2[127:0], imm8[5:4]);
DEST[127:96] ← Select4(SRC2[127:0], imm8[7:6]);
DEST[VLMAX-1:128] (Unmodified)
VSHUFPS (VEX.128 encoded version)
DEST[31:0] ← Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] ← Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] ← Select4(SRC2[127:0], imm8[5:4]);
DEST[127:96] ← Select4(SRC2[127:0], imm8[7:6]);
DEST[VLMAX-1:128] ← 0
VSHUFPS (VEX.256 encoded version)
DEST[31:0] ← Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] ← Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] ← Select4(SRC2[127:0], imm8[5:4]);
DEST[127:96] ← Select4(SRC2[127:0], imm8[7:6]);
DEST[159:128] ← Select4(SRC1[255:128], imm8[1:0]);
DEST[191:160] ← Select4(SRC1[255:128], imm8[3:2]);
DEST[223:192] ← Select4(SRC2[255:128], imm8[5:4]);
DEST[255:224] ← Select4(SRC2[255:128], imm8[7:6]);
</pre>
<h2 id="intel-c-c---compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>SHUFPS:</td>
	<td>__m128 _mm_shuffle_ps(__m128 a, __m128 b, unsigned int imm8)</td>
</tr>
<tr>
	<td>VSHUFPS:</td>
	<td>__m256 _mm256_shuffle_ps (__m256 a, __m256 b, const int select);</td>
</tr>
</table>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 4.</p>
</body>
</html>
