
gc_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa80  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000aef0  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000550  20000008  6000aef8  00018008  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000208  20000558  6000b448  00018558  2**2
                  ALLOC
  5 .comment      00000331  00000000  00000000  00018558  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000009b8  00000000  00000000  00018889  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000019b0  00000000  00000000  00019241  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000e9e3  00000000  00000000  0001abf1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001ca4  00000000  00000000  000295d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00005571  00000000  00000000  0002b278  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002cbc  00000000  00000000  000307ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004e1d  00000000  00000000  000334a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000033e9  00000000  00000000  000382c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00071bc7  00000000  00000000  0003b6ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000ad275  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000928  00000000  00000000  000ad29a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
            cmd_buffer[3] = address & 0xFF;

            if(wait_ready())
                return SPI_FLASH_UNSUCCESS;

            MSS_SPI_transfer_block( SPI_INSTANCE,
     470:	f240 5358 	movw	r3, #1368	; 0x558
                                    cmd_buffer,
                                    sizeof(cmd_buffer),
                                    0,
                                    0 );
            if(wait_ready())
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
                return SPI_FLASH_UNSUCCESS;
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
            MSS_SPI_clear_slave_select( SPI_INSTANCE, SPI_SLAVE );
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
        }
        break;
        case SPI_FLASH_32KBLOCK_ERASE:
        {
            uint32_t address = peram1 & BLOCK_ALIGN_MASK_32K;
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <CONTROLLER_setup_mem>:
     4a0:	b580      	push	{r7, lr}
            uint8_t cmd_buffer[4];
            /* Send Write Enable command */
            cmd_buffer[0] = WRITE_ENABLE_CMD;
     4a2:	af00      	add	r7, sp, #0
     4a4:	f04f 0008 	mov.w	r0, #8

            wait_ready();
     4a8:	f003 f9d6 	bl	3858 <malloc>
            MSS_SPI_set_slave_select( SPI_INSTANCE, SPI_SLAVE );
     4ac:	4603      	mov	r3, r0
     4ae:	461a      	mov	r2, r3
     4b0:	f240 53bc 	movw	r3, #1468	; 0x5bc
     4b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4b8:	601a      	str	r2, [r3, #0]
     4ba:	f240 53bc 	movw	r3, #1468	; 0x5bc
            MSS_SPI_transfer_block( SPI_INSTANCE, cmd_buffer, 1, 0, 0 );
     4be:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4c2:	681b      	ldr	r3, [r3, #0]
     4c4:	461a      	mov	r2, r3
     4c6:	f240 53c0 	movw	r3, #1472	; 0x5c0
     4ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4ce:	601a      	str	r2, [r3, #0]
     4d0:	bd80      	pop	{r7, pc}
     4d2:	bf00      	nop

000004d4 <CONTROLLER_load>:
     4d4:	b480      	push	{r7}
     4d6:	af00      	add	r7, sp, #0
     4d8:	f240 53bc 	movw	r3, #1468	; 0x5bc

            /* Send Chip Erase command */
            cmd_buffer[0] = ERASE_32K_BLOCK_OPCODE;
     4dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4e0:	681a      	ldr	r2, [r3, #0]
            cmd_buffer[1] = (address >> 16) & 0xFF;
     4e2:	f240 0300 	movw	r3, #0
     4e6:	f2c4 0305 	movt	r3, #16389	; 0x4005
     4ea:	681b      	ldr	r3, [r3, #0]
            cmd_buffer[2] = (address >> 8 ) & 0xFF;
     4ec:	6013      	str	r3, [r2, #0]
     4ee:	f240 53bc 	movw	r3, #1468	; 0x5bc
     4f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
            cmd_buffer[3] = address & 0xFF;
     4f6:	681b      	ldr	r3, [r3, #0]
     4f8:	f103 0204 	add.w	r2, r3, #4

            if(wait_ready())
     4fc:	f240 0304 	movw	r3, #4
     500:	f2c4 0305 	movt	r3, #16389	; 0x4005
     504:	681b      	ldr	r3, [r3, #0]
                return SPI_FLASH_UNSUCCESS;
     506:	6013      	str	r3, [r2, #0]
     508:	46bd      	mov	sp, r7
     50a:	bc80      	pop	{r7}

            MSS_SPI_transfer_block( SPI_INSTANCE,
     50c:	4770      	bx	lr
     50e:	bf00      	nop

00000510 <initItemWeights>:
     510:	b5f0      	push	{r4, r5, r6, r7, lr}
     512:	b083      	sub	sp, #12
     514:	af00      	add	r7, sp, #0
     516:	f04f 0300 	mov.w	r3, #0
     51a:	607b      	str	r3, [r7, #4]
     51c:	e029      	b.n	572 <initItemWeights+0x62>
     51e:	687e      	ldr	r6, [r7, #4]
     520:	687a      	ldr	r2, [r7, #4]
     522:	f240 0320 	movw	r3, #32
     526:	f2c2 0300 	movt	r3, #8192	; 0x2000
     52a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
                                    cmd_buffer,
                                    sizeof(cmd_buffer),
                                    0,
                                    0 );
            if(wait_ready())
     52e:	4413      	add	r3, r2
     530:	e9d3 4500 	ldrd	r4, r5, [r3]
     534:	f240 0338 	movw	r3, #56	; 0x38
                return SPI_FLASH_UNSUCCESS;
     538:	f2c2 0300 	movt	r3, #8192	; 0x2000

            MSS_SPI_clear_slave_select( SPI_INSTANCE, SPI_SLAVE );
     53c:	681b      	ldr	r3, [r3, #0]
     53e:	4618      	mov	r0, r3
     540:	f002 fe12 	bl	3168 <__aeabi_i2d>
     544:	4602      	mov	r2, r0
     546:	460b      	mov	r3, r1
     548:	4620      	mov	r0, r4
     54a:	4629      	mov	r1, r5
        }
        break;
     54c:	f002 fe72 	bl	3234 <__aeabi_dmul>
        case SPI_FLASH_64KBLOCK_ERASE:
        {
            uint32_t address = peram1 & BLOCK_ALIGN_MASK_64K;
     550:	4602      	mov	r2, r0
     552:	460b      	mov	r3, r1
     554:	4610      	mov	r0, r2
     556:	4619      	mov	r1, r3
     558:	f003 f906 	bl	3768 <__aeabi_d2iz>
            uint8_t cmd_buffer[4];
            /* Send Write Enable command */
            cmd_buffer[0] = WRITE_ENABLE_CMD;
     55c:	4602      	mov	r2, r0
     55e:	f240 53c4 	movw	r3, #1476	; 0x5c4

            if(wait_ready())
     562:	f2c2 0300 	movt	r3, #8192	; 0x2000
     566:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
                return SPI_FLASH_UNSUCCESS;
     56a:	687b      	ldr	r3, [r7, #4]
     56c:	f103 0301 	add.w	r3, r3, #1

            MSS_SPI_set_slave_select( SPI_INSTANCE, SPI_SLAVE );
     570:	607b      	str	r3, [r7, #4]
     572:	687b      	ldr	r3, [r7, #4]
     574:	2b02      	cmp	r3, #2
     576:	ddd2      	ble.n	51e <initItemWeights+0xe>
     578:	f107 070c 	add.w	r7, r7, #12
     57c:	46bd      	mov	sp, r7
     57e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000580 <getNewItem>:
            MSS_SPI_transfer_block( SPI_INSTANCE, cmd_buffer, 1, 0, 0 );
     580:	b580      	push	{r7, lr}
     582:	b082      	sub	sp, #8
     584:	af00      	add	r7, sp, #0
     586:	f003 fcbb 	bl	3f00 <rand>
     58a:	4602      	mov	r2, r0
     58c:	f240 0338 	movw	r3, #56	; 0x38
     590:	f2c2 0300 	movt	r3, #8192	; 0x2000
     594:	681b      	ldr	r3, [r3, #0]
     596:	fb92 f1f3 	sdiv	r1, r2, r3
     59a:	fb03 f301 	mul.w	r3, r3, r1
     59e:	ebc3 0302 	rsb	r3, r3, r2

             /* Send Chip Erase command */
            cmd_buffer[0] = ERASE_64K_BLOCK_OPCODE;
     5a2:	603b      	str	r3, [r7, #0]
     5a4:	f04f 0300 	mov.w	r3, #0
            cmd_buffer[1] = (address >> 16) & 0xFF;
     5a8:	607b      	str	r3, [r7, #4]
     5aa:	e01b      	b.n	5e4 <getNewItem+0x64>
     5ac:	687a      	ldr	r2, [r7, #4]
     5ae:	f240 53c4 	movw	r3, #1476	; 0x5c4
            cmd_buffer[2] = (address >> 8 ) & 0xFF;
     5b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5b6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
            cmd_buffer[3] = address & 0xFF;
     5ba:	683b      	ldr	r3, [r7, #0]
     5bc:	429a      	cmp	r2, r3
     5be:	dd02      	ble.n	5c6 <getNewItem+0x46>

            if(wait_ready())
     5c0:	687b      	ldr	r3, [r7, #4]
     5c2:	b2db      	uxtb	r3, r3
     5c4:	e013      	b.n	5ee <getNewItem+0x6e>
     5c6:	687a      	ldr	r2, [r7, #4]
     5c8:	f240 53c4 	movw	r3, #1476	; 0x5c4
                return SPI_FLASH_UNSUCCESS;
     5cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
            MSS_SPI_transfer_block( SPI_INSTANCE,
     5d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     5d4:	683a      	ldr	r2, [r7, #0]
     5d6:	ebc3 0302 	rsb	r3, r3, r2
     5da:	603b      	str	r3, [r7, #0]
     5dc:	687b      	ldr	r3, [r7, #4]
     5de:	f103 0301 	add.w	r3, r3, #1
     5e2:	607b      	str	r3, [r7, #4]
     5e4:	687b      	ldr	r3, [r7, #4]
     5e6:	2b02      	cmp	r3, #2
     5e8:	dde0      	ble.n	5ac <getNewItem+0x2c>
     5ea:	f04f 0303 	mov.w	r3, #3
     5ee:	4618      	mov	r0, r3
                                    cmd_buffer,
                                    sizeof(cmd_buffer),
                                    0,
                                    0 );
            if(wait_ready())
     5f0:	f107 0708 	add.w	r7, r7, #8
     5f4:	46bd      	mov	sp, r7
     5f6:	bd80      	pop	{r7, pc}

000005f8 <handleItemGrab>:
     5f8:	b580      	push	{r7, lr}
                return SPI_FLASH_UNSUCCESS;
     5fa:	b094      	sub	sp, #80	; 0x50
     5fc:	af00      	add	r7, sp, #0
     5fe:	f240 030c 	movw	r3, #12

            MSS_SPI_clear_slave_select( SPI_INSTANCE, SPI_SLAVE );
     602:	f2c2 0300 	movt	r3, #8192	; 0x2000
     606:	781b      	ldrb	r3, [r3, #0]
     608:	2b03      	cmp	r3, #3
     60a:	d136      	bne.n	67a <handleItemGrab+0x82>
     60c:	f7ff ffb8 	bl	580 <getNewItem>
        }
        break;
     610:	4603      	mov	r3, r0
        case SPI_FLASH_GET_STATUS:
        {
            uint8_t status;
            uint8_t command = READ_STATUS;
     612:	461a      	mov	r2, r3
     614:	f240 030c 	movw	r3, #12

            MSS_SPI_transfer_block( SPI_INSTANCE,
     618:	f2c2 0300 	movt	r3, #8192	; 0x2000
     61c:	701a      	strb	r2, [r3, #0]
     61e:	f240 030c 	movw	r3, #12
     622:	f2c2 0300 	movt	r3, #8192	; 0x2000
     626:	781b      	ldrb	r3, [r3, #0]
     628:	461a      	mov	r2, r3
     62a:	f240 0310 	movw	r3, #16
     62e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     636:	463a      	mov	r2, r7
                                    &command,
                                    sizeof(uint8_t),
                                    &status,
                                    sizeof(status) );
            return status;
     638:	4610      	mov	r0, r2
     63a:	f04f 0150 	mov.w	r1, #80	; 0x50
        }
        break;

        default:
              return SPI_FLASH_INVALID_ARGUMENTS;
     63e:	f64a 22a8 	movw	r2, #43688	; 0xaaa8
        break;
    }
    return 0;
     642:	f2c0 0200 	movt	r2, #0
}
     646:	f003 fcf3 	bl	4030 <snprintf>
     64a:	463b      	mov	r3, r7
     64c:	4618      	mov	r0, r3
     64e:	f000 f853 	bl	6f8 <LCD_print>
    if(CURRENT_ITEM != MAX_NUM_ITEMS) {
    	return;
    }
    CURRENT_ITEM = getNewItem();
    LCD_printf("Picked up %s", ITEM_NAMES[CURRENT_ITEM]);
    printf("player1, picked up, %S",ITEM_NAMES[CURRENT_ITEM]);
     652:	f240 030c 	movw	r3, #12
     656:	f2c2 0300 	movt	r3, #8192	; 0x2000
     65a:	781b      	ldrb	r3, [r3, #0]
     65c:	461a      	mov	r2, r3
     65e:	f240 0310 	movw	r3, #16
     662:	f2c2 0300 	movt	r3, #8192	; 0x2000
     666:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     66a:	f64a 20b8 	movw	r0, #43704	; 0xaab8
     66e:	f2c0 0000 	movt	r0, #0
     672:	4619      	mov	r1, r3
     674:	f003 fbce 	bl	3e14 <printf>
     678:	e000      	b.n	67c <handleItemGrab+0x84>
}

void handleItemGrab() {
    //Can't get item if already have one
    if(CURRENT_ITEM != MAX_NUM_ITEMS) {
    	return;
     67a:	bf00      	nop
    }
    CURRENT_ITEM = getNewItem();
    LCD_printf("Picked up %s", ITEM_NAMES[CURRENT_ITEM]);
    printf("player1, picked up, %S",ITEM_NAMES[CURRENT_ITEM]);
}
     67c:	f107 0750 	add.w	r7, r7, #80	; 0x50
     680:	46bd      	mov	sp, r7
     682:	bd80      	pop	{r7, pc}

00000684 <LCD_init>:
#define LCD_UART_BASE_ADDR (FPGA_FABRIC_BASE + 0x200)
#define BAUD_VALUE_9600 ((100000000 /(9600 * 16)) - 1)

UART_instance_t lcd_uart;

void LCD_init() {
     684:	b580      	push	{r7, lr}
     686:	af00      	add	r7, sp, #0
	//MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);

	UART_init(&lcd_uart, LCD_UART_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY));
     688:	f240 50d0 	movw	r0, #1488	; 0x5d0
     68c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     690:	f240 2100 	movw	r1, #512	; 0x200
     694:	f2c4 0105 	movt	r1, #16389	; 0x4005
     698:	f240 228a 	movw	r2, #650	; 0x28a
     69c:	f04f 0301 	mov.w	r3, #1
     6a0:	f001 fd66 	bl	2170 <UART_init>
}
     6a4:	bd80      	pop	{r7, pc}
     6a6:	bf00      	nop

000006a8 <LCD_clear>:

void LCD_clear() {
     6a8:	b580      	push	{r7, lr}
     6aa:	b082      	sub	sp, #8
     6ac:	af00      	add	r7, sp, #0
	uint8_t clearCommand[2];
	clearCommand[0] = 0xfe;
     6ae:	f06f 0301 	mvn.w	r3, #1
     6b2:	713b      	strb	r3, [r7, #4]
	clearCommand[1] = 0x01;
     6b4:	f04f 0301 	mov.w	r3, #1
     6b8:	717b      	strb	r3, [r7, #5]

	//MSS_UART_polled_tx(&g_mss_uart1, clearCommand, 2);

	UART_send(&lcd_uart, clearCommand, 2);
     6ba:	f107 0304 	add.w	r3, r7, #4
     6be:	f240 50d0 	movw	r0, #1488	; 0x5d0
     6c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6c6:	4619      	mov	r1, r3
     6c8:	f04f 0202 	mov.w	r2, #2
     6cc:	f001 fea0 	bl	2410 <UART_send>
}
     6d0:	f107 0708 	add.w	r7, r7, #8
     6d4:	46bd      	mov	sp, r7
     6d6:	bd80      	pop	{r7, pc}

000006d8 <LCD_print_append>:

void LCD_print_append(char *string) {
     6d8:	b580      	push	{r7, lr}
     6da:	b082      	sub	sp, #8
     6dc:	af00      	add	r7, sp, #0
     6de:	6078      	str	r0, [r7, #4]
	//MSS_UART_polled_tx_string(&g_mss_uart1, string);
	UART_polled_tx_string(&lcd_uart, string);
     6e0:	f240 50d0 	movw	r0, #1488	; 0x5d0
     6e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6e8:	6879      	ldr	r1, [r7, #4]
     6ea:	f001 ff3f 	bl	256c <UART_polled_tx_string>
}
     6ee:	f107 0708 	add.w	r7, r7, #8
     6f2:	46bd      	mov	sp, r7
     6f4:	bd80      	pop	{r7, pc}
     6f6:	bf00      	nop

000006f8 <LCD_print>:

void LCD_print(char *string) {
     6f8:	b580      	push	{r7, lr}
     6fa:	b082      	sub	sp, #8
     6fc:	af00      	add	r7, sp, #0
     6fe:	6078      	str	r0, [r7, #4]
	LCD_clear();
     700:	f7ff ffd2 	bl	6a8 <LCD_clear>
	LCD_print_append(string);
     704:	6878      	ldr	r0, [r7, #4]
     706:	f7ff ffe7 	bl	6d8 <LCD_print_append>
}
     70a:	f107 0708 	add.w	r7, r7, #8
     70e:	46bd      	mov	sp, r7
     710:	bd80      	pop	{r7, pc}
     712:	bf00      	nop

00000714 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     714:	b480      	push	{r7}
     716:	b083      	sub	sp, #12
     718:	af00      	add	r7, sp, #0
     71a:	4603      	mov	r3, r0
     71c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     71e:	f24e 1300 	movw	r3, #57600	; 0xe100
     722:	f2ce 0300 	movt	r3, #57344	; 0xe000
     726:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     72a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     72e:	88f9      	ldrh	r1, [r7, #6]
     730:	f001 011f 	and.w	r1, r1, #31
     734:	f04f 0001 	mov.w	r0, #1
     738:	fa00 f101 	lsl.w	r1, r0, r1
     73c:	f102 0260 	add.w	r2, r2, #96	; 0x60
     740:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     744:	f107 070c 	add.w	r7, r7, #12
     748:	46bd      	mov	sp, r7
     74a:	bc80      	pop	{r7}
     74c:	4770      	bx	lr
     74e:	bf00      	nop

00000750 <GPIO2_IRQHandler>:
int lastVals[10];
int arrCount=0;



__attribute__ ((interrupt)) void GPIO2_IRQHandler( void ){
     750:	4668      	mov	r0, sp
     752:	f020 0107 	bic.w	r1, r0, #7
     756:	468d      	mov	sp, r1
     758:	b589      	push	{r0, r3, r7, lr}
     75a:	af00      	add	r7, sp, #0
	printf("Reflective sensor sees something\n\r");
     75c:	f64a 20e4 	movw	r0, #43748	; 0xaae4
     760:	f2c0 0000 	movt	r0, #0
     764:	f003 fb56 	bl	3e14 <printf>
	handleItemGrab();
     768:	f7ff ff46 	bl	5f8 <handleItemGrab>
	MSS_GPIO_clear_irq( MSS_GPIO_2 );
     76c:	f04f 0002 	mov.w	r0, #2
     770:	f001 fcb0 	bl	20d4 <MSS_GPIO_clear_irq>
}
     774:	46bd      	mov	sp, r7
     776:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
     77a:	4685      	mov	sp, r0
     77c:	4770      	bx	lr
     77e:	bf00      	nop

00000780 <Fabric_IRQHandler>:
__attribute__ ((interrupt)) void Fabric_IRQHandler( void )
{
     780:	4668      	mov	r0, sp
     782:	f020 0107 	bic.w	r1, r0, #7
     786:	468d      	mov	sp, r1
     788:	b581      	push	{r0, r7, lr}
     78a:	b083      	sub	sp, #12
     78c:	af00      	add	r7, sp, #0

    //uint32_t time = MOTOR_getCounterVal();
    uint32_t status = MOTOR_getInterrupt_status();
     78e:	f000 f977 	bl	a80 <MOTOR_getInterrupt_status>
     792:	4603      	mov	r3, r0
     794:	607b      	str	r3, [r7, #4]
    if(status == 12)
    {
            printf("Sync time: %ld, Async time: %ld, diff: %ld\n\r", sync_out, async_out, sync_out - async_out);
    }
    */
    count ++;
     796:	f240 630c 	movw	r3, #1548	; 0x60c
     79a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     79e:	681b      	ldr	r3, [r3, #0]
     7a0:	f103 0201 	add.w	r2, r3, #1
     7a4:	f240 630c 	movw	r3, #1548	; 0x60c
     7a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7ac:	601a      	str	r2, [r3, #0]
    NVIC_ClearPendingIRQ( Fabric_IRQn );
     7ae:	f04f 001f 	mov.w	r0, #31
     7b2:	f7ff ffaf 	bl	714 <NVIC_ClearPendingIRQ>
}
     7b6:	f107 070c 	add.w	r7, r7, #12
     7ba:	46bd      	mov	sp, r7
     7bc:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
     7c0:	4685      	mov	sp, r0
     7c2:	4770      	bx	lr

000007c4 <main>:

int main()
{
     7c4:	b580      	push	{r7, lr}
     7c6:	b09c      	sub	sp, #112	; 0x70
     7c8:	af02      	add	r7, sp, #8

        volatile int d = 0;
     7ca:	f04f 0300 	mov.w	r3, #0
     7ce:	653b      	str	r3, [r7, #80]	; 0x50
        MOTOR_cmpVal = 2000000;
     7d0:	f240 6300 	movw	r3, #1536	; 0x600
     7d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7d8:	f248 4280 	movw	r2, #33920	; 0x8480
     7dc:	f2c0 021e 	movt	r2, #30
     7e0:	601a      	str	r2, [r3, #0]
        MOTOR_period = 20000000;
     7e2:	f240 6304 	movw	r3, #1540	; 0x604
     7e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7ea:	f642 5200 	movw	r2, #11520	; 0x2d00
     7ee:	f2c0 1231 	movt	r2, #305	; 0x131
     7f2:	601a      	str	r2, [r3, #0]
        curClock = prevClock = 0;
     7f4:	f240 6308 	movw	r3, #1544	; 0x608
     7f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7fc:	f04f 0200 	mov.w	r2, #0
     800:	601a      	str	r2, [r3, #0]
     802:	f240 6308 	movw	r3, #1544	; 0x608
     806:	f2c2 0300 	movt	r3, #8192	; 0x2000
     80a:	681a      	ldr	r2, [r3, #0]
     80c:	f240 6310 	movw	r3, #1552	; 0x610
     810:	f2c2 0300 	movt	r3, #8192	; 0x2000
     814:	601a      	str	r2, [r3, #0]
   /* Setup MYTIMER */
        MOTOR_init();
     816:	f000 f8d1 	bl	9bc <MOTOR_init>
        MOTOR_set_speed(0);
     81a:	f04f 0000 	mov.w	r0, #0
     81e:	f04f 0100 	mov.w	r1, #0
     822:	f000 f9e7 	bl	bf4 <MOTOR_set_speed>
        MOTOR_set_servo_direction(0);
     826:	f04f 0000 	mov.w	r0, #0
     82a:	f000 f995 	bl	b58 <MOTOR_set_servo_direction>

        printf("HEY\n");
     82e:	f64a 3008 	movw	r0, #43784	; 0xab08
     832:	f2c0 0000 	movt	r0, #0
     836:	f003 fb5b 	bl	3ef0 <puts>
        count = 0;
     83a:	f240 630c 	movw	r3, #1548	; 0x60c
     83e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     842:	f04f 0200 	mov.w	r2, #0
     846:	601a      	str	r2, [r3, #0]
        int lastVal = 1;
     848:	f04f 0301 	mov.w	r3, #1
     84c:	657b      	str	r3, [r7, #84]	; 0x54
        double speed = 0;
     84e:	f04f 0200 	mov.w	r2, #0
     852:	f04f 0300 	mov.w	r3, #0
     856:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
        int dir = 1;
     85a:	f04f 0301 	mov.w	r3, #1
     85e:	663b      	str	r3, [r7, #96]	; 0x60

        CONTROLLER_setup_mem();
     860:	f7ff fe1e 	bl	4a0 <CONTROLLER_setup_mem>

        MSS_GPIO_init();
     864:	f001 fbb0 	bl	1fc8 <MSS_GPIO_init>
        MSS_GPIO_config(MSS_GPIO_2, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE);
     868:	f04f 0002 	mov.w	r0, #2
     86c:	f04f 0162 	mov.w	r1, #98	; 0x62
     870:	f001 fbe0 	bl	2034 <MSS_GPIO_config>
        MSS_GPIO_enable_irq(MSS_GPIO_2);
     874:	f04f 0002 	mov.w	r0, #2
     878:	f001 fbfa 	bl	2070 <MSS_GPIO_enable_irq>
        initItemWeights();
     87c:	f7ff fe48 	bl	510 <initItemWeights>

        int x = 1;
     880:	f04f 0301 	mov.w	r3, #1
     884:	667b      	str	r3, [r7, #100]	; 0x64
        LCD_init();
     886:	f7ff fefd 	bl	684 <LCD_init>
        LCD_printf("%s %s", "Hello", "World");
     88a:	463a      	mov	r2, r7
     88c:	f64a 331c 	movw	r3, #43804	; 0xab1c
     890:	f2c0 0300 	movt	r3, #0
     894:	9300      	str	r3, [sp, #0]
     896:	4610      	mov	r0, r2
     898:	f04f 0150 	mov.w	r1, #80	; 0x50
     89c:	f64a 320c 	movw	r2, #43788	; 0xab0c
     8a0:	f2c0 0200 	movt	r2, #0
     8a4:	f64a 3314 	movw	r3, #43796	; 0xab14
     8a8:	f2c0 0300 	movt	r3, #0
     8ac:	f003 fbc0 	bl	4030 <snprintf>
     8b0:	463b      	mov	r3, r7
     8b2:	4618      	mov	r0, r3
     8b4:	f7ff ff20 	bl	6f8 <LCD_print>

        while( 1 )
        {

        	//CONTROLLER_print();
        	CONTROLLER_load();
     8b8:	f7ff fe0c 	bl	4d4 <CONTROLLER_load>
                if(CONTROLLER->a) {
     8bc:	f240 53c0 	movw	r3, #1472	; 0x5c0
     8c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8c4:	681b      	ldr	r3, [r3, #0]
     8c6:	79db      	ldrb	r3, [r3, #7]
     8c8:	f3c3 0300 	ubfx	r3, r3, #0, #1
     8cc:	b2db      	uxtb	r3, r3
     8ce:	2b00      	cmp	r3, #0
     8d0:	d008      	beq.n	8e4 <main+0x120>
                        MOTOR_set_speed(1);
     8d2:	f04f 0000 	mov.w	r0, #0
     8d6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
     8da:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
     8de:	f000 f989 	bl	bf4 <MOTOR_set_speed>
     8e2:	e019      	b.n	918 <main+0x154>
                }
                else if(CONTROLLER->b) {
     8e4:	f240 53c0 	movw	r3, #1472	; 0x5c0
     8e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8ec:	681b      	ldr	r3, [r3, #0]
     8ee:	79db      	ldrb	r3, [r3, #7]
     8f0:	f3c3 0340 	ubfx	r3, r3, #1, #1
     8f4:	b2db      	uxtb	r3, r3
     8f6:	2b00      	cmp	r3, #0
     8f8:	d008      	beq.n	90c <main+0x148>
                        MOTOR_set_speed(-1);
     8fa:	f04f 0000 	mov.w	r0, #0
     8fe:	f04f 413f 	mov.w	r1, #3204448256	; 0xbf000000
     902:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
     906:	f000 f975 	bl	bf4 <MOTOR_set_speed>
     90a:	e005      	b.n	918 <main+0x154>
                }
                else {
                        MOTOR_set_speed(0);
     90c:	f04f 0000 	mov.w	r0, #0
     910:	f04f 0100 	mov.w	r1, #0
     914:	f000 f96e 	bl	bf4 <MOTOR_set_speed>
                }

                if(CONTROLLER->d_right || CONTROLLER->joystick_x > 158) {
     918:	f240 53c0 	movw	r3, #1472	; 0x5c0
     91c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     920:	681b      	ldr	r3, [r3, #0]
     922:	799b      	ldrb	r3, [r3, #6]
     924:	f3c3 0340 	ubfx	r3, r3, #1, #1
     928:	b2db      	uxtb	r3, r3
     92a:	2b00      	cmp	r3, #0
     92c:	d107      	bne.n	93e <main+0x17a>
     92e:	f240 53c0 	movw	r3, #1472	; 0x5c0
     932:	f2c2 0300 	movt	r3, #8192	; 0x2000
     936:	681b      	ldr	r3, [r3, #0]
     938:	795b      	ldrb	r3, [r3, #5]
     93a:	2b9e      	cmp	r3, #158	; 0x9e
     93c:	d904      	bls.n	948 <main+0x184>
                        MOTOR_set_servo_direction(1);
     93e:	f04f 0001 	mov.w	r0, #1
     942:	f000 f909 	bl	b58 <MOTOR_set_servo_direction>
                }
                else {
                        MOTOR_set_speed(0);
                }

                if(CONTROLLER->d_right || CONTROLLER->joystick_x > 158) {
     946:	e01c      	b.n	982 <main+0x1be>
                        MOTOR_set_servo_direction(1);
                }
                else if(CONTROLLER->d_left || CONTROLLER->joystick_x < 98) {
     948:	f240 53c0 	movw	r3, #1472	; 0x5c0
     94c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     950:	681b      	ldr	r3, [r3, #0]
     952:	799b      	ldrb	r3, [r3, #6]
     954:	f3c3 0300 	ubfx	r3, r3, #0, #1
     958:	b2db      	uxtb	r3, r3
     95a:	2b00      	cmp	r3, #0
     95c:	d107      	bne.n	96e <main+0x1aa>
     95e:	f240 53c0 	movw	r3, #1472	; 0x5c0
     962:	f2c2 0300 	movt	r3, #8192	; 0x2000
     966:	681b      	ldr	r3, [r3, #0]
     968:	795b      	ldrb	r3, [r3, #5]
     96a:	2b61      	cmp	r3, #97	; 0x61
     96c:	d804      	bhi.n	978 <main+0x1b4>
                        MOTOR_set_servo_direction(-1);
     96e:	f04f 30ff 	mov.w	r0, #4294967295
     972:	f000 f8f1 	bl	b58 <MOTOR_set_servo_direction>
                }

                if(CONTROLLER->d_right || CONTROLLER->joystick_x > 158) {
                        MOTOR_set_servo_direction(1);
                }
                else if(CONTROLLER->d_left || CONTROLLER->joystick_x < 98) {
     976:	e004      	b.n	982 <main+0x1be>
                        MOTOR_set_servo_direction(-1);
                }
                else {
                        MOTOR_set_servo_direction(0);
     978:	f04f 0000 	mov.w	r0, #0
     97c:	f000 f8ec 	bl	b58 <MOTOR_set_servo_direction>
                }

                //for (d = 0; d < 1000000; d++);
        }
     980:	e79a      	b.n	8b8 <main+0xf4>
     982:	e799      	b.n	8b8 <main+0xf4>

00000984 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     984:	b480      	push	{r7}
     986:	b083      	sub	sp, #12
     988:	af00      	add	r7, sp, #0
     98a:	4603      	mov	r3, r0
     98c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     98e:	f24e 1300 	movw	r3, #57600	; 0xe100
     992:	f2ce 0300 	movt	r3, #57344	; 0xe000
     996:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     99a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     99e:	88f9      	ldrh	r1, [r7, #6]
     9a0:	f001 011f 	and.w	r1, r1, #31
     9a4:	f04f 0001 	mov.w	r0, #1
     9a8:	fa00 f101 	lsl.w	r1, r0, r1
     9ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     9b0:	f107 070c 	add.w	r7, r7, #12
     9b4:	46bd      	mov	sp, r7
     9b6:	bc80      	pop	{r7}
     9b8:	4770      	bx	lr
     9ba:	bf00      	nop

000009bc <MOTOR_init>:
#include "motor.h"
#include <stdio.h>


void MOTOR_init()
{
     9bc:	b580      	push	{r7, lr}
     9be:	af00      	add	r7, sp, #0
    MOTOR_setOverflowVal(MOTOR_period);
     9c0:	f240 6304 	movw	r3, #1540	; 0x604
     9c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9c8:	681b      	ldr	r3, [r3, #0]
     9ca:	4618      	mov	r0, r3
     9cc:	f000 f826 	bl	a1c <MOTOR_setOverflowVal>
    MOTOR_setCompareVal(MOTOR_cmpVal);
     9d0:	f240 6300 	movw	r3, #1536	; 0x600
     9d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9d8:	681b      	ldr	r3, [r3, #0]
     9da:	4618      	mov	r0, r3
     9dc:	f000 f840 	bl	a60 <MOTOR_setCompareVal>

    MOTOR_enable_allInterrupts();
     9e0:	f000 f82c 	bl	a3c <MOTOR_enable_allInterrupts>
    MOTOR_enable_pwm();
     9e4:	f000 f858 	bl	a98 <MOTOR_enable_pwm>

    NVIC_EnableIRQ(Fabric_IRQn);
     9e8:	f04f 001f 	mov.w	r0, #31
     9ec:	f7ff ffca 	bl	984 <NVIC_EnableIRQ>

    MOTOR_enable();
     9f0:	f000 f802 	bl	9f8 <MOTOR_enable>
}
     9f4:	bd80      	pop	{r7, pc}
     9f6:	bf00      	nop

000009f8 <MOTOR_enable>:

void MOTOR_enable()
{
     9f8:	b480      	push	{r7}
     9fa:	af00      	add	r7, sp, #0
    MOTOR->control |= MOTOR_ENABLE_MASK;
     9fc:	f240 1300 	movw	r3, #256	; 0x100
     a00:	f2c4 0305 	movt	r3, #16389	; 0x4005
     a04:	f240 1200 	movw	r2, #256	; 0x100
     a08:	f2c4 0205 	movt	r2, #16389	; 0x4005
     a0c:	6892      	ldr	r2, [r2, #8]
     a0e:	f042 0201 	orr.w	r2, r2, #1
     a12:	609a      	str	r2, [r3, #8]
}
     a14:	46bd      	mov	sp, r7
     a16:	bc80      	pop	{r7}
     a18:	4770      	bx	lr
     a1a:	bf00      	nop

00000a1c <MOTOR_setOverflowVal>:
{
    MOTOR->control &= ~MOTOR_ENABLE_MASK;
}

void MOTOR_setOverflowVal(uint32_t value)
{
     a1c:	b480      	push	{r7}
     a1e:	b083      	sub	sp, #12
     a20:	af00      	add	r7, sp, #0
     a22:	6078      	str	r0, [r7, #4]
	MOTOR->overflow = value;
     a24:	f240 1300 	movw	r3, #256	; 0x100
     a28:	f2c4 0305 	movt	r3, #16389	; 0x4005
     a2c:	687a      	ldr	r2, [r7, #4]
     a2e:	601a      	str	r2, [r3, #0]
}
     a30:	f107 070c 	add.w	r7, r7, #12
     a34:	46bd      	mov	sp, r7
     a36:	bc80      	pop	{r7}
     a38:	4770      	bx	lr
     a3a:	bf00      	nop

00000a3c <MOTOR_enable_allInterrupts>:

void MOTOR_enable_allInterrupts()
{
     a3c:	b480      	push	{r7}
     a3e:	af00      	add	r7, sp, #0
	MOTOR->control |= 14;
     a40:	f240 1300 	movw	r3, #256	; 0x100
     a44:	f2c4 0305 	movt	r3, #16389	; 0x4005
     a48:	f240 1200 	movw	r2, #256	; 0x100
     a4c:	f2c4 0205 	movt	r2, #16389	; 0x4005
     a50:	6892      	ldr	r2, [r2, #8]
     a52:	f042 020e 	orr.w	r2, r2, #14
     a56:	609a      	str	r2, [r3, #8]
}
     a58:	46bd      	mov	sp, r7
     a5a:	bc80      	pop	{r7}
     a5c:	4770      	bx	lr
     a5e:	bf00      	nop

00000a60 <MOTOR_setCompareVal>:
{
	MOTOR->control &= 59;
}

void MOTOR_setCompareVal(uint32_t compare)
{
     a60:	b480      	push	{r7}
     a62:	b083      	sub	sp, #12
     a64:	af00      	add	r7, sp, #0
     a66:	6078      	str	r0, [r7, #4]
	MOTOR->compare = compare;
     a68:	f240 1300 	movw	r3, #256	; 0x100
     a6c:	f2c4 0305 	movt	r3, #16389	; 0x4005
     a70:	687a      	ldr	r2, [r7, #4]
     a72:	60da      	str	r2, [r3, #12]
}
     a74:	f107 070c 	add.w	r7, r7, #12
     a78:	46bd      	mov	sp, r7
     a7a:	bc80      	pop	{r7}
     a7c:	4770      	bx	lr
     a7e:	bf00      	nop

00000a80 <MOTOR_getInterrupt_status>:
{
	MOTOR->control &= 55;
}

uint32_t MOTOR_getInterrupt_status()
{
     a80:	b480      	push	{r7}
     a82:	af00      	add	r7, sp, #0
	return MOTOR->interrupt;
     a84:	f240 1300 	movw	r3, #256	; 0x100
     a88:	f2c4 0305 	movt	r3, #16389	; 0x4005
     a8c:	691b      	ldr	r3, [r3, #16]
}
     a8e:	4618      	mov	r0, r3
     a90:	46bd      	mov	sp, r7
     a92:	bc80      	pop	{r7}
     a94:	4770      	bx	lr
     a96:	bf00      	nop

00000a98 <MOTOR_enable_pwm>:

void MOTOR_enable_pwm()
{
     a98:	b480      	push	{r7}
     a9a:	af00      	add	r7, sp, #0
	MOTOR->control |= 16;
     a9c:	f240 1300 	movw	r3, #256	; 0x100
     aa0:	f2c4 0305 	movt	r3, #16389	; 0x4005
     aa4:	f240 1200 	movw	r2, #256	; 0x100
     aa8:	f2c4 0205 	movt	r2, #16389	; 0x4005
     aac:	6892      	ldr	r2, [r2, #8]
     aae:	f042 0210 	orr.w	r2, r2, #16
     ab2:	609a      	str	r2, [r3, #8]
}
     ab4:	46bd      	mov	sp, r7
     ab6:	bc80      	pop	{r7}
     ab8:	4770      	bx	lr
     aba:	bf00      	nop

00000abc <MOTOR_set_motor_direction>:
{
	MOTOR->control &= 47;
}

void MOTOR_set_motor_direction(int dir)
{
     abc:	b480      	push	{r7}
     abe:	b083      	sub	sp, #12
     ac0:	af00      	add	r7, sp, #0
     ac2:	6078      	str	r0, [r7, #4]
	if(dir < 0) {
     ac4:	687b      	ldr	r3, [r7, #4]
     ac6:	2b00      	cmp	r3, #0
     ac8:	da18      	bge.n	afc <MOTOR_set_motor_direction+0x40>
		MOTOR->direction &= 12;
     aca:	f240 1300 	movw	r3, #256	; 0x100
     ace:	f2c4 0305 	movt	r3, #16389	; 0x4005
     ad2:	f240 1200 	movw	r2, #256	; 0x100
     ad6:	f2c4 0205 	movt	r2, #16389	; 0x4005
     ada:	69d2      	ldr	r2, [r2, #28]
     adc:	f002 020c 	and.w	r2, r2, #12
     ae0:	61da      	str	r2, [r3, #28]
		MOTOR->direction |= 1;
     ae2:	f240 1300 	movw	r3, #256	; 0x100
     ae6:	f2c4 0305 	movt	r3, #16389	; 0x4005
     aea:	f240 1200 	movw	r2, #256	; 0x100
     aee:	f2c4 0205 	movt	r2, #16389	; 0x4005
     af2:	69d2      	ldr	r2, [r2, #28]
     af4:	f042 0201 	orr.w	r2, r2, #1
     af8:	61da      	str	r2, [r3, #28]
     afa:	e027      	b.n	b4c <MOTOR_set_motor_direction+0x90>
	}
	else if(dir == 0) {
     afc:	687b      	ldr	r3, [r7, #4]
     afe:	2b00      	cmp	r3, #0
     b00:	d10c      	bne.n	b1c <MOTOR_set_motor_direction+0x60>
		MOTOR->direction &= 12;
     b02:	f240 1300 	movw	r3, #256	; 0x100
     b06:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b0a:	f240 1200 	movw	r2, #256	; 0x100
     b0e:	f2c4 0205 	movt	r2, #16389	; 0x4005
     b12:	69d2      	ldr	r2, [r2, #28]
     b14:	f002 020c 	and.w	r2, r2, #12
     b18:	61da      	str	r2, [r3, #28]
     b1a:	e017      	b.n	b4c <MOTOR_set_motor_direction+0x90>
	}
	else {
		MOTOR->direction &= 12;
     b1c:	f240 1300 	movw	r3, #256	; 0x100
     b20:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b24:	f240 1200 	movw	r2, #256	; 0x100
     b28:	f2c4 0205 	movt	r2, #16389	; 0x4005
     b2c:	69d2      	ldr	r2, [r2, #28]
     b2e:	f002 020c 	and.w	r2, r2, #12
     b32:	61da      	str	r2, [r3, #28]
		MOTOR->direction |= 2;
     b34:	f240 1300 	movw	r3, #256	; 0x100
     b38:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b3c:	f240 1200 	movw	r2, #256	; 0x100
     b40:	f2c4 0205 	movt	r2, #16389	; 0x4005
     b44:	69d2      	ldr	r2, [r2, #28]
     b46:	f042 0202 	orr.w	r2, r2, #2
     b4a:	61da      	str	r2, [r3, #28]
	}
	//printf("Direction %d\n\r",(int)MOTOR->direction);
}
     b4c:	f107 070c 	add.w	r7, r7, #12
     b50:	46bd      	mov	sp, r7
     b52:	bc80      	pop	{r7}
     b54:	4770      	bx	lr
     b56:	bf00      	nop

00000b58 <MOTOR_set_servo_direction>:

void MOTOR_set_servo_direction(int dir)
{
     b58:	b480      	push	{r7}
     b5a:	b083      	sub	sp, #12
     b5c:	af00      	add	r7, sp, #0
     b5e:	6078      	str	r0, [r7, #4]
	if(dir < 0) {
     b60:	687b      	ldr	r3, [r7, #4]
     b62:	2b00      	cmp	r3, #0
     b64:	da18      	bge.n	b98 <MOTOR_set_servo_direction+0x40>
		MOTOR->direction &= 3;
     b66:	f240 1300 	movw	r3, #256	; 0x100
     b6a:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b6e:	f240 1200 	movw	r2, #256	; 0x100
     b72:	f2c4 0205 	movt	r2, #16389	; 0x4005
     b76:	69d2      	ldr	r2, [r2, #28]
     b78:	f002 0203 	and.w	r2, r2, #3
     b7c:	61da      	str	r2, [r3, #28]
		MOTOR->direction |= 4;
     b7e:	f240 1300 	movw	r3, #256	; 0x100
     b82:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b86:	f240 1200 	movw	r2, #256	; 0x100
     b8a:	f2c4 0205 	movt	r2, #16389	; 0x4005
     b8e:	69d2      	ldr	r2, [r2, #28]
     b90:	f042 0204 	orr.w	r2, r2, #4
     b94:	61da      	str	r2, [r3, #28]
     b96:	e027      	b.n	be8 <MOTOR_set_servo_direction+0x90>
	}
	else if(dir == 0) {
     b98:	687b      	ldr	r3, [r7, #4]
     b9a:	2b00      	cmp	r3, #0
     b9c:	d10c      	bne.n	bb8 <MOTOR_set_servo_direction+0x60>
		MOTOR->direction &= 3;
     b9e:	f240 1300 	movw	r3, #256	; 0x100
     ba2:	f2c4 0305 	movt	r3, #16389	; 0x4005
     ba6:	f240 1200 	movw	r2, #256	; 0x100
     baa:	f2c4 0205 	movt	r2, #16389	; 0x4005
     bae:	69d2      	ldr	r2, [r2, #28]
     bb0:	f002 0203 	and.w	r2, r2, #3
     bb4:	61da      	str	r2, [r3, #28]
     bb6:	e017      	b.n	be8 <MOTOR_set_servo_direction+0x90>
	}
	else {
		MOTOR->direction &= 3;
     bb8:	f240 1300 	movw	r3, #256	; 0x100
     bbc:	f2c4 0305 	movt	r3, #16389	; 0x4005
     bc0:	f240 1200 	movw	r2, #256	; 0x100
     bc4:	f2c4 0205 	movt	r2, #16389	; 0x4005
     bc8:	69d2      	ldr	r2, [r2, #28]
     bca:	f002 0203 	and.w	r2, r2, #3
     bce:	61da      	str	r2, [r3, #28]
		MOTOR->direction |= 8;
     bd0:	f240 1300 	movw	r3, #256	; 0x100
     bd4:	f2c4 0305 	movt	r3, #16389	; 0x4005
     bd8:	f240 1200 	movw	r2, #256	; 0x100
     bdc:	f2c4 0205 	movt	r2, #16389	; 0x4005
     be0:	69d2      	ldr	r2, [r2, #28]
     be2:	f042 0208 	orr.w	r2, r2, #8
     be6:	61da      	str	r2, [r3, #28]
	}
	//printf("Direction %d\n\r",(int)MOTOR->direction);
}
     be8:	f107 070c 	add.w	r7, r7, #12
     bec:	46bd      	mov	sp, r7
     bee:	bc80      	pop	{r7}
     bf0:	4770      	bx	lr
     bf2:	bf00      	nop

00000bf4 <MOTOR_set_speed>:

void MOTOR_set_speed(double percentage) {
     bf4:	b5b0      	push	{r4, r5, r7, lr}
     bf6:	b084      	sub	sp, #16
     bf8:	af00      	add	r7, sp, #0
     bfa:	e9c7 0100 	strd	r0, r1, [r7]
	volatile uint32_t lengthOfLow;
	int isNegative = percentage < 0;
     bfe:	f04f 0300 	mov.w	r3, #0
     c02:	60fb      	str	r3, [r7, #12]
     c04:	e9d7 0100 	ldrd	r0, r1, [r7]
     c08:	f04f 0200 	mov.w	r2, #0
     c0c:	f04f 0300 	mov.w	r3, #0
     c10:	f002 fd82 	bl	3718 <__aeabi_dcmplt>
     c14:	4603      	mov	r3, r0
     c16:	2b00      	cmp	r3, #0
     c18:	d002      	beq.n	c20 <MOTOR_set_speed+0x2c>
     c1a:	f04f 0301 	mov.w	r3, #1
     c1e:	60fb      	str	r3, [r7, #12]
	if(isNegative) {
     c20:	68fb      	ldr	r3, [r7, #12]
     c22:	2b00      	cmp	r3, #0
     c24:	d00a      	beq.n	c3c <MOTOR_set_speed+0x48>
			percentage *= -1;
     c26:	683b      	ldr	r3, [r7, #0]
     c28:	603b      	str	r3, [r7, #0]
     c2a:	687b      	ldr	r3, [r7, #4]
     c2c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
     c30:	607b      	str	r3, [r7, #4]
			MOTOR_set_motor_direction(-1);
     c32:	f04f 30ff 	mov.w	r0, #4294967295
     c36:	f7ff ff41 	bl	abc <MOTOR_set_motor_direction>
     c3a:	e017      	b.n	c6c <MOTOR_set_speed+0x78>
	}
	else if(percentage >= 0.125){
     c3c:	f04f 0300 	mov.w	r3, #0
     c40:	461c      	mov	r4, r3
     c42:	e9d7 0100 	ldrd	r0, r1, [r7]
     c46:	f04f 0200 	mov.w	r2, #0
     c4a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
     c4e:	f002 fd77 	bl	3740 <__aeabi_dcmpge>
     c52:	4603      	mov	r3, r0
     c54:	2b00      	cmp	r3, #0
     c56:	d002      	beq.n	c5e <MOTOR_set_speed+0x6a>
     c58:	f04f 0301 	mov.w	r3, #1
     c5c:	461c      	mov	r4, r3
     c5e:	b2e3      	uxtb	r3, r4
     c60:	2b00      	cmp	r3, #0
     c62:	d003      	beq.n	c6c <MOTOR_set_speed+0x78>
			MOTOR_set_motor_direction(1);
     c64:	f04f 0001 	mov.w	r0, #1
     c68:	f7ff ff28 	bl	abc <MOTOR_set_motor_direction>
	}
	if(percentage < 0.125) {
     c6c:	f04f 0300 	mov.w	r3, #0
     c70:	461c      	mov	r4, r3
     c72:	e9d7 0100 	ldrd	r0, r1, [r7]
     c76:	f04f 0200 	mov.w	r2, #0
     c7a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
     c7e:	f002 fd4b 	bl	3718 <__aeabi_dcmplt>
     c82:	4603      	mov	r3, r0
     c84:	2b00      	cmp	r3, #0
     c86:	d002      	beq.n	c8e <MOTOR_set_speed+0x9a>
     c88:	f04f 0301 	mov.w	r3, #1
     c8c:	461c      	mov	r4, r3
     c8e:	b2e3      	uxtb	r3, r4
     c90:	2b00      	cmp	r3, #0
     c92:	d003      	beq.n	c9c <MOTOR_set_speed+0xa8>
			MOTOR_set_motor_direction(0);
     c94:	f04f 0000 	mov.w	r0, #0
     c98:	f7ff ff10 	bl	abc <MOTOR_set_motor_direction>
	}
	lengthOfLow = MOTOR_period*(1-percentage);
     c9c:	f240 6304 	movw	r3, #1540	; 0x604
     ca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ca4:	681b      	ldr	r3, [r3, #0]
     ca6:	4618      	mov	r0, r3
     ca8:	f002 fa4e 	bl	3148 <__aeabi_ui2d>
     cac:	4604      	mov	r4, r0
     cae:	460d      	mov	r5, r1
     cb0:	f04f 0000 	mov.w	r0, #0
     cb4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
     cb8:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
     cbc:	e9d7 2300 	ldrd	r2, r3, [r7]
     cc0:	f002 f904 	bl	2ecc <__aeabi_dsub>
     cc4:	4602      	mov	r2, r0
     cc6:	460b      	mov	r3, r1
     cc8:	4620      	mov	r0, r4
     cca:	4629      	mov	r1, r5
     ccc:	f002 fab2 	bl	3234 <__aeabi_dmul>
     cd0:	4602      	mov	r2, r0
     cd2:	460b      	mov	r3, r1
     cd4:	4610      	mov	r0, r2
     cd6:	4619      	mov	r1, r3
     cd8:	f002 fd6e 	bl	37b8 <__aeabi_d2uiz>
     cdc:	4603      	mov	r3, r0
     cde:	60bb      	str	r3, [r7, #8]
	if(percentage <= 1 && percentage >= -1) {
     ce0:	f04f 0300 	mov.w	r3, #0
     ce4:	461c      	mov	r4, r3
     ce6:	e9d7 0100 	ldrd	r0, r1, [r7]
     cea:	f04f 0200 	mov.w	r2, #0
     cee:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
     cf2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
     cf6:	f002 fd19 	bl	372c <__aeabi_dcmple>
     cfa:	4603      	mov	r3, r0
     cfc:	2b00      	cmp	r3, #0
     cfe:	d002      	beq.n	d06 <MOTOR_set_speed+0x112>
     d00:	f04f 0301 	mov.w	r3, #1
     d04:	461c      	mov	r4, r3
     d06:	b2e3      	uxtb	r3, r4
     d08:	2b00      	cmp	r3, #0
     d0a:	d019      	beq.n	d40 <MOTOR_set_speed+0x14c>
     d0c:	f04f 0300 	mov.w	r3, #0
     d10:	461c      	mov	r4, r3
     d12:	e9d7 0100 	ldrd	r0, r1, [r7]
     d16:	f04f 0200 	mov.w	r2, #0
     d1a:	f04f 433f 	mov.w	r3, #3204448256	; 0xbf000000
     d1e:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
     d22:	f002 fd0d 	bl	3740 <__aeabi_dcmpge>
     d26:	4603      	mov	r3, r0
     d28:	2b00      	cmp	r3, #0
     d2a:	d002      	beq.n	d32 <MOTOR_set_speed+0x13e>
     d2c:	f04f 0301 	mov.w	r3, #1
     d30:	461c      	mov	r4, r3
     d32:	b2e3      	uxtb	r3, r4
     d34:	2b00      	cmp	r3, #0
     d36:	d003      	beq.n	d40 <MOTOR_set_speed+0x14c>
			MOTOR_setCompareVal(lengthOfLow);
     d38:	68bb      	ldr	r3, [r7, #8]
     d3a:	4618      	mov	r0, r3
     d3c:	f7ff fe90 	bl	a60 <MOTOR_setCompareVal>
	}
}
     d40:	f107 0710 	add.w	r7, r7, #16
     d44:	46bd      	mov	sp, r7
     d46:	bdb0      	pop	{r4, r5, r7, pc}

00000d48 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     d48:	b480      	push	{r7}
     d4a:	b083      	sub	sp, #12
     d4c:	af00      	add	r7, sp, #0
     d4e:	4603      	mov	r3, r0
     d50:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     d52:	f24e 1300 	movw	r3, #57600	; 0xe100
     d56:	f2ce 0300 	movt	r3, #57344	; 0xe000
     d5a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     d5e:	ea4f 1252 	mov.w	r2, r2, lsr #5
     d62:	88f9      	ldrh	r1, [r7, #6]
     d64:	f001 011f 	and.w	r1, r1, #31
     d68:	f04f 0001 	mov.w	r0, #1
     d6c:	fa00 f101 	lsl.w	r1, r0, r1
     d70:	f102 0260 	add.w	r2, r2, #96	; 0x60
     d74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     d78:	f107 070c 	add.w	r7, r7, #12
     d7c:	46bd      	mov	sp, r7
     d7e:	bc80      	pop	{r7}
     d80:	4770      	bx	lr
     d82:	bf00      	nop

00000d84 <MSS_TIM1_clear_irq>:
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.

 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
     d84:	b580      	push	{r7, lr}
     d86:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
     d88:	f245 0300 	movw	r3, #20480	; 0x5000
     d8c:	f2c4 0300 	movt	r3, #16384	; 0x4000
     d90:	f04f 0201 	mov.w	r2, #1
     d94:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );
     d96:	f04f 0014 	mov.w	r0, #20
     d9a:	f7ff ffd5 	bl	d48 <NVIC_ClearPendingIRQ>
}
     d9e:	bd80      	pop	{r7, pc}

00000da0 <Timer1_IRQHandler>:
	MSS_TIM1_enable_irq();

	MSS_TIM1_start();
}

__attribute__ ((interrupt)) void Timer1_IRQHandler( void ){
     da0:	4668      	mov	r0, sp
     da2:	f020 0107 	bic.w	r1, r0, #7
     da6:	468d      	mov	sp, r1
     da8:	b581      	push	{r0, r7, lr}
     daa:	b083      	sub	sp, #12
     dac:	af00      	add	r7, sp, #0
	static uint32_t addr = 0;
	uint8_t buf;

	spi_flash_read(addr, &buf, 1);
     dae:	f240 535c 	movw	r3, #1372	; 0x55c
     db2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     db6:	681a      	ldr	r2, [r3, #0]
     db8:	f107 0307 	add.w	r3, r7, #7
     dbc:	4610      	mov	r0, r2
     dbe:	4619      	mov	r1, r3
     dc0:	f04f 0201 	mov.w	r2, #1
     dc4:	f000 f81c 	bl	e00 <spi_flash_read>

	//buf = sin(((double) (addr % 16000)) / 8.0) * 255;

	ACE_set_sdd_value(SDD1_OUT, (uint32_t) buf);
     dc8:	79fb      	ldrb	r3, [r7, #7]
     dca:	f04f 0001 	mov.w	r0, #1
     dce:	4619      	mov	r1, r3
     dd0:	f001 f9a8 	bl	2124 <ACE_set_sdd_value>

	addr+=1;
     dd4:	f240 535c 	movw	r3, #1372	; 0x55c
     dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ddc:	681b      	ldr	r3, [r3, #0]
     dde:	f103 0201 	add.w	r2, r3, #1
     de2:	f240 535c 	movw	r3, #1372	; 0x55c
     de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dea:	601a      	str	r2, [r3, #0]

	MSS_TIM1_clear_irq();
     dec:	f7ff ffca 	bl	d84 <MSS_TIM1_clear_irq>
}
     df0:	f107 070c 	add.w	r7, r7, #12
     df4:	46bd      	mov	sp, r7
     df6:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
     dfa:	4685      	mov	sp, r0
     dfc:	4770      	bx	lr
     dfe:	bf00      	nop

00000e00 <spi_flash_read>:
(
    uint32_t address,
    uint8_t * rx_buffer,
    size_t size_in_bytes
)
{
     e00:	b580      	push	{r7, lr}
     e02:	b088      	sub	sp, #32
     e04:	af02      	add	r7, sp, #8
     e06:	60f8      	str	r0, [r7, #12]
     e08:	60b9      	str	r1, [r7, #8]
     e0a:	607a      	str	r2, [r7, #4]
    uint8_t cmd_buffer[6];

    cmd_buffer[0] = READ_ARRAY_OPCODE;
     e0c:	f04f 031b 	mov.w	r3, #27
     e10:	743b      	strb	r3, [r7, #16]
    cmd_buffer[1] = (uint8_t)((address >> 16) & 0xFF);
     e12:	68fb      	ldr	r3, [r7, #12]
     e14:	ea4f 4313 	mov.w	r3, r3, lsr #16
     e18:	b2db      	uxtb	r3, r3
     e1a:	747b      	strb	r3, [r7, #17]
    cmd_buffer[2] = (uint8_t)((address >> 8) & 0xFF);;
     e1c:	68fb      	ldr	r3, [r7, #12]
     e1e:	ea4f 2313 	mov.w	r3, r3, lsr #8
     e22:	b2db      	uxtb	r3, r3
     e24:	74bb      	strb	r3, [r7, #18]
    cmd_buffer[3] = (uint8_t)(address & 0xFF);
     e26:	68fb      	ldr	r3, [r7, #12]
     e28:	b2db      	uxtb	r3, r3
     e2a:	74fb      	strb	r3, [r7, #19]
    cmd_buffer[4] = DONT_CARE;
     e2c:	f04f 0300 	mov.w	r3, #0
     e30:	753b      	strb	r3, [r7, #20]
    cmd_buffer[5] = DONT_CARE;
     e32:	f04f 0300 	mov.w	r3, #0
     e36:	757b      	strb	r3, [r7, #21]

    MSS_SPI_set_slave_select( SPI_INSTANCE, SPI_SLAVE );
     e38:	f240 60e0 	movw	r0, #1760	; 0x6e0
     e3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e40:	f04f 0100 	mov.w	r1, #0
     e44:	f000 fcba 	bl	17bc <MSS_SPI_set_slave_select>
    if(wait_ready())
     e48:	f000 f824 	bl	e94 <wait_ready>
     e4c:	4603      	mov	r3, r0
     e4e:	2b00      	cmp	r3, #0
     e50:	d002      	beq.n	e58 <spi_flash_read+0x58>
        return SPI_FLASH_UNSUCCESS;
     e52:	f04f 0305 	mov.w	r3, #5
     e56:	e018      	b.n	e8a <spi_flash_read+0x8a>
    MSS_SPI_transfer_block( SPI_INSTANCE,
     e58:	687b      	ldr	r3, [r7, #4]
     e5a:	b29a      	uxth	r2, r3
     e5c:	f107 0310 	add.w	r3, r7, #16
     e60:	9200      	str	r2, [sp, #0]
     e62:	f240 60e0 	movw	r0, #1760	; 0x6e0
     e66:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e6a:	4619      	mov	r1, r3
     e6c:	f04f 0206 	mov.w	r2, #6
     e70:	68bb      	ldr	r3, [r7, #8]
     e72:	f000 fd53 	bl	191c <MSS_SPI_transfer_block>
                            cmd_buffer,
                            sizeof(cmd_buffer),
                            rx_buffer,
                            size_in_bytes );
    MSS_SPI_clear_slave_select( SPI_INSTANCE, SPI_SLAVE );
     e76:	f240 60e0 	movw	r0, #1760	; 0x6e0
     e7a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e7e:	f04f 0100 	mov.w	r1, #0
     e82:	f000 fd0f 	bl	18a4 <MSS_SPI_clear_slave_select>
    return 0;
     e86:	f04f 0300 	mov.w	r3, #0
}
     e8a:	4618      	mov	r0, r3
     e8c:	f107 0718 	add.w	r7, r7, #24
     e90:	46bd      	mov	sp, r7
     e92:	bd80      	pop	{r7, pc}

00000e94 <wait_ready>:

/******************************************************************************
 * This function waits for the SPI operation to complete
 ******************************************************************************/
static uint8_t wait_ready( void )
{
     e94:	b580      	push	{r7, lr}
     e96:	b084      	sub	sp, #16
     e98:	af02      	add	r7, sp, #8
    uint32_t count = 0;
     e9a:	f04f 0300 	mov.w	r3, #0
     e9e:	607b      	str	r3, [r7, #4]
    uint8_t ready_bit = 1;
     ea0:	f04f 0301 	mov.w	r3, #1
     ea4:	70fb      	strb	r3, [r7, #3]
    uint8_t command = READ_STATUS;
     ea6:	f04f 0305 	mov.w	r3, #5
     eaa:	70bb      	strb	r3, [r7, #2]

    do {
        MSS_SPI_transfer_block( SPI_INSTANCE,
     eac:	f107 0202 	add.w	r2, r7, #2
     eb0:	f107 0303 	add.w	r3, r7, #3
     eb4:	f04f 0101 	mov.w	r1, #1
     eb8:	9100      	str	r1, [sp, #0]
     eba:	f240 60e0 	movw	r0, #1760	; 0x6e0
     ebe:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ec2:	4611      	mov	r1, r2
     ec4:	f04f 0201 	mov.w	r2, #1
     ec8:	f000 fd28 	bl	191c <MSS_SPI_transfer_block>
                                &command,
                                sizeof(command),
                                &ready_bit,
                                sizeof(ready_bit) );
        ready_bit = ready_bit & READY_BIT_MASK;
     ecc:	78fb      	ldrb	r3, [r7, #3]
     ece:	f003 0301 	and.w	r3, r3, #1
     ed2:	70fb      	strb	r3, [r7, #3]
        count++;
     ed4:	687b      	ldr	r3, [r7, #4]
     ed6:	f103 0301 	add.w	r3, r3, #1
     eda:	607b      	str	r3, [r7, #4]
    } while(( ready_bit == 1 ) /*&& (count <= 0x7FFFFFFF)*/);
     edc:	78fb      	ldrb	r3, [r7, #3]
     ede:	2b01      	cmp	r3, #1
     ee0:	d0e4      	beq.n	eac <wait_ready+0x18>

    return (ready_bit);
     ee2:	78fb      	ldrb	r3, [r7, #3]
}
     ee4:	4618      	mov	r0, r3
     ee6:	f107 0708 	add.w	r7, r7, #8
     eea:	46bd      	mov	sp, r7
     eec:	bd80      	pop	{r7, pc}
     eee:	bf00      	nop

00000ef0 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
     ef0:	b480      	push	{r7}
     ef2:	b083      	sub	sp, #12
     ef4:	af00      	add	r7, sp, #0
     ef6:	6078      	str	r0, [r7, #4]
    return -1;
     ef8:	f04f 33ff 	mov.w	r3, #4294967295
}
     efc:	4618      	mov	r0, r3
     efe:	f107 070c 	add.w	r7, r7, #12
     f02:	46bd      	mov	sp, r7
     f04:	bc80      	pop	{r7}
     f06:	4770      	bx	lr

00000f08 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
     f08:	b480      	push	{r7}
     f0a:	b083      	sub	sp, #12
     f0c:	af00      	add	r7, sp, #0
     f0e:	6078      	str	r0, [r7, #4]
     f10:	e7fe      	b.n	f10 <_exit+0x8>
     f12:	bf00      	nop

00000f14 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
     f14:	b480      	push	{r7}
     f16:	b083      	sub	sp, #12
     f18:	af00      	add	r7, sp, #0
     f1a:	6078      	str	r0, [r7, #4]
     f1c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
     f1e:	683b      	ldr	r3, [r7, #0]
     f20:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     f24:	605a      	str	r2, [r3, #4]
    return 0;
     f26:	f04f 0300 	mov.w	r3, #0
}
     f2a:	4618      	mov	r0, r3
     f2c:	f107 070c 	add.w	r7, r7, #12
     f30:	46bd      	mov	sp, r7
     f32:	bc80      	pop	{r7}
     f34:	4770      	bx	lr
     f36:	bf00      	nop

00000f38 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
     f38:	b480      	push	{r7}
     f3a:	b083      	sub	sp, #12
     f3c:	af00      	add	r7, sp, #0
     f3e:	6078      	str	r0, [r7, #4]
    return 1;
     f40:	f04f 0301 	mov.w	r3, #1
}
     f44:	4618      	mov	r0, r3
     f46:	f107 070c 	add.w	r7, r7, #12
     f4a:	46bd      	mov	sp, r7
     f4c:	bc80      	pop	{r7}
     f4e:	4770      	bx	lr

00000f50 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
     f50:	b480      	push	{r7}
     f52:	b085      	sub	sp, #20
     f54:	af00      	add	r7, sp, #0
     f56:	60f8      	str	r0, [r7, #12]
     f58:	60b9      	str	r1, [r7, #8]
     f5a:	607a      	str	r2, [r7, #4]
    return 0;
     f5c:	f04f 0300 	mov.w	r3, #0
}
     f60:	4618      	mov	r0, r3
     f62:	f107 0714 	add.w	r7, r7, #20
     f66:	46bd      	mov	sp, r7
     f68:	bc80      	pop	{r7}
     f6a:	4770      	bx	lr

00000f6c <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
     f6c:	b480      	push	{r7}
     f6e:	b085      	sub	sp, #20
     f70:	af00      	add	r7, sp, #0
     f72:	60f8      	str	r0, [r7, #12]
     f74:	60b9      	str	r1, [r7, #8]
     f76:	607a      	str	r2, [r7, #4]
    return 0;
     f78:	f04f 0300 	mov.w	r3, #0
}
     f7c:	4618      	mov	r0, r3
     f7e:	f107 0714 	add.w	r7, r7, #20
     f82:	46bd      	mov	sp, r7
     f84:	bc80      	pop	{r7}
     f86:	4770      	bx	lr

00000f88 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
     f88:	b580      	push	{r7, lr}
     f8a:	b084      	sub	sp, #16
     f8c:	af00      	add	r7, sp, #0
     f8e:	60f8      	str	r0, [r7, #12]
     f90:	60b9      	str	r1, [r7, #8]
     f92:	607a      	str	r2, [r7, #4]
     f94:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
     f96:	f240 5360 	movw	r3, #1376	; 0x560
     f9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f9e:	681b      	ldr	r3, [r3, #0]
     fa0:	2b00      	cmp	r3, #0
     fa2:	d110      	bne.n	fc6 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
     fa4:	f240 603c 	movw	r0, #1596	; 0x63c
     fa8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     fac:	f44f 4161 	mov.w	r1, #57600	; 0xe100
     fb0:	f04f 0203 	mov.w	r2, #3
     fb4:	f000 f87e 	bl	10b4 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
     fb8:	f240 5360 	movw	r3, #1376	; 0x560
     fbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fc0:	f04f 0201 	mov.w	r2, #1
     fc4:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
     fc6:	683b      	ldr	r3, [r7, #0]
     fc8:	f240 603c 	movw	r0, #1596	; 0x63c
     fcc:	f2c2 0000 	movt	r0, #8192	; 0x2000
     fd0:	6879      	ldr	r1, [r7, #4]
     fd2:	461a      	mov	r2, r3
     fd4:	f000 f970 	bl	12b8 <MSS_UART_polled_tx>
    
    return len;
     fd8:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
     fda:	4618      	mov	r0, r3
     fdc:	f107 0710 	add.w	r7, r7, #16
     fe0:	46bd      	mov	sp, r7
     fe2:	bd80      	pop	{r7, pc}

00000fe4 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
     fe4:	b580      	push	{r7, lr}
     fe6:	b084      	sub	sp, #16
     fe8:	af00      	add	r7, sp, #0
     fea:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
     fec:	f240 5364 	movw	r3, #1380	; 0x564
     ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ff4:	681b      	ldr	r3, [r3, #0]
     ff6:	2b00      	cmp	r3, #0
     ff8:	d108      	bne.n	100c <PROCESS_STACK_SIZE+0xc>
    {
      heap_end = &_end;
     ffa:	f240 5364 	movw	r3, #1380	; 0x564
     ffe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1002:	f240 7260 	movw	r2, #1888	; 0x760
    1006:	f2c2 0200 	movt	r2, #8192	; 0x2000
    100a:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    100c:	f240 5364 	movw	r3, #1380	; 0x564
    1010:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1014:	681b      	ldr	r3, [r3, #0]
    1016:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    1018:	f3ef 8308 	mrs	r3, MSP
    101c:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    101e:	f240 5364 	movw	r3, #1380	; 0x564
    1022:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1026:	681a      	ldr	r2, [r3, #0]
    1028:	687b      	ldr	r3, [r7, #4]
    102a:	441a      	add	r2, r3
    102c:	68fb      	ldr	r3, [r7, #12]
    102e:	429a      	cmp	r2, r3
    1030:	d90f      	bls.n	1052 <PROCESS_STACK_SIZE+0x52>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    1032:	f04f 0000 	mov.w	r0, #0
    1036:	f04f 0101 	mov.w	r1, #1
    103a:	f64a 3224 	movw	r2, #43812	; 0xab24
    103e:	f2c0 0200 	movt	r2, #0
    1042:	f04f 0319 	mov.w	r3, #25
    1046:	f7ff ff9f 	bl	f88 <_write_r>
      _exit (1);
    104a:	f04f 0001 	mov.w	r0, #1
    104e:	f7ff ff5b 	bl	f08 <_exit>
    }
  
    heap_end += incr;
    1052:	f240 5364 	movw	r3, #1380	; 0x564
    1056:	f2c2 0300 	movt	r3, #8192	; 0x2000
    105a:	681a      	ldr	r2, [r3, #0]
    105c:	687b      	ldr	r3, [r7, #4]
    105e:	441a      	add	r2, r3
    1060:	f240 5364 	movw	r3, #1380	; 0x564
    1064:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1068:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    106a:	68bb      	ldr	r3, [r7, #8]
}
    106c:	4618      	mov	r0, r3
    106e:	f107 0710 	add.w	r7, r7, #16
    1072:	46bd      	mov	sp, r7
    1074:	bd80      	pop	{r7, pc}
    1076:	bf00      	nop

00001078 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1078:	b480      	push	{r7}
    107a:	b083      	sub	sp, #12
    107c:	af00      	add	r7, sp, #0
    107e:	4603      	mov	r3, r0
    1080:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1082:	f24e 1300 	movw	r3, #57600	; 0xe100
    1086:	f2ce 0300 	movt	r3, #57344	; 0xe000
    108a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    108e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1092:	88f9      	ldrh	r1, [r7, #6]
    1094:	f001 011f 	and.w	r1, r1, #31
    1098:	f04f 0001 	mov.w	r0, #1
    109c:	fa00 f101 	lsl.w	r1, r0, r1
    10a0:	f102 0260 	add.w	r2, r2, #96	; 0x60
    10a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    10a8:	f107 070c 	add.w	r7, r7, #12
    10ac:	46bd      	mov	sp, r7
    10ae:	bc80      	pop	{r7}
    10b0:	4770      	bx	lr
    10b2:	bf00      	nop

000010b4 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    10b4:	b580      	push	{r7, lr}
    10b6:	b088      	sub	sp, #32
    10b8:	af00      	add	r7, sp, #0
    10ba:	60f8      	str	r0, [r7, #12]
    10bc:	60b9      	str	r1, [r7, #8]
    10be:	4613      	mov	r3, r2
    10c0:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    10c2:	f04f 0301 	mov.w	r3, #1
    10c6:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    10c8:	f04f 0300 	mov.w	r3, #0
    10cc:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    10ce:	68fa      	ldr	r2, [r7, #12]
    10d0:	f240 633c 	movw	r3, #1596	; 0x63c
    10d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10d8:	429a      	cmp	r2, r3
    10da:	d007      	beq.n	10ec <MSS_UART_init+0x38>
    10dc:	68fa      	ldr	r2, [r7, #12]
    10de:	f240 6314 	movw	r3, #1556	; 0x614
    10e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10e6:	429a      	cmp	r2, r3
    10e8:	d000      	beq.n	10ec <MSS_UART_init+0x38>
    10ea:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    10ec:	68bb      	ldr	r3, [r7, #8]
    10ee:	2b00      	cmp	r3, #0
    10f0:	d100      	bne.n	10f4 <MSS_UART_init+0x40>
    10f2:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    10f4:	f001 fac6 	bl	2684 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    10f8:	68fa      	ldr	r2, [r7, #12]
    10fa:	f240 633c 	movw	r3, #1596	; 0x63c
    10fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1102:	429a      	cmp	r2, r3
    1104:	d12e      	bne.n	1164 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1106:	68fb      	ldr	r3, [r7, #12]
    1108:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    110c:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    110e:	68fb      	ldr	r3, [r7, #12]
    1110:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1114:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1116:	68fb      	ldr	r3, [r7, #12]
    1118:	f04f 020a 	mov.w	r2, #10
    111c:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    111e:	f240 0344 	movw	r3, #68	; 0x44
    1122:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1126:	681b      	ldr	r3, [r3, #0]
    1128:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    112a:	f242 0300 	movw	r3, #8192	; 0x2000
    112e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1132:	f242 0200 	movw	r2, #8192	; 0x2000
    1136:	f2ce 0204 	movt	r2, #57348	; 0xe004
    113a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    113c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1140:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    1142:	f04f 000a 	mov.w	r0, #10
    1146:	f7ff ff97 	bl	1078 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    114a:	f242 0300 	movw	r3, #8192	; 0x2000
    114e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1152:	f242 0200 	movw	r2, #8192	; 0x2000
    1156:	f2ce 0204 	movt	r2, #57348	; 0xe004
    115a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    115c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1160:	631a      	str	r2, [r3, #48]	; 0x30
    1162:	e031      	b.n	11c8 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1164:	68fa      	ldr	r2, [r7, #12]
    1166:	f240 0300 	movw	r3, #0
    116a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    116e:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1170:	68fa      	ldr	r2, [r7, #12]
    1172:	f240 0300 	movw	r3, #0
    1176:	f2c4 2320 	movt	r3, #16928	; 0x4220
    117a:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    117c:	68fb      	ldr	r3, [r7, #12]
    117e:	f04f 020b 	mov.w	r2, #11
    1182:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1184:	f240 0348 	movw	r3, #72	; 0x48
    1188:	f2c2 0300 	movt	r3, #8192	; 0x2000
    118c:	681b      	ldr	r3, [r3, #0]
    118e:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1190:	f242 0300 	movw	r3, #8192	; 0x2000
    1194:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1198:	f242 0200 	movw	r2, #8192	; 0x2000
    119c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    11a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    11a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    11a6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    11a8:	f04f 000b 	mov.w	r0, #11
    11ac:	f7ff ff64 	bl	1078 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    11b0:	f242 0300 	movw	r3, #8192	; 0x2000
    11b4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    11b8:	f242 0200 	movw	r2, #8192	; 0x2000
    11bc:	f2ce 0204 	movt	r2, #57348	; 0xe004
    11c0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    11c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    11c6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    11c8:	68fb      	ldr	r3, [r7, #12]
    11ca:	681b      	ldr	r3, [r3, #0]
    11cc:	f04f 0200 	mov.w	r2, #0
    11d0:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    11d2:	68bb      	ldr	r3, [r7, #8]
    11d4:	2b00      	cmp	r3, #0
    11d6:	d021      	beq.n	121c <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    11d8:	69ba      	ldr	r2, [r7, #24]
    11da:	68bb      	ldr	r3, [r7, #8]
    11dc:	fbb2 f3f3 	udiv	r3, r2, r3
    11e0:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    11e2:	69fb      	ldr	r3, [r7, #28]
    11e4:	f003 0308 	and.w	r3, r3, #8
    11e8:	2b00      	cmp	r3, #0
    11ea:	d006      	beq.n	11fa <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    11ec:	69fb      	ldr	r3, [r7, #28]
    11ee:	ea4f 1313 	mov.w	r3, r3, lsr #4
    11f2:	f103 0301 	add.w	r3, r3, #1
    11f6:	61fb      	str	r3, [r7, #28]
    11f8:	e003      	b.n	1202 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    11fa:	69fb      	ldr	r3, [r7, #28]
    11fc:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1200:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1202:	69fa      	ldr	r2, [r7, #28]
    1204:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1208:	429a      	cmp	r2, r3
    120a:	d900      	bls.n	120e <MSS_UART_init+0x15a>
    120c:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    120e:	69fa      	ldr	r2, [r7, #28]
    1210:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1214:	429a      	cmp	r2, r3
    1216:	d801      	bhi.n	121c <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1218:	69fb      	ldr	r3, [r7, #28]
    121a:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    121c:	68fb      	ldr	r3, [r7, #12]
    121e:	685b      	ldr	r3, [r3, #4]
    1220:	f04f 0201 	mov.w	r2, #1
    1224:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1228:	68fb      	ldr	r3, [r7, #12]
    122a:	681b      	ldr	r3, [r3, #0]
    122c:	8afa      	ldrh	r2, [r7, #22]
    122e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    1232:	b292      	uxth	r2, r2
    1234:	b2d2      	uxtb	r2, r2
    1236:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1238:	68fb      	ldr	r3, [r7, #12]
    123a:	681b      	ldr	r3, [r3, #0]
    123c:	8afa      	ldrh	r2, [r7, #22]
    123e:	b2d2      	uxtb	r2, r2
    1240:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1242:	68fb      	ldr	r3, [r7, #12]
    1244:	685b      	ldr	r3, [r3, #4]
    1246:	f04f 0200 	mov.w	r2, #0
    124a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    124e:	68fb      	ldr	r3, [r7, #12]
    1250:	681b      	ldr	r3, [r3, #0]
    1252:	79fa      	ldrb	r2, [r7, #7]
    1254:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1256:	68fb      	ldr	r3, [r7, #12]
    1258:	681b      	ldr	r3, [r3, #0]
    125a:	f04f 020e 	mov.w	r2, #14
    125e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    1260:	68fb      	ldr	r3, [r7, #12]
    1262:	685b      	ldr	r3, [r3, #4]
    1264:	f04f 0200 	mov.w	r2, #0
    1268:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    126c:	68fb      	ldr	r3, [r7, #12]
    126e:	f04f 0200 	mov.w	r2, #0
    1272:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1274:	68fb      	ldr	r3, [r7, #12]
    1276:	f04f 0200 	mov.w	r2, #0
    127a:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    127c:	68fb      	ldr	r3, [r7, #12]
    127e:	f04f 0200 	mov.w	r2, #0
    1282:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1284:	68fb      	ldr	r3, [r7, #12]
    1286:	f04f 0200 	mov.w	r2, #0
    128a:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    128c:	68fa      	ldr	r2, [r7, #12]
    128e:	f241 43b9 	movw	r3, #5305	; 0x14b9
    1292:	f2c0 0300 	movt	r3, #0
    1296:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1298:	68fb      	ldr	r3, [r7, #12]
    129a:	f04f 0200 	mov.w	r2, #0
    129e:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    12a0:	68fb      	ldr	r3, [r7, #12]
    12a2:	f04f 0200 	mov.w	r2, #0
    12a6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    12a8:	68fb      	ldr	r3, [r7, #12]
    12aa:	f04f 0200 	mov.w	r2, #0
    12ae:	729a      	strb	r2, [r3, #10]
}
    12b0:	f107 0720 	add.w	r7, r7, #32
    12b4:	46bd      	mov	sp, r7
    12b6:	bd80      	pop	{r7, pc}

000012b8 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    12b8:	b480      	push	{r7}
    12ba:	b089      	sub	sp, #36	; 0x24
    12bc:	af00      	add	r7, sp, #0
    12be:	60f8      	str	r0, [r7, #12]
    12c0:	60b9      	str	r1, [r7, #8]
    12c2:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    12c4:	f04f 0300 	mov.w	r3, #0
    12c8:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    12ca:	68fa      	ldr	r2, [r7, #12]
    12cc:	f240 633c 	movw	r3, #1596	; 0x63c
    12d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12d4:	429a      	cmp	r2, r3
    12d6:	d007      	beq.n	12e8 <MSS_UART_polled_tx+0x30>
    12d8:	68fa      	ldr	r2, [r7, #12]
    12da:	f240 6314 	movw	r3, #1556	; 0x614
    12de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12e2:	429a      	cmp	r2, r3
    12e4:	d000      	beq.n	12e8 <MSS_UART_polled_tx+0x30>
    12e6:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    12e8:	68bb      	ldr	r3, [r7, #8]
    12ea:	2b00      	cmp	r3, #0
    12ec:	d100      	bne.n	12f0 <MSS_UART_polled_tx+0x38>
    12ee:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    12f0:	687b      	ldr	r3, [r7, #4]
    12f2:	2b00      	cmp	r3, #0
    12f4:	d100      	bne.n	12f8 <MSS_UART_polled_tx+0x40>
    12f6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    12f8:	68fa      	ldr	r2, [r7, #12]
    12fa:	f240 633c 	movw	r3, #1596	; 0x63c
    12fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1302:	429a      	cmp	r2, r3
    1304:	d006      	beq.n	1314 <MSS_UART_polled_tx+0x5c>
    1306:	68fa      	ldr	r2, [r7, #12]
    1308:	f240 6314 	movw	r3, #1556	; 0x614
    130c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1310:	429a      	cmp	r2, r3
    1312:	d13d      	bne.n	1390 <MSS_UART_polled_tx+0xd8>
    1314:	68bb      	ldr	r3, [r7, #8]
    1316:	2b00      	cmp	r3, #0
    1318:	d03a      	beq.n	1390 <MSS_UART_polled_tx+0xd8>
    131a:	687b      	ldr	r3, [r7, #4]
    131c:	2b00      	cmp	r3, #0
    131e:	d037      	beq.n	1390 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    1320:	68fb      	ldr	r3, [r7, #12]
    1322:	681b      	ldr	r3, [r3, #0]
    1324:	7d1b      	ldrb	r3, [r3, #20]
    1326:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    1328:	68fb      	ldr	r3, [r7, #12]
    132a:	7a9a      	ldrb	r2, [r3, #10]
    132c:	7efb      	ldrb	r3, [r7, #27]
    132e:	ea42 0303 	orr.w	r3, r2, r3
    1332:	b2da      	uxtb	r2, r3
    1334:	68fb      	ldr	r3, [r7, #12]
    1336:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    1338:	7efb      	ldrb	r3, [r7, #27]
    133a:	f003 0320 	and.w	r3, r3, #32
    133e:	2b00      	cmp	r3, #0
    1340:	d023      	beq.n	138a <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    1342:	f04f 0310 	mov.w	r3, #16
    1346:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1348:	687b      	ldr	r3, [r7, #4]
    134a:	2b0f      	cmp	r3, #15
    134c:	d801      	bhi.n	1352 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    134e:	687b      	ldr	r3, [r7, #4]
    1350:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1352:	f04f 0300 	mov.w	r3, #0
    1356:	617b      	str	r3, [r7, #20]
    1358:	e00e      	b.n	1378 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    135a:	68fb      	ldr	r3, [r7, #12]
    135c:	681b      	ldr	r3, [r3, #0]
    135e:	68b9      	ldr	r1, [r7, #8]
    1360:	693a      	ldr	r2, [r7, #16]
    1362:	440a      	add	r2, r1
    1364:	7812      	ldrb	r2, [r2, #0]
    1366:	701a      	strb	r2, [r3, #0]
    1368:	693b      	ldr	r3, [r7, #16]
    136a:	f103 0301 	add.w	r3, r3, #1
    136e:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1370:	697b      	ldr	r3, [r7, #20]
    1372:	f103 0301 	add.w	r3, r3, #1
    1376:	617b      	str	r3, [r7, #20]
    1378:	697a      	ldr	r2, [r7, #20]
    137a:	69fb      	ldr	r3, [r7, #28]
    137c:	429a      	cmp	r2, r3
    137e:	d3ec      	bcc.n	135a <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    1380:	687a      	ldr	r2, [r7, #4]
    1382:	697b      	ldr	r3, [r7, #20]
    1384:	ebc3 0302 	rsb	r3, r3, r2
    1388:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    138a:	687b      	ldr	r3, [r7, #4]
    138c:	2b00      	cmp	r3, #0
    138e:	d1c7      	bne.n	1320 <MSS_UART_polled_tx+0x68>
    }
}
    1390:	f107 0724 	add.w	r7, r7, #36	; 0x24
    1394:	46bd      	mov	sp, r7
    1396:	bc80      	pop	{r7}
    1398:	4770      	bx	lr
    139a:	bf00      	nop

0000139c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    139c:	b580      	push	{r7, lr}
    139e:	b084      	sub	sp, #16
    13a0:	af00      	add	r7, sp, #0
    13a2:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    13a4:	687a      	ldr	r2, [r7, #4]
    13a6:	f240 633c 	movw	r3, #1596	; 0x63c
    13aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13ae:	429a      	cmp	r2, r3
    13b0:	d007      	beq.n	13c2 <MSS_UART_isr+0x26>
    13b2:	687a      	ldr	r2, [r7, #4]
    13b4:	f240 6314 	movw	r3, #1556	; 0x614
    13b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13bc:	429a      	cmp	r2, r3
    13be:	d000      	beq.n	13c2 <MSS_UART_isr+0x26>
    13c0:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    13c2:	687a      	ldr	r2, [r7, #4]
    13c4:	f240 633c 	movw	r3, #1596	; 0x63c
    13c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13cc:	429a      	cmp	r2, r3
    13ce:	d006      	beq.n	13de <MSS_UART_isr+0x42>
    13d0:	687a      	ldr	r2, [r7, #4]
    13d2:	f240 6314 	movw	r3, #1556	; 0x614
    13d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13da:	429a      	cmp	r2, r3
    13dc:	d167      	bne.n	14ae <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    13de:	687b      	ldr	r3, [r7, #4]
    13e0:	681b      	ldr	r3, [r3, #0]
    13e2:	7a1b      	ldrb	r3, [r3, #8]
    13e4:	b2db      	uxtb	r3, r3
    13e6:	f003 030f 	and.w	r3, r3, #15
    13ea:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    13ec:	7bfb      	ldrb	r3, [r7, #15]
    13ee:	2b0c      	cmp	r3, #12
    13f0:	d854      	bhi.n	149c <MSS_UART_isr+0x100>
    13f2:	a201      	add	r2, pc, #4	; (adr r2, 13f8 <MSS_UART_isr+0x5c>)
    13f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    13f8:	0000142d 	.word	0x0000142d
    13fc:	0000149d 	.word	0x0000149d
    1400:	00001449 	.word	0x00001449
    1404:	0000149d 	.word	0x0000149d
    1408:	00001465 	.word	0x00001465
    140c:	0000149d 	.word	0x0000149d
    1410:	00001481 	.word	0x00001481
    1414:	0000149d 	.word	0x0000149d
    1418:	0000149d 	.word	0x0000149d
    141c:	0000149d 	.word	0x0000149d
    1420:	0000149d 	.word	0x0000149d
    1424:	0000149d 	.word	0x0000149d
    1428:	00001465 	.word	0x00001465
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    142c:	687b      	ldr	r3, [r7, #4]
    142e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1430:	2b00      	cmp	r3, #0
    1432:	d100      	bne.n	1436 <MSS_UART_isr+0x9a>
    1434:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    1436:	687b      	ldr	r3, [r7, #4]
    1438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    143a:	2b00      	cmp	r3, #0
    143c:	d030      	beq.n	14a0 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    143e:	687b      	ldr	r3, [r7, #4]
    1440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1442:	6878      	ldr	r0, [r7, #4]
    1444:	4798      	blx	r3
                }
            }
            break;
    1446:	e032      	b.n	14ae <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    1448:	687b      	ldr	r3, [r7, #4]
    144a:	6a1b      	ldr	r3, [r3, #32]
    144c:	2b00      	cmp	r3, #0
    144e:	d100      	bne.n	1452 <MSS_UART_isr+0xb6>
    1450:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    1452:	687b      	ldr	r3, [r7, #4]
    1454:	6a1b      	ldr	r3, [r3, #32]
    1456:	2b00      	cmp	r3, #0
    1458:	d024      	beq.n	14a4 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    145a:	687b      	ldr	r3, [r7, #4]
    145c:	6a1b      	ldr	r3, [r3, #32]
    145e:	6878      	ldr	r0, [r7, #4]
    1460:	4798      	blx	r3
                }
            }
            break;
    1462:	e024      	b.n	14ae <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    1464:	687b      	ldr	r3, [r7, #4]
    1466:	69db      	ldr	r3, [r3, #28]
    1468:	2b00      	cmp	r3, #0
    146a:	d100      	bne.n	146e <MSS_UART_isr+0xd2>
    146c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    146e:	687b      	ldr	r3, [r7, #4]
    1470:	69db      	ldr	r3, [r3, #28]
    1472:	2b00      	cmp	r3, #0
    1474:	d018      	beq.n	14a8 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    1476:	687b      	ldr	r3, [r7, #4]
    1478:	69db      	ldr	r3, [r3, #28]
    147a:	6878      	ldr	r0, [r7, #4]
    147c:	4798      	blx	r3
                }
            }
            break;
    147e:	e016      	b.n	14ae <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    1480:	687b      	ldr	r3, [r7, #4]
    1482:	699b      	ldr	r3, [r3, #24]
    1484:	2b00      	cmp	r3, #0
    1486:	d100      	bne.n	148a <MSS_UART_isr+0xee>
    1488:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    148a:	687b      	ldr	r3, [r7, #4]
    148c:	699b      	ldr	r3, [r3, #24]
    148e:	2b00      	cmp	r3, #0
    1490:	d00c      	beq.n	14ac <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    1492:	687b      	ldr	r3, [r7, #4]
    1494:	699b      	ldr	r3, [r3, #24]
    1496:	6878      	ldr	r0, [r7, #4]
    1498:	4798      	blx	r3
                }
            }
            break;
    149a:	e008      	b.n	14ae <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    149c:	be00      	bkpt	0x0000
    149e:	e006      	b.n	14ae <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    14a0:	bf00      	nop
    14a2:	e004      	b.n	14ae <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    14a4:	bf00      	nop
    14a6:	e002      	b.n	14ae <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    14a8:	bf00      	nop
    14aa:	e000      	b.n	14ae <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    14ac:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    14ae:	f107 0710 	add.w	r7, r7, #16
    14b2:	46bd      	mov	sp, r7
    14b4:	bd80      	pop	{r7, pc}
    14b6:	bf00      	nop

000014b8 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    14b8:	b480      	push	{r7}
    14ba:	b087      	sub	sp, #28
    14bc:	af00      	add	r7, sp, #0
    14be:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    14c0:	687a      	ldr	r2, [r7, #4]
    14c2:	f240 633c 	movw	r3, #1596	; 0x63c
    14c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14ca:	429a      	cmp	r2, r3
    14cc:	d007      	beq.n	14de <default_tx_handler+0x26>
    14ce:	687a      	ldr	r2, [r7, #4]
    14d0:	f240 6314 	movw	r3, #1556	; 0x614
    14d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14d8:	429a      	cmp	r2, r3
    14da:	d000      	beq.n	14de <default_tx_handler+0x26>
    14dc:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    14de:	687b      	ldr	r3, [r7, #4]
    14e0:	68db      	ldr	r3, [r3, #12]
    14e2:	2b00      	cmp	r3, #0
    14e4:	d100      	bne.n	14e8 <default_tx_handler+0x30>
    14e6:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    14e8:	687b      	ldr	r3, [r7, #4]
    14ea:	691b      	ldr	r3, [r3, #16]
    14ec:	2b00      	cmp	r3, #0
    14ee:	d100      	bne.n	14f2 <default_tx_handler+0x3a>
    14f0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    14f2:	687a      	ldr	r2, [r7, #4]
    14f4:	f240 633c 	movw	r3, #1596	; 0x63c
    14f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14fc:	429a      	cmp	r2, r3
    14fe:	d006      	beq.n	150e <default_tx_handler+0x56>
    1500:	687a      	ldr	r2, [r7, #4]
    1502:	f240 6314 	movw	r3, #1556	; 0x614
    1506:	f2c2 0300 	movt	r3, #8192	; 0x2000
    150a:	429a      	cmp	r2, r3
    150c:	d152      	bne.n	15b4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    150e:	687b      	ldr	r3, [r7, #4]
    1510:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1512:	2b00      	cmp	r3, #0
    1514:	d04e      	beq.n	15b4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    1516:	687b      	ldr	r3, [r7, #4]
    1518:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    151a:	2b00      	cmp	r3, #0
    151c:	d04a      	beq.n	15b4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    151e:	687b      	ldr	r3, [r7, #4]
    1520:	681b      	ldr	r3, [r3, #0]
    1522:	7d1b      	ldrb	r3, [r3, #20]
    1524:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    1526:	687b      	ldr	r3, [r7, #4]
    1528:	7a9a      	ldrb	r2, [r3, #10]
    152a:	7afb      	ldrb	r3, [r7, #11]
    152c:	ea42 0303 	orr.w	r3, r2, r3
    1530:	b2da      	uxtb	r2, r3
    1532:	687b      	ldr	r3, [r7, #4]
    1534:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    1536:	7afb      	ldrb	r3, [r7, #11]
    1538:	f003 0320 	and.w	r3, r3, #32
    153c:	2b00      	cmp	r3, #0
    153e:	d029      	beq.n	1594 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    1540:	f04f 0310 	mov.w	r3, #16
    1544:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    1546:	687b      	ldr	r3, [r7, #4]
    1548:	691a      	ldr	r2, [r3, #16]
    154a:	687b      	ldr	r3, [r7, #4]
    154c:	695b      	ldr	r3, [r3, #20]
    154e:	ebc3 0302 	rsb	r3, r3, r2
    1552:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    1554:	697b      	ldr	r3, [r7, #20]
    1556:	2b0f      	cmp	r3, #15
    1558:	d801      	bhi.n	155e <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    155a:	697b      	ldr	r3, [r7, #20]
    155c:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    155e:	f04f 0300 	mov.w	r3, #0
    1562:	60fb      	str	r3, [r7, #12]
    1564:	e012      	b.n	158c <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    1566:	687b      	ldr	r3, [r7, #4]
    1568:	681b      	ldr	r3, [r3, #0]
    156a:	687a      	ldr	r2, [r7, #4]
    156c:	68d1      	ldr	r1, [r2, #12]
    156e:	687a      	ldr	r2, [r7, #4]
    1570:	6952      	ldr	r2, [r2, #20]
    1572:	440a      	add	r2, r1
    1574:	7812      	ldrb	r2, [r2, #0]
    1576:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    1578:	687b      	ldr	r3, [r7, #4]
    157a:	695b      	ldr	r3, [r3, #20]
    157c:	f103 0201 	add.w	r2, r3, #1
    1580:	687b      	ldr	r3, [r7, #4]
    1582:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1584:	68fb      	ldr	r3, [r7, #12]
    1586:	f103 0301 	add.w	r3, r3, #1
    158a:	60fb      	str	r3, [r7, #12]
    158c:	68fa      	ldr	r2, [r7, #12]
    158e:	693b      	ldr	r3, [r7, #16]
    1590:	429a      	cmp	r2, r3
    1592:	d3e8      	bcc.n	1566 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    1594:	687b      	ldr	r3, [r7, #4]
    1596:	695a      	ldr	r2, [r3, #20]
    1598:	687b      	ldr	r3, [r7, #4]
    159a:	691b      	ldr	r3, [r3, #16]
    159c:	429a      	cmp	r2, r3
    159e:	d109      	bne.n	15b4 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    15a0:	687b      	ldr	r3, [r7, #4]
    15a2:	f04f 0200 	mov.w	r2, #0
    15a6:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    15a8:	687b      	ldr	r3, [r7, #4]
    15aa:	685b      	ldr	r3, [r3, #4]
    15ac:	f04f 0200 	mov.w	r2, #0
    15b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    15b4:	f107 071c 	add.w	r7, r7, #28
    15b8:	46bd      	mov	sp, r7
    15ba:	bc80      	pop	{r7}
    15bc:	4770      	bx	lr
    15be:	bf00      	nop

000015c0 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    15c0:	4668      	mov	r0, sp
    15c2:	f020 0107 	bic.w	r1, r0, #7
    15c6:	468d      	mov	sp, r1
    15c8:	b589      	push	{r0, r3, r7, lr}
    15ca:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    15cc:	f240 603c 	movw	r0, #1596	; 0x63c
    15d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15d4:	f7ff fee2 	bl	139c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    15d8:	f04f 000a 	mov.w	r0, #10
    15dc:	f7ff fd4c 	bl	1078 <NVIC_ClearPendingIRQ>
}
    15e0:	46bd      	mov	sp, r7
    15e2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    15e6:	4685      	mov	sp, r0
    15e8:	4770      	bx	lr
    15ea:	bf00      	nop

000015ec <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    15ec:	4668      	mov	r0, sp
    15ee:	f020 0107 	bic.w	r1, r0, #7
    15f2:	468d      	mov	sp, r1
    15f4:	b589      	push	{r0, r3, r7, lr}
    15f6:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    15f8:	f240 6014 	movw	r0, #1556	; 0x614
    15fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1600:	f7ff fecc 	bl	139c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    1604:	f04f 000b 	mov.w	r0, #11
    1608:	f7ff fd36 	bl	1078 <NVIC_ClearPendingIRQ>
}
    160c:	46bd      	mov	sp, r7
    160e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1612:	4685      	mov	sp, r0
    1614:	4770      	bx	lr
    1616:	bf00      	nop

00001618 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1618:	b480      	push	{r7}
    161a:	b083      	sub	sp, #12
    161c:	af00      	add	r7, sp, #0
    161e:	4603      	mov	r3, r0
    1620:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1622:	f24e 1300 	movw	r3, #57600	; 0xe100
    1626:	f2ce 0300 	movt	r3, #57344	; 0xe000
    162a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    162e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1632:	88f9      	ldrh	r1, [r7, #6]
    1634:	f001 011f 	and.w	r1, r1, #31
    1638:	f04f 0001 	mov.w	r0, #1
    163c:	fa00 f101 	lsl.w	r1, r0, r1
    1640:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1648:	f107 070c 	add.w	r7, r7, #12
    164c:	46bd      	mov	sp, r7
    164e:	bc80      	pop	{r7}
    1650:	4770      	bx	lr
    1652:	bf00      	nop

00001654 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    1654:	b580      	push	{r7, lr}
    1656:	b08a      	sub	sp, #40	; 0x28
    1658:	af00      	add	r7, sp, #0
    165a:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    165c:	687b      	ldr	r3, [r7, #4]
    165e:	681b      	ldr	r3, [r3, #0]
    1660:	681b      	ldr	r3, [r3, #0]
    1662:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    1664:	687b      	ldr	r3, [r7, #4]
    1666:	681b      	ldr	r3, [r3, #0]
    1668:	699b      	ldr	r3, [r3, #24]
    166a:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    166c:	687b      	ldr	r3, [r7, #4]
    166e:	681b      	ldr	r3, [r3, #0]
    1670:	685b      	ldr	r3, [r3, #4]
    1672:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    1674:	687b      	ldr	r3, [r7, #4]
    1676:	681b      	ldr	r3, [r3, #0]
    1678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    167a:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    167c:	687b      	ldr	r3, [r7, #4]
    167e:	681b      	ldr	r3, [r3, #0]
    1680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    1682:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    1684:	687b      	ldr	r3, [r7, #4]
    1686:	681b      	ldr	r3, [r3, #0]
    1688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    168a:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    168c:	687b      	ldr	r3, [r7, #4]
    168e:	681b      	ldr	r3, [r3, #0]
    1690:	69db      	ldr	r3, [r3, #28]
    1692:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    1694:	687a      	ldr	r2, [r7, #4]
    1696:	f240 63e0 	movw	r3, #1760	; 0x6e0
    169a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    169e:	429a      	cmp	r2, r3
    16a0:	d12e      	bne.n	1700 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    16a2:	687a      	ldr	r2, [r7, #4]
    16a4:	f241 0300 	movw	r3, #4096	; 0x1000
    16a8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    16ac:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    16ae:	687b      	ldr	r3, [r7, #4]
    16b0:	f04f 020c 	mov.w	r2, #12
    16b4:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    16b6:	f242 0300 	movw	r3, #8192	; 0x2000
    16ba:	f2ce 0304 	movt	r3, #57348	; 0xe004
    16be:	f242 0200 	movw	r2, #8192	; 0x2000
    16c2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    16c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    16c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    16cc:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    16ce:	f04f 000c 	mov.w	r0, #12
    16d2:	f7ff ffa1 	bl	1618 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    16d6:	f242 0300 	movw	r3, #8192	; 0x2000
    16da:	f2ce 0304 	movt	r3, #57348	; 0xe004
    16de:	f242 0200 	movw	r2, #8192	; 0x2000
    16e2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    16e6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    16e8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    16ec:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    16ee:	687b      	ldr	r3, [r7, #4]
    16f0:	681b      	ldr	r3, [r3, #0]
    16f2:	687a      	ldr	r2, [r7, #4]
    16f4:	6812      	ldr	r2, [r2, #0]
    16f6:	6812      	ldr	r2, [r2, #0]
    16f8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    16fc:	601a      	str	r2, [r3, #0]
    16fe:	e02d      	b.n	175c <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    1700:	687a      	ldr	r2, [r7, #4]
    1702:	f241 0300 	movw	r3, #4096	; 0x1000
    1706:	f2c4 0301 	movt	r3, #16385	; 0x4001
    170a:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    170c:	687b      	ldr	r3, [r7, #4]
    170e:	f04f 020d 	mov.w	r2, #13
    1712:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    1714:	f242 0300 	movw	r3, #8192	; 0x2000
    1718:	f2ce 0304 	movt	r3, #57348	; 0xe004
    171c:	f242 0200 	movw	r2, #8192	; 0x2000
    1720:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1724:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1726:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    172a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    172c:	f04f 000d 	mov.w	r0, #13
    1730:	f7ff ff72 	bl	1618 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    1734:	f242 0300 	movw	r3, #8192	; 0x2000
    1738:	f2ce 0304 	movt	r3, #57348	; 0xe004
    173c:	f242 0200 	movw	r2, #8192	; 0x2000
    1740:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1744:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1746:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    174a:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    174c:	687b      	ldr	r3, [r7, #4]
    174e:	681b      	ldr	r3, [r3, #0]
    1750:	687a      	ldr	r2, [r7, #4]
    1752:	6812      	ldr	r2, [r2, #0]
    1754:	6812      	ldr	r2, [r2, #0]
    1756:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    175a:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    175c:	687b      	ldr	r3, [r7, #4]
    175e:	681b      	ldr	r3, [r3, #0]
    1760:	687a      	ldr	r2, [r7, #4]
    1762:	6812      	ldr	r2, [r2, #0]
    1764:	6812      	ldr	r2, [r2, #0]
    1766:	f022 0201 	bic.w	r2, r2, #1
    176a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = control_reg;
    176c:	687b      	ldr	r3, [r7, #4]
    176e:	681b      	ldr	r3, [r3, #0]
    1770:	68fa      	ldr	r2, [r7, #12]
    1772:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    1774:	687b      	ldr	r3, [r7, #4]
    1776:	681b      	ldr	r3, [r3, #0]
    1778:	693a      	ldr	r2, [r7, #16]
    177a:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    177c:	687b      	ldr	r3, [r7, #4]
    177e:	681b      	ldr	r3, [r3, #0]
    1780:	697a      	ldr	r2, [r7, #20]
    1782:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    1784:	687b      	ldr	r3, [r7, #4]
    1786:	681b      	ldr	r3, [r3, #0]
    1788:	687a      	ldr	r2, [r7, #4]
    178a:	6812      	ldr	r2, [r2, #0]
    178c:	6812      	ldr	r2, [r2, #0]
    178e:	f042 0201 	orr.w	r2, r2, #1
    1792:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    1794:	687b      	ldr	r3, [r7, #4]
    1796:	681b      	ldr	r3, [r3, #0]
    1798:	69ba      	ldr	r2, [r7, #24]
    179a:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    179c:	687b      	ldr	r3, [r7, #4]
    179e:	681b      	ldr	r3, [r3, #0]
    17a0:	69fa      	ldr	r2, [r7, #28]
    17a2:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    17a4:	687b      	ldr	r3, [r7, #4]
    17a6:	681b      	ldr	r3, [r3, #0]
    17a8:	6a3a      	ldr	r2, [r7, #32]
    17aa:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    17ac:	687b      	ldr	r3, [r7, #4]
    17ae:	681b      	ldr	r3, [r3, #0]
    17b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    17b2:	61da      	str	r2, [r3, #28]
}
    17b4:	f107 0728 	add.w	r7, r7, #40	; 0x28
    17b8:	46bd      	mov	sp, r7
    17ba:	bd80      	pop	{r7, pc}

000017bc <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
	mss_spi_instance_t * this_spi,
	mss_spi_slave_t slave
)
{
    17bc:	b580      	push	{r7, lr}
    17be:	b084      	sub	sp, #16
    17c0:	af00      	add	r7, sp, #0
    17c2:	6078      	str	r0, [r7, #4]
    17c4:	460b      	mov	r3, r1
    17c6:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    17c8:	687a      	ldr	r2, [r7, #4]
    17ca:	f240 63e0 	movw	r3, #1760	; 0x6e0
    17ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17d2:	429a      	cmp	r2, r3
    17d4:	d007      	beq.n	17e6 <MSS_SPI_set_slave_select+0x2a>
    17d6:	687a      	ldr	r2, [r7, #4]
    17d8:	f240 6364 	movw	r3, #1636	; 0x664
    17dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17e0:	429a      	cmp	r2, r3
    17e2:	d000      	beq.n	17e6 <MSS_SPI_set_slave_select+0x2a>
    17e4:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    17e6:	687b      	ldr	r3, [r7, #4]
    17e8:	681b      	ldr	r3, [r3, #0]
    17ea:	681b      	ldr	r3, [r3, #0]
    17ec:	f003 0302 	and.w	r3, r3, #2
    17f0:	2b00      	cmp	r3, #0
    17f2:	d100      	bne.n	17f6 <MSS_SPI_set_slave_select+0x3a>
    17f4:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    17f6:	78fa      	ldrb	r2, [r7, #3]
    17f8:	687b      	ldr	r3, [r7, #4]
    17fa:	f102 0206 	add.w	r2, r2, #6
    17fe:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    1802:	f1b3 3fff 	cmp.w	r3, #4294967295
    1806:	d100      	bne.n	180a <MSS_SPI_set_slave_select+0x4e>
    1808:	be00      	bkpt	0x0000

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    180a:	687b      	ldr	r3, [r7, #4]
    180c:	681b      	ldr	r3, [r3, #0]
    180e:	689b      	ldr	r3, [r3, #8]
    1810:	f003 0304 	and.w	r3, r3, #4
    1814:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    1816:	68fb      	ldr	r3, [r7, #12]
    1818:	2b00      	cmp	r3, #0
    181a:	d002      	beq.n	1822 <MSS_SPI_set_slave_select+0x66>
    {
         recover_from_rx_overflow(this_spi);
    181c:	6878      	ldr	r0, [r7, #4]
    181e:	f7ff ff19 	bl	1654 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
    1822:	687b      	ldr	r3, [r7, #4]
    1824:	681b      	ldr	r3, [r3, #0]
    1826:	687a      	ldr	r2, [r7, #4]
    1828:	6812      	ldr	r2, [r2, #0]
    182a:	6812      	ldr	r2, [r2, #0]
    182c:	f022 0201 	bic.w	r2, r2, #1
    1830:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    1832:	687b      	ldr	r3, [r7, #4]
    1834:	681b      	ldr	r3, [r3, #0]
    1836:	78f9      	ldrb	r1, [r7, #3]
    1838:	687a      	ldr	r2, [r7, #4]
    183a:	f101 0106 	add.w	r1, r1, #6
    183e:	f852 2031 	ldr.w	r2, [r2, r1, lsl #3]
    1842:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    1844:	687b      	ldr	r3, [r7, #4]
    1846:	681a      	ldr	r2, [r3, #0]
    1848:	78fb      	ldrb	r3, [r7, #3]
    184a:	6879      	ldr	r1, [r7, #4]
    184c:	f103 0306 	add.w	r3, r3, #6
    1850:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1854:	440b      	add	r3, r1
    1856:	795b      	ldrb	r3, [r3, #5]
    1858:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    185a:	687b      	ldr	r3, [r7, #4]
    185c:	681a      	ldr	r2, [r3, #0]
    185e:	78fb      	ldrb	r3, [r7, #3]
    1860:	6879      	ldr	r1, [r7, #4]
    1862:	f103 0306 	add.w	r3, r3, #6
    1866:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    186a:	440b      	add	r3, r1
    186c:	791b      	ldrb	r3, [r3, #4]
    186e:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    1870:	687b      	ldr	r3, [r7, #4]
    1872:	681b      	ldr	r3, [r3, #0]
    1874:	687a      	ldr	r2, [r7, #4]
    1876:	6812      	ldr	r2, [r2, #0]
    1878:	6812      	ldr	r2, [r2, #0]
    187a:	f042 0201 	orr.w	r2, r2, #1
    187e:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    1880:	687b      	ldr	r3, [r7, #4]
    1882:	681b      	ldr	r3, [r3, #0]
    1884:	687a      	ldr	r2, [r7, #4]
    1886:	6812      	ldr	r2, [r2, #0]
    1888:	69d1      	ldr	r1, [r2, #28]
    188a:	78fa      	ldrb	r2, [r7, #3]
    188c:	f04f 0001 	mov.w	r0, #1
    1890:	fa00 f202 	lsl.w	r2, r0, r2
    1894:	ea41 0202 	orr.w	r2, r1, r2
    1898:	61da      	str	r2, [r3, #28]
}
    189a:	f107 0710 	add.w	r7, r7, #16
    189e:	46bd      	mov	sp, r7
    18a0:	bd80      	pop	{r7, pc}
    18a2:	bf00      	nop

000018a4 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
	mss_spi_instance_t * this_spi,
	mss_spi_slave_t slave
)
{
    18a4:	b580      	push	{r7, lr}
    18a6:	b084      	sub	sp, #16
    18a8:	af00      	add	r7, sp, #0
    18aa:	6078      	str	r0, [r7, #4]
    18ac:	460b      	mov	r3, r1
    18ae:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    18b0:	687a      	ldr	r2, [r7, #4]
    18b2:	f240 63e0 	movw	r3, #1760	; 0x6e0
    18b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18ba:	429a      	cmp	r2, r3
    18bc:	d007      	beq.n	18ce <MSS_SPI_clear_slave_select+0x2a>
    18be:	687a      	ldr	r2, [r7, #4]
    18c0:	f240 6364 	movw	r3, #1636	; 0x664
    18c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18c8:	429a      	cmp	r2, r3
    18ca:	d000      	beq.n	18ce <MSS_SPI_clear_slave_select+0x2a>
    18cc:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    18ce:	687b      	ldr	r3, [r7, #4]
    18d0:	681b      	ldr	r3, [r3, #0]
    18d2:	681b      	ldr	r3, [r3, #0]
    18d4:	f003 0302 	and.w	r3, r3, #2
    18d8:	2b00      	cmp	r3, #0
    18da:	d100      	bne.n	18de <MSS_SPI_clear_slave_select+0x3a>
    18dc:	be00      	bkpt	0x0000

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    18de:	687b      	ldr	r3, [r7, #4]
    18e0:	681b      	ldr	r3, [r3, #0]
    18e2:	689b      	ldr	r3, [r3, #8]
    18e4:	f003 0304 	and.w	r3, r3, #4
    18e8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    18ea:	68fb      	ldr	r3, [r7, #12]
    18ec:	2b00      	cmp	r3, #0
    18ee:	d002      	beq.n	18f6 <MSS_SPI_clear_slave_select+0x52>
    {
         recover_from_rx_overflow(this_spi);
    18f0:	6878      	ldr	r0, [r7, #4]
    18f2:	f7ff feaf 	bl	1654 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    18f6:	687b      	ldr	r3, [r7, #4]
    18f8:	681b      	ldr	r3, [r3, #0]
    18fa:	687a      	ldr	r2, [r7, #4]
    18fc:	6812      	ldr	r2, [r2, #0]
    18fe:	69d1      	ldr	r1, [r2, #28]
    1900:	78fa      	ldrb	r2, [r7, #3]
    1902:	f04f 0001 	mov.w	r0, #1
    1906:	fa00 f202 	lsl.w	r2, r0, r2
    190a:	ea6f 0202 	mvn.w	r2, r2
    190e:	ea01 0202 	and.w	r2, r1, r2
    1912:	61da      	str	r2, [r3, #28]
}
    1914:	f107 0710 	add.w	r7, r7, #16
    1918:	46bd      	mov	sp, r7
    191a:	bd80      	pop	{r7, pc}

0000191c <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
    191c:	b580      	push	{r7, lr}
    191e:	b08e      	sub	sp, #56	; 0x38
    1920:	af00      	add	r7, sp, #0
    1922:	60f8      	str	r0, [r7, #12]
    1924:	60b9      	str	r1, [r7, #8]
    1926:	603b      	str	r3, [r7, #0]
    1928:	4613      	mov	r3, r2
    192a:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
    192c:	f04f 0300 	mov.w	r3, #0
    1930:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
    1932:	f04f 0300 	mov.w	r3, #0
    1936:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1938:	68fa      	ldr	r2, [r7, #12]
    193a:	f240 63e0 	movw	r3, #1760	; 0x6e0
    193e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1942:	429a      	cmp	r2, r3
    1944:	d007      	beq.n	1956 <MSS_SPI_transfer_block+0x3a>
    1946:	68fa      	ldr	r2, [r7, #12]
    1948:	f240 6364 	movw	r3, #1636	; 0x664
    194c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1950:	429a      	cmp	r2, r3
    1952:	d000      	beq.n	1956 <MSS_SPI_transfer_block+0x3a>
    1954:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    1956:	68fb      	ldr	r3, [r7, #12]
    1958:	681b      	ldr	r3, [r3, #0]
    195a:	681b      	ldr	r3, [r3, #0]
    195c:	f003 0302 	and.w	r3, r3, #2
    1960:	2b00      	cmp	r3, #0
    1962:	d100      	bne.n	1966 <MSS_SPI_transfer_block+0x4a>
    1964:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
    1966:	88fa      	ldrh	r2, [r7, #6]
    1968:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    196c:	4413      	add	r3, r2
    196e:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(transfer_size == 0u)
    1970:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1972:	2b00      	cmp	r3, #0
    1974:	d103      	bne.n	197e <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
    1976:	f04f 0301 	mov.w	r3, #1
    197a:	623b      	str	r3, [r7, #32]
    197c:	e001      	b.n	1982 <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
    197e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1980:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    1982:	68fb      	ldr	r3, [r7, #12]
    1984:	681b      	ldr	r3, [r3, #0]
    1986:	68fa      	ldr	r2, [r7, #12]
    1988:	6812      	ldr	r2, [r2, #0]
    198a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    198c:	f042 020c 	orr.w	r2, r2, #12
    1990:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    1992:	68fb      	ldr	r3, [r7, #12]
    1994:	681b      	ldr	r3, [r3, #0]
    1996:	689b      	ldr	r3, [r3, #8]
    1998:	f003 0304 	and.w	r3, r3, #4
    199c:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
    199e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    19a0:	2b00      	cmp	r3, #0
    19a2:	d002      	beq.n	19aa <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
    19a4:	68f8      	ldr	r0, [r7, #12]
    19a6:	f7ff fe55 	bl	1654 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
    19aa:	68fb      	ldr	r3, [r7, #12]
    19ac:	681b      	ldr	r3, [r3, #0]
    19ae:	68fa      	ldr	r2, [r7, #12]
    19b0:	6812      	ldr	r2, [r2, #0]
    19b2:	6812      	ldr	r2, [r2, #0]
    19b4:	f022 0201 	bic.w	r2, r2, #1
    19b8:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
    19ba:	68fb      	ldr	r3, [r7, #12]
    19bc:	6819      	ldr	r1, [r3, #0]
    19be:	68fb      	ldr	r3, [r7, #12]
    19c0:	681b      	ldr	r3, [r3, #0]
    19c2:	681b      	ldr	r3, [r3, #0]
    19c4:	f240 02ff 	movw	r2, #255	; 0xff
    19c8:	f6cf 7200 	movt	r2, #65280	; 0xff00
    19cc:	ea03 0202 	and.w	r2, r3, r2
    19d0:	6a3b      	ldr	r3, [r7, #32]
    19d2:	ea4f 2003 	mov.w	r0, r3, lsl #8
    19d6:	f64f 7300 	movw	r3, #65280	; 0xff00
    19da:	f2c0 03ff 	movt	r3, #255	; 0xff
    19de:	ea00 0303 	and.w	r3, r0, r3
    19e2:	ea42 0303 	orr.w	r3, r2, r3
    19e6:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = 8u;
    19e8:	68fb      	ldr	r3, [r7, #12]
    19ea:	681b      	ldr	r3, [r3, #0]
    19ec:	f04f 0208 	mov.w	r2, #8
    19f0:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    19f2:	68fb      	ldr	r3, [r7, #12]
    19f4:	681b      	ldr	r3, [r3, #0]
    19f6:	68fa      	ldr	r2, [r7, #12]
    19f8:	6812      	ldr	r2, [r2, #0]
    19fa:	6812      	ldr	r2, [r2, #0]
    19fc:	f042 0201 	orr.w	r2, r2, #1
    1a00:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1a02:	68fb      	ldr	r3, [r7, #12]
    1a04:	681b      	ldr	r3, [r3, #0]
    1a06:	689b      	ldr	r3, [r3, #8]
    1a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1a0c:	633b      	str	r3, [r7, #48]	; 0x30
    while(!rx_fifo_empty)
    1a0e:	e009      	b.n	1a24 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
    1a10:	68fb      	ldr	r3, [r7, #12]
    1a12:	681b      	ldr	r3, [r3, #0]
    1a14:	691b      	ldr	r3, [r3, #16]
    1a16:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1a18:	68fb      	ldr	r3, [r7, #12]
    1a1a:	681b      	ldr	r3, [r3, #0]
    1a1c:	689b      	ldr	r3, [r3, #8]
    1a1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1a22:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = 8u;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(!rx_fifo_empty)
    1a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1a26:	2b00      	cmp	r3, #0
    1a28:	d0f2      	beq.n	1a10 <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    1a2a:	f04f 0300 	mov.w	r3, #0
    1a2e:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
    1a30:	f04f 0300 	mov.w	r3, #0
    1a34:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
    1a36:	8bba      	ldrh	r2, [r7, #28]
    1a38:	88fb      	ldrh	r3, [r7, #6]
    1a3a:	429a      	cmp	r2, r3
    1a3c:	d20f      	bcs.n	1a5e <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    1a3e:	68fb      	ldr	r3, [r7, #12]
    1a40:	681b      	ldr	r3, [r3, #0]
    1a42:	8bb9      	ldrh	r1, [r7, #28]
    1a44:	68ba      	ldr	r2, [r7, #8]
    1a46:	440a      	add	r2, r1
    1a48:	7812      	ldrb	r2, [r2, #0]
    1a4a:	615a      	str	r2, [r3, #20]
        ++tx_idx;
    1a4c:	8bbb      	ldrh	r3, [r7, #28]
    1a4e:	f103 0301 	add.w	r3, r3, #1
    1a52:	83bb      	strh	r3, [r7, #28]
        ++transit;
    1a54:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1a56:	f103 0301 	add.w	r3, r3, #1
    1a5a:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    1a5c:	e06a      	b.n	1b34 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
    1a5e:	8bba      	ldrh	r2, [r7, #28]
    1a60:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1a62:	429a      	cmp	r2, r3
    1a64:	d266      	bcs.n	1b34 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
    1a66:	68fb      	ldr	r3, [r7, #12]
    1a68:	681b      	ldr	r3, [r3, #0]
    1a6a:	f04f 0200 	mov.w	r2, #0
    1a6e:	615a      	str	r2, [r3, #20]
            ++tx_idx;
    1a70:	8bbb      	ldrh	r3, [r7, #28]
    1a72:	f103 0301 	add.w	r3, r3, #1
    1a76:	83bb      	strh	r3, [r7, #28]
            ++transit;
    1a78:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1a7a:	f103 0301 	add.w	r3, r3, #1
    1a7e:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    1a80:	e058      	b.n	1b34 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1a82:	68fb      	ldr	r3, [r7, #12]
    1a84:	681b      	ldr	r3, [r3, #0]
    1a86:	689b      	ldr	r3, [r3, #8]
    1a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1a8c:	633b      	str	r3, [r7, #48]	; 0x30
        if(!rx_fifo_empty)
    1a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1a90:	2b00      	cmp	r3, #0
    1a92:	d11e      	bne.n	1ad2 <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
    1a94:	68fb      	ldr	r3, [r7, #12]
    1a96:	681b      	ldr	r3, [r3, #0]
    1a98:	691b      	ldr	r3, [r3, #16]
    1a9a:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
    1a9c:	8b7a      	ldrh	r2, [r7, #26]
    1a9e:	88fb      	ldrh	r3, [r7, #6]
    1aa0:	429a      	cmp	r2, r3
    1aa2:	d30e      	bcc.n	1ac2 <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
    1aa4:	8bfa      	ldrh	r2, [r7, #30]
    1aa6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    1aaa:	429a      	cmp	r2, r3
    1aac:	d205      	bcs.n	1aba <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
    1aae:	8bfa      	ldrh	r2, [r7, #30]
    1ab0:	683b      	ldr	r3, [r7, #0]
    1ab2:	4413      	add	r3, r2
    1ab4:	697a      	ldr	r2, [r7, #20]
    1ab6:	b2d2      	uxtb	r2, r2
    1ab8:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
    1aba:	8bfb      	ldrh	r3, [r7, #30]
    1abc:	f103 0301 	add.w	r3, r3, #1
    1ac0:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
    1ac2:	8b7b      	ldrh	r3, [r7, #26]
    1ac4:	f103 0301 	add.w	r3, r3, #1
    1ac8:	837b      	strh	r3, [r7, #26]
            --transit;
    1aca:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1acc:	f103 33ff 	add.w	r3, r3, #4294967295
    1ad0:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    1ad2:	68fb      	ldr	r3, [r7, #12]
    1ad4:	681b      	ldr	r3, [r3, #0]
    1ad6:	689b      	ldr	r3, [r3, #8]
    1ad8:	f403 7380 	and.w	r3, r3, #256	; 0x100
    1adc:	62bb      	str	r3, [r7, #40]	; 0x28
        if(!tx_fifo_full)
    1ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1ae0:	2b00      	cmp	r3, #0
    1ae2:	d127      	bne.n	1b34 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
    1ae4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1ae6:	2b03      	cmp	r3, #3
    1ae8:	d824      	bhi.n	1b34 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
    1aea:	8bba      	ldrh	r2, [r7, #28]
    1aec:	88fb      	ldrh	r3, [r7, #6]
    1aee:	429a      	cmp	r2, r3
    1af0:	d20f      	bcs.n	1b12 <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    1af2:	68fb      	ldr	r3, [r7, #12]
    1af4:	681b      	ldr	r3, [r3, #0]
    1af6:	8bb9      	ldrh	r1, [r7, #28]
    1af8:	68ba      	ldr	r2, [r7, #8]
    1afa:	440a      	add	r2, r1
    1afc:	7812      	ldrb	r2, [r2, #0]
    1afe:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
    1b00:	8bbb      	ldrh	r3, [r7, #28]
    1b02:	f103 0301 	add.w	r3, r3, #1
    1b06:	83bb      	strh	r3, [r7, #28]
                    ++transit;
    1b08:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1b0a:	f103 0301 	add.w	r3, r3, #1
    1b0e:	84fb      	strh	r3, [r7, #38]	; 0x26
    1b10:	e010      	b.n	1b34 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
    1b12:	8bba      	ldrh	r2, [r7, #28]
    1b14:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1b16:	429a      	cmp	r2, r3
    1b18:	d20c      	bcs.n	1b34 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
    1b1a:	68fb      	ldr	r3, [r7, #12]
    1b1c:	681b      	ldr	r3, [r3, #0]
    1b1e:	f04f 0200 	mov.w	r2, #0
    1b22:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
    1b24:	8bbb      	ldrh	r3, [r7, #28]
    1b26:	f103 0301 	add.w	r3, r3, #1
    1b2a:	83bb      	strh	r3, [r7, #28]
                        ++transit;
    1b2c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1b2e:	f103 0301 	add.w	r3, r3, #1
    1b32:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    1b34:	8b7a      	ldrh	r2, [r7, #26]
    1b36:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1b38:	429a      	cmp	r2, r3
    1b3a:	d3a2      	bcc.n	1a82 <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
    1b3c:	f107 0738 	add.w	r7, r7, #56	; 0x38
    1b40:	46bd      	mov	sp, r7
    1b42:	bd80      	pop	{r7, pc}

00001b44 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    1b44:	b480      	push	{r7}
    1b46:	b085      	sub	sp, #20
    1b48:	af00      	add	r7, sp, #0
    1b4a:	6078      	str	r0, [r7, #4]
    uint32_t more_data = 1u;
    1b4c:	f04f 0301 	mov.w	r3, #1
    1b50:	60bb      	str	r3, [r7, #8]
    uint32_t tx_fifo_full;
    
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    1b52:	687b      	ldr	r3, [r7, #4]
    1b54:	681b      	ldr	r3, [r3, #0]
    1b56:	689b      	ldr	r3, [r3, #8]
    1b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
    1b5c:	60fb      	str	r3, [r7, #12]
    
    while(!tx_fifo_full && more_data)
    1b5e:	e034      	b.n	1bca <fill_slave_tx_fifo+0x86>
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
    1b60:	687b      	ldr	r3, [r7, #4]
    1b62:	691a      	ldr	r2, [r3, #16]
    1b64:	687b      	ldr	r3, [r7, #4]
    1b66:	68db      	ldr	r3, [r3, #12]
    1b68:	429a      	cmp	r2, r3
    1b6a:	d20f      	bcs.n	1b8c <fill_slave_tx_fifo+0x48>
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    1b6c:	687b      	ldr	r3, [r7, #4]
    1b6e:	681b      	ldr	r3, [r3, #0]
    1b70:	687a      	ldr	r2, [r7, #4]
    1b72:	6891      	ldr	r1, [r2, #8]
    1b74:	687a      	ldr	r2, [r7, #4]
    1b76:	6912      	ldr	r2, [r2, #16]
    1b78:	440a      	add	r2, r1
    1b7a:	7812      	ldrb	r2, [r2, #0]
    1b7c:	615a      	str	r2, [r3, #20]
            ++this_spi->slave_tx_idx;
    1b7e:	687b      	ldr	r3, [r7, #4]
    1b80:	691b      	ldr	r3, [r3, #16]
    1b82:	f103 0201 	add.w	r2, r3, #1
    1b86:	687b      	ldr	r3, [r7, #4]
    1b88:	611a      	str	r2, [r3, #16]
    1b8a:	e018      	b.n	1bbe <fill_slave_tx_fifo+0x7a>
        }
        else if(this_spi->resp_buff_tx_idx < this_spi->resp_buff_size)
    1b8c:	687b      	ldr	r3, [r7, #4]
    1b8e:	69da      	ldr	r2, [r3, #28]
    1b90:	687b      	ldr	r3, [r7, #4]
    1b92:	699b      	ldr	r3, [r3, #24]
    1b94:	429a      	cmp	r2, r3
    1b96:	d20f      	bcs.n	1bb8 <fill_slave_tx_fifo+0x74>
        {
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    1b98:	687b      	ldr	r3, [r7, #4]
    1b9a:	681b      	ldr	r3, [r3, #0]
    1b9c:	687a      	ldr	r2, [r7, #4]
    1b9e:	6951      	ldr	r1, [r2, #20]
    1ba0:	687a      	ldr	r2, [r7, #4]
    1ba2:	69d2      	ldr	r2, [r2, #28]
    1ba4:	440a      	add	r2, r1
    1ba6:	7812      	ldrb	r2, [r2, #0]
    1ba8:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    1baa:	687b      	ldr	r3, [r7, #4]
    1bac:	69db      	ldr	r3, [r3, #28]
    1bae:	f103 0201 	add.w	r2, r3, #1
    1bb2:	687b      	ldr	r3, [r7, #4]
    1bb4:	61da      	str	r2, [r3, #28]
    1bb6:	e002      	b.n	1bbe <fill_slave_tx_fifo+0x7a>
        }
        else
        {
            more_data = 0u;
    1bb8:	f04f 0300 	mov.w	r3, #0
    1bbc:	60bb      	str	r3, [r7, #8]
        }
        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    1bbe:	687b      	ldr	r3, [r7, #4]
    1bc0:	681b      	ldr	r3, [r3, #0]
    1bc2:	689b      	ldr	r3, [r3, #8]
    1bc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
    1bc8:	60fb      	str	r3, [r7, #12]
    uint32_t more_data = 1u;
    uint32_t tx_fifo_full;
    
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    
    while(!tx_fifo_full && more_data)
    1bca:	68fb      	ldr	r3, [r7, #12]
    1bcc:	2b00      	cmp	r3, #0
    1bce:	d102      	bne.n	1bd6 <fill_slave_tx_fifo+0x92>
    1bd0:	68bb      	ldr	r3, [r7, #8]
    1bd2:	2b00      	cmp	r3, #0
    1bd4:	d1c4      	bne.n	1b60 <fill_slave_tx_fifo+0x1c>
        {
            more_data = 0u;
        }
        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    }
}
    1bd6:	f107 0714 	add.w	r7, r7, #20
    1bda:	46bd      	mov	sp, r7
    1bdc:	bc80      	pop	{r7}
    1bde:	4770      	bx	lr

00001be0 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    1be0:	b580      	push	{r7, lr}
    1be2:	b084      	sub	sp, #16
    1be4:	af00      	add	r7, sp, #0
    1be6:	6078      	str	r0, [r7, #4]
    uint32_t rx_frame;
    uint32_t rx_fifo_empty;
    
    if(this_spi->frame_rx_handler != 0u)
    1be8:	687b      	ldr	r3, [r7, #4]
    1bea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    1bec:	2b00      	cmp	r3, #0
    1bee:	d018      	beq.n	1c22 <read_slave_rx_fifo+0x42>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1bf0:	687b      	ldr	r3, [r7, #4]
    1bf2:	681b      	ldr	r3, [r3, #0]
    1bf4:	689b      	ldr	r3, [r3, #8]
    1bf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1bfa:	60fb      	str	r3, [r7, #12]
        
        while(!rx_fifo_empty)
    1bfc:	e00d      	b.n	1c1a <read_slave_rx_fifo+0x3a>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    1bfe:	687b      	ldr	r3, [r7, #4]
    1c00:	681b      	ldr	r3, [r3, #0]
    1c02:	691b      	ldr	r3, [r3, #16]
    1c04:	60bb      	str	r3, [r7, #8]
            this_spi->frame_rx_handler( rx_frame );
    1c06:	687b      	ldr	r3, [r7, #4]
    1c08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    1c0a:	68b8      	ldr	r0, [r7, #8]
    1c0c:	4798      	blx	r3
            rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1c0e:	687b      	ldr	r3, [r7, #4]
    1c10:	681b      	ldr	r3, [r3, #0]
    1c12:	689b      	ldr	r3, [r3, #8]
    1c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1c18:	60fb      	str	r3, [r7, #12]
    
    if(this_spi->frame_rx_handler != 0u)
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        
        while(!rx_fifo_empty)
    1c1a:	68fb      	ldr	r3, [r7, #12]
    1c1c:	2b00      	cmp	r3, #0
    1c1e:	d0ee      	beq.n	1bfe <read_slave_rx_fifo+0x1e>
    1c20:	e027      	b.n	1c72 <read_slave_rx_fifo+0x92>
        }
    }
    else 
    {
        /* Block handling mode. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1c22:	687b      	ldr	r3, [r7, #4]
    1c24:	681b      	ldr	r3, [r3, #0]
    1c26:	689b      	ldr	r3, [r3, #8]
    1c28:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1c2c:	60fb      	str	r3, [r7, #12]
        
        while((!rx_fifo_empty) && (this_spi->slave_rx_idx < this_spi->slave_rx_size))
    1c2e:	e017      	b.n	1c60 <read_slave_rx_fifo+0x80>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    1c30:	687b      	ldr	r3, [r7, #4]
    1c32:	681b      	ldr	r3, [r3, #0]
    1c34:	691b      	ldr	r3, [r3, #16]
    1c36:	60bb      	str	r3, [r7, #8]
            this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    1c38:	687b      	ldr	r3, [r7, #4]
    1c3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    1c3c:	687b      	ldr	r3, [r7, #4]
    1c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1c40:	4413      	add	r3, r2
    1c42:	68ba      	ldr	r2, [r7, #8]
    1c44:	b2d2      	uxtb	r2, r2
    1c46:	701a      	strb	r2, [r3, #0]
            ++this_spi->slave_rx_idx;
    1c48:	687b      	ldr	r3, [r7, #4]
    1c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1c4c:	f103 0201 	add.w	r2, r3, #1
    1c50:	687b      	ldr	r3, [r7, #4]
    1c52:	62da      	str	r2, [r3, #44]	; 0x2c
            rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1c54:	687b      	ldr	r3, [r7, #4]
    1c56:	681b      	ldr	r3, [r3, #0]
    1c58:	689b      	ldr	r3, [r3, #8]
    1c5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1c5e:	60fb      	str	r3, [r7, #12]
    else 
    {
        /* Block handling mode. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        
        while((!rx_fifo_empty) && (this_spi->slave_rx_idx < this_spi->slave_rx_size))
    1c60:	68fb      	ldr	r3, [r7, #12]
    1c62:	2b00      	cmp	r3, #0
    1c64:	d105      	bne.n	1c72 <read_slave_rx_fifo+0x92>
    1c66:	687b      	ldr	r3, [r7, #4]
    1c68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1c6a:	687b      	ldr	r3, [r7, #4]
    1c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1c6e:	429a      	cmp	r2, r3
    1c70:	d3de      	bcc.n	1c30 <read_slave_rx_fifo+0x50>
            this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
            ++this_spi->slave_rx_idx;
            rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        }
    }
}
    1c72:	f107 0710 	add.w	r7, r7, #16
    1c76:	46bd      	mov	sp, r7
    1c78:	bd80      	pop	{r7, pc}
    1c7a:	bf00      	nop

00001c7c <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{
    1c7c:	b580      	push	{r7, lr}
    1c7e:	b084      	sub	sp, #16
    1c80:	af00      	add	r7, sp, #0
    1c82:	6078      	str	r0, [r7, #4]
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1c84:	687a      	ldr	r2, [r7, #4]
    1c86:	f240 63e0 	movw	r3, #1760	; 0x6e0
    1c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c8e:	429a      	cmp	r2, r3
    1c90:	d007      	beq.n	1ca2 <mss_spi_isr+0x26>
    1c92:	687a      	ldr	r2, [r7, #4]
    1c94:	f240 6364 	movw	r3, #1636	; 0x664
    1c98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c9c:	429a      	cmp	r2, r3
    1c9e:	d000      	beq.n	1ca2 <mss_spi_isr+0x26>
    1ca0:	be00      	bkpt	0x0000
  
    /* Handle receive. */
    if(this_spi->hw_reg->MIS & RXDONE_IRQ_MASK)
    1ca2:	687b      	ldr	r3, [r7, #4]
    1ca4:	681b      	ldr	r3, [r3, #0]
    1ca6:	6a1b      	ldr	r3, [r3, #32]
    1ca8:	f003 0302 	and.w	r3, r3, #2
    1cac:	2b00      	cmp	r3, #0
    1cae:	d007      	beq.n	1cc0 <mss_spi_isr+0x44>
    {
        read_slave_rx_fifo(this_spi);
    1cb0:	6878      	ldr	r0, [r7, #4]
    1cb2:	f7ff ff95 	bl	1be0 <read_slave_rx_fifo>
        this_spi->hw_reg->IRQ_CLEAR = RXDONE_IRQ_MASK;
    1cb6:	687b      	ldr	r3, [r7, #4]
    1cb8:	681b      	ldr	r3, [r3, #0]
    1cba:	f04f 0202 	mov.w	r2, #2
    1cbe:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle transmit. */
    tx_done = this_spi->hw_reg->MIS & TXDONE_IRQ_MASK;
    1cc0:	687b      	ldr	r3, [r7, #4]
    1cc2:	681b      	ldr	r3, [r3, #0]
    1cc4:	6a1b      	ldr	r3, [r3, #32]
    1cc6:	f003 0301 	and.w	r3, r3, #1
    1cca:	60bb      	str	r3, [r7, #8]
    if(tx_done)
    1ccc:	68bb      	ldr	r3, [r7, #8]
    1cce:	2b00      	cmp	r3, #0
    1cd0:	d00d      	beq.n	1cee <mss_spi_isr+0x72>
    {
        if(0u == this_spi->slave_tx_buffer)
    1cd2:	687b      	ldr	r3, [r7, #4]
    1cd4:	689b      	ldr	r3, [r3, #8]
    1cd6:	2b00      	cmp	r3, #0
    1cd8:	d104      	bne.n	1ce4 <mss_spi_isr+0x68>
        {
            /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    1cda:	687b      	ldr	r3, [r7, #4]
    1cdc:	681b      	ldr	r3, [r3, #0]
    1cde:	687a      	ldr	r2, [r7, #4]
    1ce0:	6f52      	ldr	r2, [r2, #116]	; 0x74
    1ce2:	615a      	str	r2, [r3, #20]
        }
        this_spi->hw_reg->IRQ_CLEAR = TXDONE_IRQ_MASK;
    1ce4:	687b      	ldr	r3, [r7, #4]
    1ce6:	681b      	ldr	r3, [r3, #0]
    1ce8:	f04f 0201 	mov.w	r2, #1
    1cec:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(this_spi->hw_reg->MIS & CMD_IRQ_MASK)
    1cee:	687b      	ldr	r3, [r7, #4]
    1cf0:	681b      	ldr	r3, [r3, #0]
    1cf2:	6a1b      	ldr	r3, [r3, #32]
    1cf4:	f003 0310 	and.w	r3, r3, #16
    1cf8:	2b00      	cmp	r3, #0
    1cfa:	d014      	beq.n	1d26 <mss_spi_isr+0xaa>
    {
        read_slave_rx_fifo(this_spi);
    1cfc:	6878      	ldr	r0, [r7, #4]
    1cfe:	f7ff ff6f 	bl	1be0 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(this_spi->cmd_handler != 0u)
    1d02:	687b      	ldr	r3, [r7, #4]
    1d04:	6a1b      	ldr	r3, [r3, #32]
    1d06:	2b00      	cmp	r3, #0
    1d08:	d008      	beq.n	1d1c <mss_spi_isr+0xa0>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    1d0a:	687b      	ldr	r3, [r7, #4]
    1d0c:	6a1b      	ldr	r3, [r3, #32]
    1d0e:	687a      	ldr	r2, [r7, #4]
    1d10:	6a51      	ldr	r1, [r2, #36]	; 0x24
    1d12:	687a      	ldr	r2, [r7, #4]
    1d14:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    1d16:	4608      	mov	r0, r1
    1d18:	4611      	mov	r1, r2
    1d1a:	4798      	blx	r3
        }
        
        this_spi->hw_reg->IRQ_CLEAR = CMD_IRQ_MASK;
    1d1c:	687b      	ldr	r3, [r7, #4]
    1d1e:	681b      	ldr	r3, [r3, #0]
    1d20:	f04f 0210 	mov.w	r2, #16
    1d24:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle slave select becoming de-asserted. */
    if(this_spi->hw_reg->MIS & SSEND_IRQ_MASK)
    1d26:	687b      	ldr	r3, [r7, #4]
    1d28:	681b      	ldr	r3, [r3, #0]
    1d2a:	6a1b      	ldr	r3, [r3, #32]
    1d2c:	f003 0320 	and.w	r3, r3, #32
    1d30:	2b00      	cmp	r3, #0
    1d32:	d028      	beq.n	1d86 <mss_spi_isr+0x10a>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    1d34:	6878      	ldr	r0, [r7, #4]
    1d36:	f7ff ff53 	bl	1be0 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    1d3a:	687b      	ldr	r3, [r7, #4]
    1d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1d3e:	60fb      	str	r3, [r7, #12]
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    1d40:	687b      	ldr	r3, [r7, #4]
    1d42:	f04f 0200 	mov.w	r2, #0
    1d46:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    1d48:	687b      	ldr	r3, [r7, #4]
    1d4a:	681b      	ldr	r3, [r3, #0]
    1d4c:	687a      	ldr	r2, [r7, #4]
    1d4e:	6812      	ldr	r2, [r2, #0]
    1d50:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    1d52:	f042 020c 	orr.w	r2, r2, #12
    1d56:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    1d58:	6878      	ldr	r0, [r7, #4]
    1d5a:	f7ff fef3 	bl	1b44 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    1d5e:	687b      	ldr	r3, [r7, #4]
    1d60:	f04f 0200 	mov.w	r2, #0
    1d64:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /*
         * Call the receive handler if one exists.
         */
        if(this_spi->block_rx_handler != 0u)
    1d66:	687b      	ldr	r3, [r7, #4]
    1d68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
    1d6a:	2b00      	cmp	r3, #0
    1d6c:	d006      	beq.n	1d7c <mss_spi_isr+0x100>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    1d6e:	687b      	ldr	r3, [r7, #4]
    1d70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
    1d72:	687a      	ldr	r2, [r7, #4]
    1d74:	6a52      	ldr	r2, [r2, #36]	; 0x24
    1d76:	4610      	mov	r0, r2
    1d78:	68f9      	ldr	r1, [r7, #12]
    1d7a:	4798      	blx	r3
        }
        
        this_spi->hw_reg->IRQ_CLEAR = SSEND_IRQ_MASK;
    1d7c:	687b      	ldr	r3, [r7, #4]
    1d7e:	681b      	ldr	r3, [r3, #0]
    1d80:	f04f 0220 	mov.w	r2, #32
    1d84:	60da      	str	r2, [r3, #12]
    }
}
    1d86:	f107 0710 	add.w	r7, r7, #16
    1d8a:	46bd      	mov	sp, r7
    1d8c:	bd80      	pop	{r7, pc}
    1d8e:	bf00      	nop

00001d90 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    1d90:	4668      	mov	r0, sp
    1d92:	f020 0107 	bic.w	r1, r0, #7
    1d96:	468d      	mov	sp, r1
    1d98:	b589      	push	{r0, r3, r7, lr}
    1d9a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    1d9c:	f240 60e0 	movw	r0, #1760	; 0x6e0
    1da0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1da4:	f7ff ff6a 	bl	1c7c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
    1da8:	f04f 000c 	mov.w	r0, #12
    1dac:	f7ff fc34 	bl	1618 <NVIC_ClearPendingIRQ>
}
    1db0:	46bd      	mov	sp, r7
    1db2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1db6:	4685      	mov	sp, r0
    1db8:	4770      	bx	lr
    1dba:	bf00      	nop

00001dbc <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    1dbc:	4668      	mov	r0, sp
    1dbe:	f020 0107 	bic.w	r1, r0, #7
    1dc2:	468d      	mov	sp, r1
    1dc4:	b589      	push	{r0, r3, r7, lr}
    1dc6:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    1dc8:	f240 6064 	movw	r0, #1636	; 0x664
    1dcc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1dd0:	f7ff ff54 	bl	1c7c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
    1dd4:	f04f 000d 	mov.w	r0, #13
    1dd8:	f7ff fc1e 	bl	1618 <NVIC_ClearPendingIRQ>
}
    1ddc:	46bd      	mov	sp, r7
    1dde:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1de2:	4685      	mov	sp, r0
    1de4:	4770      	bx	lr
    1de6:	bf00      	nop

00001de8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1de8:	b480      	push	{r7}
    1dea:	b083      	sub	sp, #12
    1dec:	af00      	add	r7, sp, #0
    1dee:	4603      	mov	r3, r0
    1df0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1df2:	f24e 1300 	movw	r3, #57600	; 0xe100
    1df6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1dfa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1dfe:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1e02:	88f9      	ldrh	r1, [r7, #6]
    1e04:	f001 011f 	and.w	r1, r1, #31
    1e08:	f04f 0001 	mov.w	r0, #1
    1e0c:	fa00 f101 	lsl.w	r1, r0, r1
    1e10:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1e14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1e18:	f107 070c 	add.w	r7, r7, #12
    1e1c:	46bd      	mov	sp, r7
    1e1e:	bc80      	pop	{r7}
    1e20:	4770      	bx	lr
    1e22:	bf00      	nop

00001e24 <get_channel_id_from_status>:

static pdma_channel_id_t get_channel_id_from_status
(
    uint16_t status
)
{
    1e24:	b480      	push	{r7}
    1e26:	b085      	sub	sp, #20
    1e28:	af00      	add	r7, sp, #0
    1e2a:	4603      	mov	r3, r0
    1e2c:	80fb      	strh	r3, [r7, #6]
    pdma_channel_id_t channel_id = PDMA_CHANNEL_0;
    1e2e:	f04f 0300 	mov.w	r3, #0
    1e32:	73fb      	strb	r3, [r7, #15]
    
    if ( status & CHANNEL_0_STATUS_BITS_MASK )
    1e34:	88fb      	ldrh	r3, [r7, #6]
    1e36:	f003 0303 	and.w	r3, r3, #3
    1e3a:	2b00      	cmp	r3, #0
    1e3c:	d003      	beq.n	1e46 <get_channel_id_from_status+0x22>
    {
        channel_id = PDMA_CHANNEL_0;
    1e3e:	f04f 0300 	mov.w	r3, #0
    1e42:	73fb      	strb	r3, [r7, #15]
    1e44:	e03f      	b.n	1ec6 <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_1_STATUS_BITS_MASK )
    1e46:	88fb      	ldrh	r3, [r7, #6]
    1e48:	f003 030c 	and.w	r3, r3, #12
    1e4c:	2b00      	cmp	r3, #0
    1e4e:	d003      	beq.n	1e58 <get_channel_id_from_status+0x34>
    {
        channel_id = PDMA_CHANNEL_1;
    1e50:	f04f 0301 	mov.w	r3, #1
    1e54:	73fb      	strb	r3, [r7, #15]
    1e56:	e036      	b.n	1ec6 <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_2_STATUS_BITS_MASK )
    1e58:	88fb      	ldrh	r3, [r7, #6]
    1e5a:	f003 0330 	and.w	r3, r3, #48	; 0x30
    1e5e:	2b00      	cmp	r3, #0
    1e60:	d003      	beq.n	1e6a <get_channel_id_from_status+0x46>
    {
        channel_id = PDMA_CHANNEL_2;
    1e62:	f04f 0302 	mov.w	r3, #2
    1e66:	73fb      	strb	r3, [r7, #15]
    1e68:	e02d      	b.n	1ec6 <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_3_STATUS_BITS_MASK )
    1e6a:	88fb      	ldrh	r3, [r7, #6]
    1e6c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    1e70:	2b00      	cmp	r3, #0
    1e72:	d003      	beq.n	1e7c <get_channel_id_from_status+0x58>
    {
        channel_id = PDMA_CHANNEL_3;
    1e74:	f04f 0303 	mov.w	r3, #3
    1e78:	73fb      	strb	r3, [r7, #15]
    1e7a:	e024      	b.n	1ec6 <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_4_STATUS_BITS_MASK )
    1e7c:	88fb      	ldrh	r3, [r7, #6]
    1e7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
    1e82:	2b00      	cmp	r3, #0
    1e84:	d003      	beq.n	1e8e <get_channel_id_from_status+0x6a>
    {
        channel_id = PDMA_CHANNEL_4;
    1e86:	f04f 0304 	mov.w	r3, #4
    1e8a:	73fb      	strb	r3, [r7, #15]
    1e8c:	e01b      	b.n	1ec6 <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_5_STATUS_BITS_MASK )
    1e8e:	88fb      	ldrh	r3, [r7, #6]
    1e90:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
    1e94:	2b00      	cmp	r3, #0
    1e96:	d003      	beq.n	1ea0 <get_channel_id_from_status+0x7c>
    {
        channel_id = PDMA_CHANNEL_5;
    1e98:	f04f 0305 	mov.w	r3, #5
    1e9c:	73fb      	strb	r3, [r7, #15]
    1e9e:	e012      	b.n	1ec6 <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_6_STATUS_BITS_MASK )
    1ea0:	88fb      	ldrh	r3, [r7, #6]
    1ea2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
    1ea6:	2b00      	cmp	r3, #0
    1ea8:	d003      	beq.n	1eb2 <get_channel_id_from_status+0x8e>
    {
        channel_id = PDMA_CHANNEL_6;
    1eaa:	f04f 0306 	mov.w	r3, #6
    1eae:	73fb      	strb	r3, [r7, #15]
    1eb0:	e009      	b.n	1ec6 <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_7_STATUS_BITS_MASK )
    1eb2:	88fb      	ldrh	r3, [r7, #6]
    1eb4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    1eb8:	2b00      	cmp	r3, #0
    1eba:	d003      	beq.n	1ec4 <get_channel_id_from_status+0xa0>
    {
        channel_id = PDMA_CHANNEL_7;
    1ebc:	f04f 0307 	mov.w	r3, #7
    1ec0:	73fb      	strb	r3, [r7, #15]
    1ec2:	e000      	b.n	1ec6 <get_channel_id_from_status+0xa2>
    }
    else
    {
        ASSERT(0);
    1ec4:	be00      	bkpt	0x0000
    }
    return channel_id;
    1ec6:	7bfb      	ldrb	r3, [r7, #15]
}
    1ec8:	4618      	mov	r0, r3
    1eca:	f107 0714 	add.w	r7, r7, #20
    1ece:	46bd      	mov	sp, r7
    1ed0:	bc80      	pop	{r7}
    1ed2:	4770      	bx	lr

00001ed4 <DMA_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void DMA_IRQHandler( void )
#else
void DMA_IRQHandler( void )
#endif
{
    1ed4:	4668      	mov	r0, sp
    1ed6:	f020 0107 	bic.w	r1, r0, #7
    1eda:	468d      	mov	sp, r1
    1edc:	b581      	push	{r0, r7, lr}
    1ede:	b083      	sub	sp, #12
    1ee0:	af00      	add	r7, sp, #0
    uint16_t status;
    pdma_channel_id_t channel_id;
    
    status = (uint16_t)PDMA->BUFFER_STATUS;
    1ee2:	f244 0300 	movw	r3, #16384	; 0x4000
    1ee6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1eea:	685b      	ldr	r3, [r3, #4]
    1eec:	80bb      	strh	r3, [r7, #4]
    
    do {
        channel_id = get_channel_id_from_status( status );
    1eee:	88bb      	ldrh	r3, [r7, #4]
    1ef0:	4618      	mov	r0, r3
    1ef2:	f7ff ff97 	bl	1e24 <get_channel_id_from_status>
    1ef6:	4603      	mov	r3, r0
    1ef8:	71fb      	strb	r3, [r7, #7]
        status &= (uint16_t)~g_pdma_status_mask[channel_id];
    1efa:	79fa      	ldrb	r2, [r7, #7]
    1efc:	f64a 3340 	movw	r3, #43840	; 0xab40
    1f00:	f2c0 0300 	movt	r3, #0
    1f04:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1f08:	ea6f 0303 	mvn.w	r3, r3
    1f0c:	b29a      	uxth	r2, r3
    1f0e:	88bb      	ldrh	r3, [r7, #4]
    1f10:	ea02 0303 	and.w	r3, r2, r3
    1f14:	80bb      	strh	r3, [r7, #4]
        if ( 0 != g_pdma_isr_table[channel_id])
    1f16:	79fa      	ldrb	r2, [r7, #7]
    1f18:	f240 5368 	movw	r3, #1384	; 0x568
    1f1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    1f24:	2b00      	cmp	r3, #0
    1f26:	d007      	beq.n	1f38 <DMA_IRQHandler+0x64>
        {
            g_pdma_isr_table[channel_id]();
    1f28:	79fa      	ldrb	r2, [r7, #7]
    1f2a:	f240 5368 	movw	r3, #1384	; 0x568
    1f2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    1f36:	4798      	blx	r3
        }
    } while ( 0U != status );
    1f38:	88bb      	ldrh	r3, [r7, #4]
    1f3a:	2b00      	cmp	r3, #0
    1f3c:	d1d7      	bne.n	1eee <DMA_IRQHandler+0x1a>
      
    NVIC_ClearPendingIRQ( DMA_IRQn );
    1f3e:	f04f 0009 	mov.w	r0, #9
    1f42:	f7ff ff51 	bl	1de8 <NVIC_ClearPendingIRQ>
}
    1f46:	f107 070c 	add.w	r7, r7, #12
    1f4a:	46bd      	mov	sp, r7
    1f4c:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
    1f50:	4685      	mov	sp, r0
    1f52:	4770      	bx	lr

00001f54 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1f54:	b480      	push	{r7}
    1f56:	b083      	sub	sp, #12
    1f58:	af00      	add	r7, sp, #0
    1f5a:	4603      	mov	r3, r0
    1f5c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1f5e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1f62:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1f66:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1f6a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1f6e:	88f9      	ldrh	r1, [r7, #6]
    1f70:	f001 011f 	and.w	r1, r1, #31
    1f74:	f04f 0001 	mov.w	r0, #1
    1f78:	fa00 f101 	lsl.w	r1, r0, r1
    1f7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1f80:	f107 070c 	add.w	r7, r7, #12
    1f84:	46bd      	mov	sp, r7
    1f86:	bc80      	pop	{r7}
    1f88:	4770      	bx	lr
    1f8a:	bf00      	nop

00001f8c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1f8c:	b480      	push	{r7}
    1f8e:	b083      	sub	sp, #12
    1f90:	af00      	add	r7, sp, #0
    1f92:	4603      	mov	r3, r0
    1f94:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1f96:	f24e 1300 	movw	r3, #57600	; 0xe100
    1f9a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1f9e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1fa2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1fa6:	88f9      	ldrh	r1, [r7, #6]
    1fa8:	f001 011f 	and.w	r1, r1, #31
    1fac:	f04f 0001 	mov.w	r0, #1
    1fb0:	fa00 f101 	lsl.w	r1, r0, r1
    1fb4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1fb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1fbc:	f107 070c 	add.w	r7, r7, #12
    1fc0:	46bd      	mov	sp, r7
    1fc2:	bc80      	pop	{r7}
    1fc4:	4770      	bx	lr
    1fc6:	bf00      	nop

00001fc8 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    1fc8:	b580      	push	{r7, lr}
    1fca:	b082      	sub	sp, #8
    1fcc:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    1fce:	f242 0300 	movw	r3, #8192	; 0x2000
    1fd2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1fd6:	f242 0200 	movw	r2, #8192	; 0x2000
    1fda:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1fde:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1fe0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    1fe4:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    1fe6:	f04f 0300 	mov.w	r3, #0
    1fea:	607b      	str	r3, [r7, #4]
    1fec:	e00e      	b.n	200c <MAIN_STACK_SIZE+0xc>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    1fee:	687a      	ldr	r2, [r7, #4]
    1ff0:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    1ff4:	f2c0 0300 	movt	r3, #0
    1ff8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1ffc:	b21b      	sxth	r3, r3
    1ffe:	4618      	mov	r0, r3
    2000:	f7ff ffc4 	bl	1f8c <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2004:	687b      	ldr	r3, [r7, #4]
    2006:	f103 0301 	add.w	r3, r3, #1
    200a:	607b      	str	r3, [r7, #4]
    200c:	687b      	ldr	r3, [r7, #4]
    200e:	2b1f      	cmp	r3, #31
    2010:	d9ed      	bls.n	1fee <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    2012:	f242 0300 	movw	r3, #8192	; 0x2000
    2016:	f2ce 0304 	movt	r3, #57348	; 0xe004
    201a:	f242 0200 	movw	r2, #8192	; 0x2000
    201e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2022:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2024:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    2028:	631a      	str	r2, [r3, #48]	; 0x30
}
    202a:	f107 0708 	add.w	r7, r7, #8
    202e:	46bd      	mov	sp, r7
    2030:	bd80      	pop	{r7, pc}
    2032:	bf00      	nop

00002034 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    2034:	b480      	push	{r7}
    2036:	b085      	sub	sp, #20
    2038:	af00      	add	r7, sp, #0
    203a:	4603      	mov	r3, r0
    203c:	6039      	str	r1, [r7, #0]
    203e:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2040:	79fb      	ldrb	r3, [r7, #7]
    2042:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2044:	68fb      	ldr	r3, [r7, #12]
    2046:	2b1f      	cmp	r3, #31
    2048:	d900      	bls.n	204c <MSS_GPIO_config+0x18>
    204a:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    204c:	68fb      	ldr	r3, [r7, #12]
    204e:	2b1f      	cmp	r3, #31
    2050:	d808      	bhi.n	2064 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    2052:	68fa      	ldr	r2, [r7, #12]
    2054:	f64a 3350 	movw	r3, #43856	; 0xab50
    2058:	f2c0 0300 	movt	r3, #0
    205c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2060:	683a      	ldr	r2, [r7, #0]
    2062:	601a      	str	r2, [r3, #0]
    }
}
    2064:	f107 0714 	add.w	r7, r7, #20
    2068:	46bd      	mov	sp, r7
    206a:	bc80      	pop	{r7}
    206c:	4770      	bx	lr
    206e:	bf00      	nop

00002070 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    2070:	b580      	push	{r7, lr}
    2072:	b084      	sub	sp, #16
    2074:	af00      	add	r7, sp, #0
    2076:	4603      	mov	r3, r0
    2078:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    207a:	79fb      	ldrb	r3, [r7, #7]
    207c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    207e:	68fb      	ldr	r3, [r7, #12]
    2080:	2b1f      	cmp	r3, #31
    2082:	d900      	bls.n	2086 <MSS_GPIO_enable_irq+0x16>
    2084:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2086:	68fb      	ldr	r3, [r7, #12]
    2088:	2b1f      	cmp	r3, #31
    208a:	d81e      	bhi.n	20ca <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    208c:	68fa      	ldr	r2, [r7, #12]
    208e:	f64a 3350 	movw	r3, #43856	; 0xab50
    2092:	f2c0 0300 	movt	r3, #0
    2096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    209a:	681b      	ldr	r3, [r3, #0]
    209c:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    209e:	68fa      	ldr	r2, [r7, #12]
    20a0:	f64a 3350 	movw	r3, #43856	; 0xab50
    20a4:	f2c0 0300 	movt	r3, #0
    20a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    20ac:	68ba      	ldr	r2, [r7, #8]
    20ae:	f042 0208 	orr.w	r2, r2, #8
    20b2:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    20b4:	68fa      	ldr	r2, [r7, #12]
    20b6:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    20ba:	f2c0 0300 	movt	r3, #0
    20be:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    20c2:	b21b      	sxth	r3, r3
    20c4:	4618      	mov	r0, r3
    20c6:	f7ff ff45 	bl	1f54 <NVIC_EnableIRQ>
    }
}
    20ca:	f107 0710 	add.w	r7, r7, #16
    20ce:	46bd      	mov	sp, r7
    20d0:	bd80      	pop	{r7, pc}
    20d2:	bf00      	nop

000020d4 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    20d4:	b580      	push	{r7, lr}
    20d6:	b084      	sub	sp, #16
    20d8:	af00      	add	r7, sp, #0
    20da:	4603      	mov	r3, r0
    20dc:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    20de:	79fb      	ldrb	r3, [r7, #7]
    20e0:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    20e2:	68fb      	ldr	r3, [r7, #12]
    20e4:	2b1f      	cmp	r3, #31
    20e6:	d900      	bls.n	20ea <MSS_GPIO_clear_irq+0x16>
    20e8:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    20ea:	68fb      	ldr	r3, [r7, #12]
    20ec:	2b1f      	cmp	r3, #31
    20ee:	d815      	bhi.n	211c <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    20f0:	f243 0300 	movw	r3, #12288	; 0x3000
    20f4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    20f8:	68fa      	ldr	r2, [r7, #12]
    20fa:	f04f 0101 	mov.w	r1, #1
    20fe:	fa01 f202 	lsl.w	r2, r1, r2
    2102:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    2106:	68fa      	ldr	r2, [r7, #12]
    2108:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    210c:	f2c0 0300 	movt	r3, #0
    2110:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2114:	b21b      	sxth	r3, r3
    2116:	4618      	mov	r0, r3
    2118:	f7ff ff38 	bl	1f8c <NVIC_ClearPendingIRQ>
    }
}
    211c:	f107 0710 	add.w	r7, r7, #16
    2120:	46bd      	mov	sp, r7
    2122:	bd80      	pop	{r7, pc}

00002124 <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    2124:	b480      	push	{r7}
    2126:	b083      	sub	sp, #12
    2128:	af00      	add	r7, sp, #0
    212a:	4603      	mov	r3, r0
    212c:	6039      	str	r1, [r7, #0]
    212e:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    2130:	79fb      	ldrb	r3, [r7, #7]
    2132:	2b02      	cmp	r3, #2
    2134:	d900      	bls.n	2138 <ACE_set_sdd_value+0x14>
    2136:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    2138:	79fb      	ldrb	r3, [r7, #7]
    213a:	2b02      	cmp	r3, #2
    213c:	d813      	bhi.n	2166 <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    213e:	79fa      	ldrb	r2, [r7, #7]
    2140:	f64a 431c 	movw	r3, #44060	; 0xac1c
    2144:	f2c0 0300 	movt	r3, #0
    2148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    214c:	683a      	ldr	r2, [r7, #0]
    214e:	ea4f 4212 	mov.w	r2, r2, lsr #16
    2152:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    2154:	79fa      	ldrb	r2, [r7, #7]
    2156:	f64a 4310 	movw	r3, #44048	; 0xac10
    215a:	f2c0 0300 	movt	r3, #0
    215e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2162:	683a      	ldr	r2, [r7, #0]
    2164:	601a      	str	r2, [r3, #0]
    }
}
    2166:	f107 070c 	add.w	r7, r7, #12
    216a:	46bd      	mov	sp, r7
    216c:	bc80      	pop	{r7}
    216e:	4770      	bx	lr

00002170 <UART_init>:
	UART_instance_t * this_uart,
	addr_t base_addr,
	uint16_t baud_value,
	uint8_t line_config
)
{
    2170:	b580      	push	{r7, lr}
    2172:	b090      	sub	sp, #64	; 0x40
    2174:	af00      	add	r7, sp, #0
    2176:	60f8      	str	r0, [r7, #12]
    2178:	60b9      	str	r1, [r7, #8]
    217a:	80fa      	strh	r2, [r7, #6]
    217c:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    217e:	68fb      	ldr	r3, [r7, #12]
    2180:	2b00      	cmp	r3, #0
    2182:	d123      	bne.n	21cc <UART_init+0x5c>
    2184:	f64a 4328 	movw	r3, #44072	; 0xac28
    2188:	f2c0 0300 	movt	r3, #0
    218c:	f107 0c10 	add.w	ip, r7, #16
    2190:	469e      	mov	lr, r3
    2192:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2196:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    219a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    219e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    21a2:	e89e 0003 	ldmia.w	lr, {r0, r1}
    21a6:	f8cc 0000 	str.w	r0, [ip]
    21aa:	f10c 0c04 	add.w	ip, ip, #4
    21ae:	f8ac 1000 	strh.w	r1, [ip]
    21b2:	f10c 0c02 	add.w	ip, ip, #2
    21b6:	ea4f 4311 	mov.w	r3, r1, lsr #16
    21ba:	f88c 3000 	strb.w	r3, [ip]
    21be:	f107 0310 	add.w	r3, r7, #16
    21c2:	4618      	mov	r0, r3
    21c4:	f04f 0130 	mov.w	r1, #48	; 0x30
    21c8:	f000 fb78 	bl	28bc <HAL_assert_fail>
	HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    21cc:	797b      	ldrb	r3, [r7, #5]
    21ce:	2b07      	cmp	r3, #7
    21d0:	d923      	bls.n	221a <UART_init+0xaa>
    21d2:	f64a 4328 	movw	r3, #44072	; 0xac28
    21d6:	f2c0 0300 	movt	r3, #0
    21da:	f107 0c10 	add.w	ip, r7, #16
    21de:	469e      	mov	lr, r3
    21e0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    21e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    21e8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    21ec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    21f0:	e89e 0003 	ldmia.w	lr, {r0, r1}
    21f4:	f8cc 0000 	str.w	r0, [ip]
    21f8:	f10c 0c04 	add.w	ip, ip, #4
    21fc:	f8ac 1000 	strh.w	r1, [ip]
    2200:	f10c 0c02 	add.w	ip, ip, #2
    2204:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2208:	f88c 3000 	strb.w	r3, [ip]
    220c:	f107 0310 	add.w	r3, r7, #16
    2210:	4618      	mov	r0, r3
    2212:	f04f 0131 	mov.w	r1, #49	; 0x31
    2216:	f000 fb51 	bl	28bc <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    221a:	88fa      	ldrh	r2, [r7, #6]
    221c:	f641 73ff 	movw	r3, #8191	; 0x1fff
    2220:	429a      	cmp	r2, r3
    2222:	d923      	bls.n	226c <UART_init+0xfc>
    2224:	f64a 4328 	movw	r3, #44072	; 0xac28
    2228:	f2c0 0300 	movt	r3, #0
    222c:	f107 0c10 	add.w	ip, r7, #16
    2230:	469e      	mov	lr, r3
    2232:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2236:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    223a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    223e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2242:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2246:	f8cc 0000 	str.w	r0, [ip]
    224a:	f10c 0c04 	add.w	ip, ip, #4
    224e:	f8ac 1000 	strh.w	r1, [ip]
    2252:	f10c 0c02 	add.w	ip, ip, #2
    2256:	ea4f 4311 	mov.w	r3, r1, lsr #16
    225a:	f88c 3000 	strb.w	r3, [ip]
    225e:	f107 0310 	add.w	r3, r7, #16
    2262:	4618      	mov	r0, r3
    2264:	f04f 0132 	mov.w	r1, #50	; 0x32
    2268:	f000 fb28 	bl	28bc <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    226c:	68fb      	ldr	r3, [r7, #12]
    226e:	2b00      	cmp	r3, #0
    2270:	f000 80ca 	beq.w	2408 <UART_init+0x298>
    2274:	797b      	ldrb	r3, [r7, #5]
    2276:	2b07      	cmp	r3, #7
    2278:	f200 80c6 	bhi.w	2408 <UART_init+0x298>
    227c:	88fa      	ldrh	r2, [r7, #6]
    227e:	f641 73ff 	movw	r3, #8191	; 0x1fff
    2282:	429a      	cmp	r2, r3
    2284:	f200 80c0 	bhi.w	2408 <UART_init+0x298>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    2288:	68bb      	ldr	r3, [r7, #8]
    228a:	f103 0208 	add.w	r2, r3, #8
    228e:	88fb      	ldrh	r3, [r7, #6]
    2290:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    2294:	4610      	mov	r0, r2
    2296:	4619      	mov	r1, r3
    2298:	f000 fb54 	bl	2944 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    229c:	68bb      	ldr	r3, [r7, #8]
    229e:	f103 020c 	add.w	r2, r3, #12
    22a2:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    22a4:	88fb      	ldrh	r3, [r7, #6]
    22a6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    22aa:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    22ae:	ea41 0303 	orr.w	r3, r1, r3
    22b2:	4610      	mov	r0, r2
    22b4:	4619      	mov	r1, r3
    22b6:	f000 fb45 	bl	2944 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    22ba:	68fb      	ldr	r3, [r7, #12]
    22bc:	68ba      	ldr	r2, [r7, #8]
    22be:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    22c0:	68fb      	ldr	r3, [r7, #12]
    22c2:	681b      	ldr	r3, [r3, #0]
    22c4:	f103 0308 	add.w	r3, r3, #8
    22c8:	4618      	mov	r0, r3
    22ca:	f000 fb3d 	bl	2948 <HW_get_8bit_reg>
    22ce:	4603      	mov	r3, r0
    22d0:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    22d2:	68fb      	ldr	r3, [r7, #12]
    22d4:	681b      	ldr	r3, [r3, #0]
    22d6:	f103 030c 	add.w	r3, r3, #12
    22da:	4618      	mov	r0, r3
    22dc:	f000 fb34 	bl	2948 <HW_get_8bit_reg>
    22e0:	4603      	mov	r3, r0
    22e2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
    22e6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    22ea:	f023 0307 	bic.w	r3, r3, #7
    22ee:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
    22f2:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    22f6:	ea4f 1343 	mov.w	r3, r3, lsl #5
    22fa:	b29a      	uxth	r2, r3
    22fc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    22fe:	ea42 0303 	orr.w	r3, r2, r3
    2302:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
    2304:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    2308:	f003 0307 	and.w	r3, r3, #7
    230c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
    2310:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    2312:	88fb      	ldrh	r3, [r7, #6]
    2314:	429a      	cmp	r2, r3
    2316:	d023      	beq.n	2360 <UART_init+0x1f0>
    2318:	f64a 4328 	movw	r3, #44072	; 0xac28
    231c:	f2c0 0300 	movt	r3, #0
    2320:	f107 0c10 	add.w	ip, r7, #16
    2324:	469e      	mov	lr, r3
    2326:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    232a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    232e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2332:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2336:	e89e 0003 	ldmia.w	lr, {r0, r1}
    233a:	f8cc 0000 	str.w	r0, [ip]
    233e:	f10c 0c04 	add.w	ip, ip, #4
    2342:	f8ac 1000 	strh.w	r1, [ip]
    2346:	f10c 0c02 	add.w	ip, ip, #2
    234a:	ea4f 4311 	mov.w	r3, r1, lsr #16
    234e:	f88c 3000 	strb.w	r3, [ip]
    2352:	f107 0310 	add.w	r3, r7, #16
    2356:	4618      	mov	r0, r3
    2358:	f04f 0154 	mov.w	r1, #84	; 0x54
    235c:	f000 faae 	bl	28bc <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    2360:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
    2364:	797b      	ldrb	r3, [r7, #5]
    2366:	429a      	cmp	r2, r3
    2368:	d023      	beq.n	23b2 <UART_init+0x242>
    236a:	f64a 4328 	movw	r3, #44072	; 0xac28
    236e:	f2c0 0300 	movt	r3, #0
    2372:	f107 0c10 	add.w	ip, r7, #16
    2376:	469e      	mov	lr, r3
    2378:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    237c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2380:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2384:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2388:	e89e 0003 	ldmia.w	lr, {r0, r1}
    238c:	f8cc 0000 	str.w	r0, [ip]
    2390:	f10c 0c04 	add.w	ip, ip, #4
    2394:	f8ac 1000 	strh.w	r1, [ip]
    2398:	f10c 0c02 	add.w	ip, ip, #2
    239c:	ea4f 4311 	mov.w	r3, r1, lsr #16
    23a0:	f88c 3000 	strb.w	r3, [ip]
    23a4:	f107 0310 	add.w	r3, r7, #16
    23a8:	4618      	mov	r0, r3
    23aa:	f04f 0155 	mov.w	r1, #85	; 0x55
    23ae:	f000 fa85 	bl	28bc <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    23b2:	68fb      	ldr	r3, [r7, #12]
    23b4:	681b      	ldr	r3, [r3, #0]
    23b6:	f103 0310 	add.w	r3, r3, #16
    23ba:	4618      	mov	r0, r3
    23bc:	f000 fac4 	bl	2948 <HW_get_8bit_reg>
    23c0:	4603      	mov	r3, r0
    23c2:	f003 0302 	and.w	r3, r3, #2
    23c6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    23ca:	e015      	b.n	23f8 <UART_init+0x288>
        {
            volatile uint8_t rx_byte;
            rx_byte = HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    23cc:	68fb      	ldr	r3, [r7, #12]
    23ce:	681b      	ldr	r3, [r3, #0]
    23d0:	f103 0304 	add.w	r3, r3, #4
    23d4:	4618      	mov	r0, r3
    23d6:	f000 fab7 	bl	2948 <HW_get_8bit_reg>
    23da:	4603      	mov	r3, r0
    23dc:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    23e0:	68fb      	ldr	r3, [r7, #12]
    23e2:	681b      	ldr	r3, [r3, #0]
    23e4:	f103 0310 	add.w	r3, r3, #16
    23e8:	4618      	mov	r0, r3
    23ea:	f000 faad 	bl	2948 <HW_get_8bit_reg>
    23ee:	4603      	mov	r3, r0
    23f0:	f003 0302 	and.w	r3, r3, #2
    23f4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    23f8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    23fc:	2b00      	cmp	r3, #0
    23fe:	d1e5      	bne.n	23cc <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    2400:	68fb      	ldr	r3, [r7, #12]
    2402:	f04f 0200 	mov.w	r2, #0
    2406:	711a      	strb	r2, [r3, #4]
    }
}
    2408:	f107 0740 	add.w	r7, r7, #64	; 0x40
    240c:	46bd      	mov	sp, r7
    240e:	bd80      	pop	{r7, pc}

00002410 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    2410:	b580      	push	{r7, lr}
    2412:	b090      	sub	sp, #64	; 0x40
    2414:	af00      	add	r7, sp, #0
    2416:	60f8      	str	r0, [r7, #12]
    2418:	60b9      	str	r1, [r7, #8]
    241a:	607a      	str	r2, [r7, #4]
	size_t char_idx;
    uint8_t tx_ready;

	HAL_ASSERT( this_uart != NULL_INSTANCE )
    241c:	68fb      	ldr	r3, [r7, #12]
    241e:	2b00      	cmp	r3, #0
    2420:	d123      	bne.n	246a <UART_send+0x5a>
    2422:	f64a 4328 	movw	r3, #44072	; 0xac28
    2426:	f2c0 0300 	movt	r3, #0
    242a:	f107 0c10 	add.w	ip, r7, #16
    242e:	469e      	mov	lr, r3
    2430:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2434:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2438:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    243c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2440:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2444:	f8cc 0000 	str.w	r0, [ip]
    2448:	f10c 0c04 	add.w	ip, ip, #4
    244c:	f8ac 1000 	strh.w	r1, [ip]
    2450:	f10c 0c02 	add.w	ip, ip, #2
    2454:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2458:	f88c 3000 	strb.w	r3, [ip]
    245c:	f107 0310 	add.w	r3, r7, #16
    2460:	4618      	mov	r0, r3
    2462:	f04f 017d 	mov.w	r1, #125	; 0x7d
    2466:	f000 fa29 	bl	28bc <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    246a:	68bb      	ldr	r3, [r7, #8]
    246c:	2b00      	cmp	r3, #0
    246e:	d123      	bne.n	24b8 <UART_send+0xa8>
    2470:	f64a 4328 	movw	r3, #44072	; 0xac28
    2474:	f2c0 0300 	movt	r3, #0
    2478:	f107 0c10 	add.w	ip, r7, #16
    247c:	469e      	mov	lr, r3
    247e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2482:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2486:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    248a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    248e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2492:	f8cc 0000 	str.w	r0, [ip]
    2496:	f10c 0c04 	add.w	ip, ip, #4
    249a:	f8ac 1000 	strh.w	r1, [ip]
    249e:	f10c 0c02 	add.w	ip, ip, #2
    24a2:	ea4f 4311 	mov.w	r3, r1, lsr #16
    24a6:	f88c 3000 	strb.w	r3, [ip]
    24aa:	f107 0310 	add.w	r3, r7, #16
    24ae:	4618      	mov	r0, r3
    24b0:	f04f 017e 	mov.w	r1, #126	; 0x7e
    24b4:	f000 fa02 	bl	28bc <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    24b8:	687b      	ldr	r3, [r7, #4]
    24ba:	2b00      	cmp	r3, #0
    24bc:	d123      	bne.n	2506 <UART_send+0xf6>
    24be:	f64a 4328 	movw	r3, #44072	; 0xac28
    24c2:	f2c0 0300 	movt	r3, #0
    24c6:	f107 0c10 	add.w	ip, r7, #16
    24ca:	469e      	mov	lr, r3
    24cc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    24d0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    24d4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    24d8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    24dc:	e89e 0003 	ldmia.w	lr, {r0, r1}
    24e0:	f8cc 0000 	str.w	r0, [ip]
    24e4:	f10c 0c04 	add.w	ip, ip, #4
    24e8:	f8ac 1000 	strh.w	r1, [ip]
    24ec:	f10c 0c02 	add.w	ip, ip, #2
    24f0:	ea4f 4311 	mov.w	r3, r1, lsr #16
    24f4:	f88c 3000 	strb.w	r3, [ip]
    24f8:	f107 0310 	add.w	r3, r7, #16
    24fc:	4618      	mov	r0, r3
    24fe:	f04f 017f 	mov.w	r1, #127	; 0x7f
    2502:	f000 f9db 	bl	28bc <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    2506:	68fb      	ldr	r3, [r7, #12]
    2508:	2b00      	cmp	r3, #0
    250a:	d02b      	beq.n	2564 <UART_send+0x154>
    250c:	68bb      	ldr	r3, [r7, #8]
    250e:	2b00      	cmp	r3, #0
    2510:	d028      	beq.n	2564 <UART_send+0x154>
    2512:	687b      	ldr	r3, [r7, #4]
    2514:	2b00      	cmp	r3, #0
    2516:	d025      	beq.n	2564 <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    2518:	f04f 0300 	mov.w	r3, #0
    251c:	63bb      	str	r3, [r7, #56]	; 0x38
    251e:	e01d      	b.n	255c <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    2520:	68fb      	ldr	r3, [r7, #12]
    2522:	681b      	ldr	r3, [r3, #0]
    2524:	f103 0310 	add.w	r3, r3, #16
    2528:	4618      	mov	r0, r3
    252a:	f000 fa0d 	bl	2948 <HW_get_8bit_reg>
    252e:	4603      	mov	r3, r0
    2530:	f003 0301 	and.w	r3, r3, #1
    2534:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    2538:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
    253c:	2b00      	cmp	r3, #0
    253e:	d0ef      	beq.n	2520 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    2540:	68fb      	ldr	r3, [r7, #12]
    2542:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)tx_buffer[char_idx] );
    2544:	68b9      	ldr	r1, [r7, #8]
    2546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    2548:	440b      	add	r3, r1
    254a:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    254c:	4610      	mov	r0, r2
    254e:	4619      	mov	r1, r3
    2550:	f000 f9f8 	bl	2944 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    2554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    2556:	f103 0301 	add.w	r3, r3, #1
    255a:	63bb      	str	r3, [r7, #56]	; 0x38
    255c:	6bba      	ldr	r2, [r7, #56]	; 0x38
    255e:	687b      	ldr	r3, [r7, #4]
    2560:	429a      	cmp	r2, r3
    2562:	d3dd      	bcc.n	2520 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    2564:	f107 0740 	add.w	r7, r7, #64	; 0x40
    2568:	46bd      	mov	sp, r7
    256a:	bd80      	pop	{r7, pc}

0000256c <UART_polled_tx_string>:
UART_polled_tx_string
( 
	UART_instance_t * this_uart, 
	const uint8_t * p_sz_string
)
{
    256c:	b580      	push	{r7, lr}
    256e:	b08e      	sub	sp, #56	; 0x38
    2570:	af00      	add	r7, sp, #0
    2572:	6078      	str	r0, [r7, #4]
    2574:	6039      	str	r1, [r7, #0]
	uint32_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    2576:	687b      	ldr	r3, [r7, #4]
    2578:	2b00      	cmp	r3, #0
    257a:	d123      	bne.n	25c4 <UART_polled_tx_string+0x58>
    257c:	f64a 4328 	movw	r3, #44072	; 0xac28
    2580:	f2c0 0300 	movt	r3, #0
    2584:	f107 0c08 	add.w	ip, r7, #8
    2588:	469e      	mov	lr, r3
    258a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    258e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2592:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2596:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    259a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    259e:	f8cc 0000 	str.w	r0, [ip]
    25a2:	f10c 0c04 	add.w	ip, ip, #4
    25a6:	f8ac 1000 	strh.w	r1, [ip]
    25aa:	f10c 0c02 	add.w	ip, ip, #2
    25ae:	ea4f 4311 	mov.w	r3, r1, lsr #16
    25b2:	f88c 3000 	strb.w	r3, [ip]
    25b6:	f107 0308 	add.w	r3, r7, #8
    25ba:	4618      	mov	r0, r3
    25bc:	f04f 01f3 	mov.w	r1, #243	; 0xf3
    25c0:	f000 f97c 	bl	28bc <HAL_assert_fail>
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    25c4:	683b      	ldr	r3, [r7, #0]
    25c6:	2b00      	cmp	r3, #0
    25c8:	d123      	bne.n	2612 <UART_polled_tx_string+0xa6>
    25ca:	f64a 4328 	movw	r3, #44072	; 0xac28
    25ce:	f2c0 0300 	movt	r3, #0
    25d2:	f107 0c08 	add.w	ip, r7, #8
    25d6:	469e      	mov	lr, r3
    25d8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    25dc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    25e0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    25e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    25e8:	e89e 0003 	ldmia.w	lr, {r0, r1}
    25ec:	f8cc 0000 	str.w	r0, [ip]
    25f0:	f10c 0c04 	add.w	ip, ip, #4
    25f4:	f8ac 1000 	strh.w	r1, [ip]
    25f8:	f10c 0c02 	add.w	ip, ip, #2
    25fc:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2600:	f88c 3000 	strb.w	r3, [ip]
    2604:	f107 0308 	add.w	r3, r7, #8
    2608:	4618      	mov	r0, r3
    260a:	f04f 01f4 	mov.w	r1, #244	; 0xf4
    260e:	f000 f955 	bl	28bc <HAL_assert_fail>
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    2612:	687b      	ldr	r3, [r7, #4]
    2614:	2b00      	cmp	r3, #0
    2616:	d02a      	beq.n	266e <UART_polled_tx_string+0x102>
    2618:	683b      	ldr	r3, [r7, #0]
    261a:	2b00      	cmp	r3, #0
    261c:	d027      	beq.n	266e <UART_polled_tx_string+0x102>
    {
        char_idx = 0U;
    261e:	f04f 0300 	mov.w	r3, #0
    2622:	633b      	str	r3, [r7, #48]	; 0x30
        while( 0U != p_sz_string[char_idx] )
    2624:	e01d      	b.n	2662 <UART_polled_tx_string+0xf6>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    2626:	687b      	ldr	r3, [r7, #4]
    2628:	681b      	ldr	r3, [r3, #0]
    262a:	f103 0310 	add.w	r3, r3, #16
    262e:	4618      	mov	r0, r3
    2630:	f000 f98a 	bl	2948 <HW_get_8bit_reg>
    2634:	4603      	mov	r3, r0
    2636:	f003 0301 	and.w	r3, r3, #1
    263a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    263e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    2642:	2b00      	cmp	r3, #0
    2644:	d0ef      	beq.n	2626 <UART_polled_tx_string+0xba>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    2646:	687b      	ldr	r3, [r7, #4]
    2648:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)p_sz_string[char_idx] );
    264a:	6839      	ldr	r1, [r7, #0]
    264c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    264e:	440b      	add	r3, r1
    2650:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    2652:	4610      	mov	r0, r2
    2654:	4619      	mov	r1, r3
    2656:	f000 f975 	bl	2944 <HW_set_8bit_reg>
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
    265a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    265c:	f103 0301 	add.w	r3, r3, #1
    2660:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
    2662:	683a      	ldr	r2, [r7, #0]
    2664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2666:	4413      	add	r3, r2
    2668:	781b      	ldrb	r3, [r3, #0]
    266a:	2b00      	cmp	r3, #0
    266c:	d1db      	bne.n	2626 <UART_polled_tx_string+0xba>
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
        }
    }
}
    266e:	f107 0738 	add.w	r7, r7, #56	; 0x38
    2672:	46bd      	mov	sp, r7
    2674:	bd80      	pop	{r7, pc}
    2676:	bf00      	nop

00002678 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    2678:	b480      	push	{r7}
    267a:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    267c:	46bd      	mov	sp, r7
    267e:	bc80      	pop	{r7}
    2680:	4770      	bx	lr
    2682:	bf00      	nop

00002684 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    2684:	b580      	push	{r7, lr}
    2686:	b08a      	sub	sp, #40	; 0x28
    2688:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    268a:	f64a 4350 	movw	r3, #44112	; 0xac50
    268e:	f2c0 0300 	movt	r3, #0
    2692:	46bc      	mov	ip, r7
    2694:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    2696:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    269a:	f242 0300 	movw	r3, #8192	; 0x2000
    269e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    26a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    26a4:	ea4f 0393 	mov.w	r3, r3, lsr #2
    26a8:	f003 0303 	and.w	r3, r3, #3
    26ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    26b0:	f107 0228 	add.w	r2, r7, #40	; 0x28
    26b4:	4413      	add	r3, r2
    26b6:	f853 3c28 	ldr.w	r3, [r3, #-40]
    26ba:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    26bc:	f242 0300 	movw	r3, #8192	; 0x2000
    26c0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    26c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    26c6:	ea4f 1313 	mov.w	r3, r3, lsr #4
    26ca:	f003 0303 	and.w	r3, r3, #3
    26ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
    26d2:	f107 0228 	add.w	r2, r7, #40	; 0x28
    26d6:	4413      	add	r3, r2
    26d8:	f853 3c28 	ldr.w	r3, [r3, #-40]
    26dc:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    26de:	f242 0300 	movw	r3, #8192	; 0x2000
    26e2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    26e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    26e8:	ea4f 1393 	mov.w	r3, r3, lsr #6
    26ec:	f003 0303 	and.w	r3, r3, #3
    26f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    26f4:	f107 0228 	add.w	r2, r7, #40	; 0x28
    26f8:	4413      	add	r3, r2
    26fa:	f853 3c28 	ldr.w	r3, [r3, #-40]
    26fe:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    2700:	f242 0300 	movw	r3, #8192	; 0x2000
    2704:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    270a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    270e:	f003 031f 	and.w	r3, r3, #31
    2712:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    2714:	f242 0300 	movw	r3, #8192	; 0x2000
    2718:	f2ce 0304 	movt	r3, #57348	; 0xe004
    271c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    271e:	ea4f 3353 	mov.w	r3, r3, lsr #13
    2722:	f003 0301 	and.w	r3, r3, #1
    2726:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    2728:	6a3b      	ldr	r3, [r7, #32]
    272a:	f103 0301 	add.w	r3, r3, #1
    272e:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    2730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2732:	2b00      	cmp	r3, #0
    2734:	d003      	beq.n	273e <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    2736:	69fb      	ldr	r3, [r7, #28]
    2738:	ea4f 0343 	mov.w	r3, r3, lsl #1
    273c:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    273e:	f000 f849 	bl	27d4 <GetSystemClock>
    2742:	4602      	mov	r2, r0
    2744:	f240 0340 	movw	r3, #64	; 0x40
    2748:	f2c2 0300 	movt	r3, #8192	; 0x2000
    274c:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    274e:	f240 0340 	movw	r3, #64	; 0x40
    2752:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2756:	681a      	ldr	r2, [r3, #0]
    2758:	693b      	ldr	r3, [r7, #16]
    275a:	fbb2 f2f3 	udiv	r2, r2, r3
    275e:	f240 0344 	movw	r3, #68	; 0x44
    2762:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2766:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    2768:	f240 0340 	movw	r3, #64	; 0x40
    276c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2770:	681a      	ldr	r2, [r3, #0]
    2772:	697b      	ldr	r3, [r7, #20]
    2774:	fbb2 f2f3 	udiv	r2, r2, r3
    2778:	f240 0348 	movw	r3, #72	; 0x48
    277c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2780:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    2782:	f240 0340 	movw	r3, #64	; 0x40
    2786:	f2c2 0300 	movt	r3, #8192	; 0x2000
    278a:	681a      	ldr	r2, [r3, #0]
    278c:	69bb      	ldr	r3, [r7, #24]
    278e:	fbb2 f2f3 	udiv	r2, r2, r3
    2792:	f240 034c 	movw	r3, #76	; 0x4c
    2796:	f2c2 0300 	movt	r3, #8192	; 0x2000
    279a:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    279c:	f240 0340 	movw	r3, #64	; 0x40
    27a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27a4:	681a      	ldr	r2, [r3, #0]
    27a6:	69fb      	ldr	r3, [r7, #28]
    27a8:	fbb2 f2f3 	udiv	r2, r2, r3
    27ac:	f240 0350 	movw	r3, #80	; 0x50
    27b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27b4:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    27b6:	f240 0340 	movw	r3, #64	; 0x40
    27ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27be:	681a      	ldr	r2, [r3, #0]
    27c0:	f240 033c 	movw	r3, #60	; 0x3c
    27c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27c8:	601a      	str	r2, [r3, #0]
}
    27ca:	f107 0728 	add.w	r7, r7, #40	; 0x28
    27ce:	46bd      	mov	sp, r7
    27d0:	bd80      	pop	{r7, pc}
    27d2:	bf00      	nop

000027d4 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    27d4:	b480      	push	{r7}
    27d6:	b08b      	sub	sp, #44	; 0x2c
    27d8:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    27da:	f04f 0300 	mov.w	r3, #0
    27de:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    27e0:	f640 031c 	movw	r3, #2076	; 0x81c
    27e4:	f2c6 0308 	movt	r3, #24584	; 0x6008
    27e8:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    27ea:	f240 2330 	movw	r3, #560	; 0x230
    27ee:	f2c6 0308 	movt	r3, #24584	; 0x6008
    27f2:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    27f4:	68fb      	ldr	r3, [r7, #12]
    27f6:	681b      	ldr	r3, [r3, #0]
    27f8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    27fc:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    27fe:	693a      	ldr	r2, [r7, #16]
    2800:	f241 13cf 	movw	r3, #4559	; 0x11cf
    2804:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    2808:	429a      	cmp	r2, r3
    280a:	d108      	bne.n	281e <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    280c:	f64e 732c 	movw	r3, #61228	; 0xef2c
    2810:	f2c6 0301 	movt	r3, #24577	; 0x6001
    2814:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    2816:	697b      	ldr	r3, [r7, #20]
    2818:	681b      	ldr	r3, [r3, #0]
    281a:	607b      	str	r3, [r7, #4]
    281c:	e03d      	b.n	289a <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    281e:	68bb      	ldr	r3, [r7, #8]
    2820:	681a      	ldr	r2, [r3, #0]
    2822:	f244 3341 	movw	r3, #17217	; 0x4341
    2826:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    282a:	429a      	cmp	r2, r3
    282c:	d135      	bne.n	289a <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    282e:	f640 0340 	movw	r3, #2112	; 0x840
    2832:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2836:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    2838:	69bb      	ldr	r3, [r7, #24]
    283a:	681b      	ldr	r3, [r3, #0]
    283c:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    283e:	69fb      	ldr	r3, [r7, #28]
    2840:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    2844:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    2846:	69fa      	ldr	r2, [r7, #28]
    2848:	f240 3300 	movw	r3, #768	; 0x300
    284c:	f2c0 0301 	movt	r3, #1
    2850:	429a      	cmp	r2, r3
    2852:	d922      	bls.n	289a <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    2854:	69fa      	ldr	r2, [r7, #28]
    2856:	f64f 73ff 	movw	r3, #65535	; 0xffff
    285a:	f2c0 0301 	movt	r3, #1
    285e:	429a      	cmp	r2, r3
    2860:	d808      	bhi.n	2874 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    2862:	f241 632c 	movw	r3, #5676	; 0x162c
    2866:	f2c6 0308 	movt	r3, #24584	; 0x6008
    286a:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    286c:	6a3b      	ldr	r3, [r7, #32]
    286e:	681b      	ldr	r3, [r3, #0]
    2870:	607b      	str	r3, [r7, #4]
    2872:	e012      	b.n	289a <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    2874:	69fa      	ldr	r2, [r7, #28]
    2876:	f64f 73ff 	movw	r3, #65535	; 0xffff
    287a:	f2c0 0302 	movt	r3, #2
    287e:	429a      	cmp	r2, r3
    2880:	d808      	bhi.n	2894 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    2882:	f641 63ac 	movw	r3, #7852	; 0x1eac
    2886:	f2c6 0308 	movt	r3, #24584	; 0x6008
    288a:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    288c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    288e:	681b      	ldr	r3, [r3, #0]
    2890:	607b      	str	r3, [r7, #4]
    2892:	e002      	b.n	289a <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    2894:	f04f 0300 	mov.w	r3, #0
    2898:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    289a:	687b      	ldr	r3, [r7, #4]
    289c:	2b00      	cmp	r3, #0
    289e:	d105      	bne.n	28ac <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    28a0:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    28a2:	f647 0340 	movw	r3, #30784	; 0x7840
    28a6:	f2c0 137d 	movt	r3, #381	; 0x17d
    28aa:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    28ac:	687b      	ldr	r3, [r7, #4]
}
    28ae:	4618      	mov	r0, r3
    28b0:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    28b4:	46bd      	mov	sp, r7
    28b6:	bc80      	pop	{r7}
    28b8:	4770      	bx	lr
    28ba:	bf00      	nop

000028bc <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    28bc:	b480      	push	{r7}
    28be:	b087      	sub	sp, #28
    28c0:	af00      	add	r7, sp, #0
    28c2:	6078      	str	r0, [r7, #4]
    28c4:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    28c6:	687b      	ldr	r3, [r7, #4]
    28c8:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    28ca:	683b      	ldr	r3, [r7, #0]
    28cc:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    28ce:	697b      	ldr	r3, [r7, #20]
    28d0:	781b      	ldrb	r3, [r3, #0]
    28d2:	b2db      	uxtb	r3, r3
    28d4:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    28d6:	693b      	ldr	r3, [r7, #16]
    28d8:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    28da:	68bb      	ldr	r3, [r7, #8]
    28dc:	f103 0301 	add.w	r3, r3, #1
    28e0:	60bb      	str	r3, [r7, #8]
    }
    28e2:	e7f0      	b.n	28c6 <HAL_assert_fail+0xa>

000028e4 <HW_set_32bit_reg>:
    28e4:	6001      	str	r1, [r0, #0]
    28e6:	4770      	bx	lr

000028e8 <HW_get_32bit_reg>:
    28e8:	6800      	ldr	r0, [r0, #0]
    28ea:	4770      	bx	lr

000028ec <HW_set_32bit_reg_field>:
    28ec:	b50e      	push	{r1, r2, r3, lr}
    28ee:	fa03 f301 	lsl.w	r3, r3, r1
    28f2:	ea03 0302 	and.w	r3, r3, r2
    28f6:	6801      	ldr	r1, [r0, #0]
    28f8:	ea6f 0202 	mvn.w	r2, r2
    28fc:	ea01 0102 	and.w	r1, r1, r2
    2900:	ea41 0103 	orr.w	r1, r1, r3
    2904:	6001      	str	r1, [r0, #0]
    2906:	bd0e      	pop	{r1, r2, r3, pc}

00002908 <HW_get_32bit_reg_field>:
    2908:	6800      	ldr	r0, [r0, #0]
    290a:	ea00 0002 	and.w	r0, r0, r2
    290e:	fa20 f001 	lsr.w	r0, r0, r1
    2912:	4770      	bx	lr

00002914 <HW_set_16bit_reg>:
    2914:	8001      	strh	r1, [r0, #0]
    2916:	4770      	bx	lr

00002918 <HW_get_16bit_reg>:
    2918:	8800      	ldrh	r0, [r0, #0]
    291a:	4770      	bx	lr

0000291c <HW_set_16bit_reg_field>:
    291c:	b50e      	push	{r1, r2, r3, lr}
    291e:	fa03 f301 	lsl.w	r3, r3, r1
    2922:	ea03 0302 	and.w	r3, r3, r2
    2926:	8801      	ldrh	r1, [r0, #0]
    2928:	ea6f 0202 	mvn.w	r2, r2
    292c:	ea01 0102 	and.w	r1, r1, r2
    2930:	ea41 0103 	orr.w	r1, r1, r3
    2934:	8001      	strh	r1, [r0, #0]
    2936:	bd0e      	pop	{r1, r2, r3, pc}

00002938 <HW_get_16bit_reg_field>:
    2938:	8800      	ldrh	r0, [r0, #0]
    293a:	ea00 0002 	and.w	r0, r0, r2
    293e:	fa20 f001 	lsr.w	r0, r0, r1
    2942:	4770      	bx	lr

00002944 <HW_set_8bit_reg>:
    2944:	7001      	strb	r1, [r0, #0]
    2946:	4770      	bx	lr

00002948 <HW_get_8bit_reg>:
    2948:	7800      	ldrb	r0, [r0, #0]
    294a:	4770      	bx	lr

0000294c <HW_set_8bit_reg_field>:
    294c:	b50e      	push	{r1, r2, r3, lr}
    294e:	fa03 f301 	lsl.w	r3, r3, r1
    2952:	ea03 0302 	and.w	r3, r3, r2
    2956:	7801      	ldrb	r1, [r0, #0]
    2958:	ea6f 0202 	mvn.w	r2, r2
    295c:	ea01 0102 	and.w	r1, r1, r2
    2960:	ea41 0103 	orr.w	r1, r1, r3
    2964:	7001      	strb	r1, [r0, #0]
    2966:	bd0e      	pop	{r1, r2, r3, pc}

00002968 <HW_get_8bit_reg_field>:
    2968:	7800      	ldrb	r0, [r0, #0]
    296a:	ea00 0002 	and.w	r0, r0, r2
    296e:	fa20 f001 	lsr.w	r0, r0, r1
    2972:	4770      	bx	lr

00002974 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2974:	b480      	push	{r7}
    2976:	b083      	sub	sp, #12
    2978:	af00      	add	r7, sp, #0
    297a:	4603      	mov	r3, r0
    297c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    297e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2982:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2986:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    298a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    298e:	88f9      	ldrh	r1, [r7, #6]
    2990:	f001 011f 	and.w	r1, r1, #31
    2994:	f04f 0001 	mov.w	r0, #1
    2998:	fa00 f101 	lsl.w	r1, r0, r1
    299c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    29a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    29a4:	f107 070c 	add.w	r7, r7, #12
    29a8:	46bd      	mov	sp, r7
    29aa:	bc80      	pop	{r7}
    29ac:	4770      	bx	lr
    29ae:	bf00      	nop

000029b0 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    29b0:	b480      	push	{r7}
    29b2:	b083      	sub	sp, #12
    29b4:	af00      	add	r7, sp, #0
    29b6:	4603      	mov	r3, r0
    29b8:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    29ba:	f107 070c 	add.w	r7, r7, #12
    29be:	46bd      	mov	sp, r7
    29c0:	bc80      	pop	{r7}
    29c2:	4770      	bx	lr

000029c4 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    29c4:	4668      	mov	r0, sp
    29c6:	f020 0107 	bic.w	r1, r0, #7
    29ca:	468d      	mov	sp, r1
    29cc:	b589      	push	{r0, r3, r7, lr}
    29ce:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    29d0:	f04f 0000 	mov.w	r0, #0
    29d4:	f7ff ffec 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    29d8:	f04f 0076 	mov.w	r0, #118	; 0x76
    29dc:	f7ff ffca 	bl	2974 <NVIC_ClearPendingIRQ>
}
    29e0:	46bd      	mov	sp, r7
    29e2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    29e6:	4685      	mov	sp, r0
    29e8:	4770      	bx	lr
    29ea:	bf00      	nop

000029ec <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    29ec:	4668      	mov	r0, sp
    29ee:	f020 0107 	bic.w	r1, r0, #7
    29f2:	468d      	mov	sp, r1
    29f4:	b589      	push	{r0, r3, r7, lr}
    29f6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    29f8:	f04f 0001 	mov.w	r0, #1
    29fc:	f7ff ffd8 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    2a00:	f04f 0077 	mov.w	r0, #119	; 0x77
    2a04:	f7ff ffb6 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2a08:	46bd      	mov	sp, r7
    2a0a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2a0e:	4685      	mov	sp, r0
    2a10:	4770      	bx	lr
    2a12:	bf00      	nop

00002a14 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    2a14:	4668      	mov	r0, sp
    2a16:	f020 0107 	bic.w	r1, r0, #7
    2a1a:	468d      	mov	sp, r1
    2a1c:	b589      	push	{r0, r3, r7, lr}
    2a1e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    2a20:	f04f 0002 	mov.w	r0, #2
    2a24:	f7ff ffc4 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    2a28:	f04f 0078 	mov.w	r0, #120	; 0x78
    2a2c:	f7ff ffa2 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2a30:	46bd      	mov	sp, r7
    2a32:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2a36:	4685      	mov	sp, r0
    2a38:	4770      	bx	lr
    2a3a:	bf00      	nop

00002a3c <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    2a3c:	4668      	mov	r0, sp
    2a3e:	f020 0107 	bic.w	r1, r0, #7
    2a42:	468d      	mov	sp, r1
    2a44:	b589      	push	{r0, r3, r7, lr}
    2a46:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    2a48:	f04f 0003 	mov.w	r0, #3
    2a4c:	f7ff ffb0 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    2a50:	f04f 0079 	mov.w	r0, #121	; 0x79
    2a54:	f7ff ff8e 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2a58:	46bd      	mov	sp, r7
    2a5a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2a5e:	4685      	mov	sp, r0
    2a60:	4770      	bx	lr
    2a62:	bf00      	nop

00002a64 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    2a64:	4668      	mov	r0, sp
    2a66:	f020 0107 	bic.w	r1, r0, #7
    2a6a:	468d      	mov	sp, r1
    2a6c:	b589      	push	{r0, r3, r7, lr}
    2a6e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    2a70:	f04f 0004 	mov.w	r0, #4
    2a74:	f7ff ff9c 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    2a78:	f04f 007a 	mov.w	r0, #122	; 0x7a
    2a7c:	f7ff ff7a 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2a80:	46bd      	mov	sp, r7
    2a82:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2a86:	4685      	mov	sp, r0
    2a88:	4770      	bx	lr
    2a8a:	bf00      	nop

00002a8c <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    2a8c:	4668      	mov	r0, sp
    2a8e:	f020 0107 	bic.w	r1, r0, #7
    2a92:	468d      	mov	sp, r1
    2a94:	b589      	push	{r0, r3, r7, lr}
    2a96:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    2a98:	f04f 0005 	mov.w	r0, #5
    2a9c:	f7ff ff88 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    2aa0:	f04f 007b 	mov.w	r0, #123	; 0x7b
    2aa4:	f7ff ff66 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2aa8:	46bd      	mov	sp, r7
    2aaa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2aae:	4685      	mov	sp, r0
    2ab0:	4770      	bx	lr
    2ab2:	bf00      	nop

00002ab4 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    2ab4:	4668      	mov	r0, sp
    2ab6:	f020 0107 	bic.w	r1, r0, #7
    2aba:	468d      	mov	sp, r1
    2abc:	b589      	push	{r0, r3, r7, lr}
    2abe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    2ac0:	f04f 0006 	mov.w	r0, #6
    2ac4:	f7ff ff74 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    2ac8:	f04f 007c 	mov.w	r0, #124	; 0x7c
    2acc:	f7ff ff52 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2ad0:	46bd      	mov	sp, r7
    2ad2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2ad6:	4685      	mov	sp, r0
    2ad8:	4770      	bx	lr
    2ada:	bf00      	nop

00002adc <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    2adc:	4668      	mov	r0, sp
    2ade:	f020 0107 	bic.w	r1, r0, #7
    2ae2:	468d      	mov	sp, r1
    2ae4:	b589      	push	{r0, r3, r7, lr}
    2ae6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    2ae8:	f04f 0007 	mov.w	r0, #7
    2aec:	f7ff ff60 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    2af0:	f04f 007d 	mov.w	r0, #125	; 0x7d
    2af4:	f7ff ff3e 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2af8:	46bd      	mov	sp, r7
    2afa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2afe:	4685      	mov	sp, r0
    2b00:	4770      	bx	lr
    2b02:	bf00      	nop

00002b04 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    2b04:	4668      	mov	r0, sp
    2b06:	f020 0107 	bic.w	r1, r0, #7
    2b0a:	468d      	mov	sp, r1
    2b0c:	b589      	push	{r0, r3, r7, lr}
    2b0e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    2b10:	f04f 0008 	mov.w	r0, #8
    2b14:	f7ff ff4c 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    2b18:	f04f 007e 	mov.w	r0, #126	; 0x7e
    2b1c:	f7ff ff2a 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2b20:	46bd      	mov	sp, r7
    2b22:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2b26:	4685      	mov	sp, r0
    2b28:	4770      	bx	lr
    2b2a:	bf00      	nop

00002b2c <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    2b2c:	4668      	mov	r0, sp
    2b2e:	f020 0107 	bic.w	r1, r0, #7
    2b32:	468d      	mov	sp, r1
    2b34:	b589      	push	{r0, r3, r7, lr}
    2b36:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    2b38:	f04f 0009 	mov.w	r0, #9
    2b3c:	f7ff ff38 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    2b40:	f04f 007f 	mov.w	r0, #127	; 0x7f
    2b44:	f7ff ff16 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2b48:	46bd      	mov	sp, r7
    2b4a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2b4e:	4685      	mov	sp, r0
    2b50:	4770      	bx	lr
    2b52:	bf00      	nop

00002b54 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    2b54:	4668      	mov	r0, sp
    2b56:	f020 0107 	bic.w	r1, r0, #7
    2b5a:	468d      	mov	sp, r1
    2b5c:	b589      	push	{r0, r3, r7, lr}
    2b5e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    2b60:	f04f 000a 	mov.w	r0, #10
    2b64:	f7ff ff24 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    2b68:	f04f 0080 	mov.w	r0, #128	; 0x80
    2b6c:	f7ff ff02 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2b70:	46bd      	mov	sp, r7
    2b72:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2b76:	4685      	mov	sp, r0
    2b78:	4770      	bx	lr
    2b7a:	bf00      	nop

00002b7c <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    2b7c:	4668      	mov	r0, sp
    2b7e:	f020 0107 	bic.w	r1, r0, #7
    2b82:	468d      	mov	sp, r1
    2b84:	b589      	push	{r0, r3, r7, lr}
    2b86:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    2b88:	f04f 000b 	mov.w	r0, #11
    2b8c:	f7ff ff10 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    2b90:	f04f 0081 	mov.w	r0, #129	; 0x81
    2b94:	f7ff feee 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2b98:	46bd      	mov	sp, r7
    2b9a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2b9e:	4685      	mov	sp, r0
    2ba0:	4770      	bx	lr
    2ba2:	bf00      	nop

00002ba4 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    2ba4:	4668      	mov	r0, sp
    2ba6:	f020 0107 	bic.w	r1, r0, #7
    2baa:	468d      	mov	sp, r1
    2bac:	b589      	push	{r0, r3, r7, lr}
    2bae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    2bb0:	f04f 000c 	mov.w	r0, #12
    2bb4:	f7ff fefc 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    2bb8:	f04f 0082 	mov.w	r0, #130	; 0x82
    2bbc:	f7ff feda 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2bc0:	46bd      	mov	sp, r7
    2bc2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2bc6:	4685      	mov	sp, r0
    2bc8:	4770      	bx	lr
    2bca:	bf00      	nop

00002bcc <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    2bcc:	4668      	mov	r0, sp
    2bce:	f020 0107 	bic.w	r1, r0, #7
    2bd2:	468d      	mov	sp, r1
    2bd4:	b589      	push	{r0, r3, r7, lr}
    2bd6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    2bd8:	f04f 000d 	mov.w	r0, #13
    2bdc:	f7ff fee8 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    2be0:	f04f 0083 	mov.w	r0, #131	; 0x83
    2be4:	f7ff fec6 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2be8:	46bd      	mov	sp, r7
    2bea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2bee:	4685      	mov	sp, r0
    2bf0:	4770      	bx	lr
    2bf2:	bf00      	nop

00002bf4 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    2bf4:	4668      	mov	r0, sp
    2bf6:	f020 0107 	bic.w	r1, r0, #7
    2bfa:	468d      	mov	sp, r1
    2bfc:	b589      	push	{r0, r3, r7, lr}
    2bfe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    2c00:	f04f 000e 	mov.w	r0, #14
    2c04:	f7ff fed4 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    2c08:	f04f 0084 	mov.w	r0, #132	; 0x84
    2c0c:	f7ff feb2 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2c10:	46bd      	mov	sp, r7
    2c12:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2c16:	4685      	mov	sp, r0
    2c18:	4770      	bx	lr
    2c1a:	bf00      	nop

00002c1c <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    2c1c:	4668      	mov	r0, sp
    2c1e:	f020 0107 	bic.w	r1, r0, #7
    2c22:	468d      	mov	sp, r1
    2c24:	b589      	push	{r0, r3, r7, lr}
    2c26:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    2c28:	f04f 000f 	mov.w	r0, #15
    2c2c:	f7ff fec0 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    2c30:	f04f 0085 	mov.w	r0, #133	; 0x85
    2c34:	f7ff fe9e 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2c38:	46bd      	mov	sp, r7
    2c3a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2c3e:	4685      	mov	sp, r0
    2c40:	4770      	bx	lr
    2c42:	bf00      	nop

00002c44 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    2c44:	4668      	mov	r0, sp
    2c46:	f020 0107 	bic.w	r1, r0, #7
    2c4a:	468d      	mov	sp, r1
    2c4c:	b589      	push	{r0, r3, r7, lr}
    2c4e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    2c50:	f04f 0010 	mov.w	r0, #16
    2c54:	f7ff feac 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    2c58:	f04f 0086 	mov.w	r0, #134	; 0x86
    2c5c:	f7ff fe8a 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2c60:	46bd      	mov	sp, r7
    2c62:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2c66:	4685      	mov	sp, r0
    2c68:	4770      	bx	lr
    2c6a:	bf00      	nop

00002c6c <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    2c6c:	4668      	mov	r0, sp
    2c6e:	f020 0107 	bic.w	r1, r0, #7
    2c72:	468d      	mov	sp, r1
    2c74:	b589      	push	{r0, r3, r7, lr}
    2c76:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    2c78:	f04f 0011 	mov.w	r0, #17
    2c7c:	f7ff fe98 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    2c80:	f04f 0087 	mov.w	r0, #135	; 0x87
    2c84:	f7ff fe76 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2c88:	46bd      	mov	sp, r7
    2c8a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2c8e:	4685      	mov	sp, r0
    2c90:	4770      	bx	lr
    2c92:	bf00      	nop

00002c94 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    2c94:	4668      	mov	r0, sp
    2c96:	f020 0107 	bic.w	r1, r0, #7
    2c9a:	468d      	mov	sp, r1
    2c9c:	b589      	push	{r0, r3, r7, lr}
    2c9e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    2ca0:	f04f 0012 	mov.w	r0, #18
    2ca4:	f7ff fe84 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    2ca8:	f04f 0088 	mov.w	r0, #136	; 0x88
    2cac:	f7ff fe62 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2cb0:	46bd      	mov	sp, r7
    2cb2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2cb6:	4685      	mov	sp, r0
    2cb8:	4770      	bx	lr
    2cba:	bf00      	nop

00002cbc <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    2cbc:	4668      	mov	r0, sp
    2cbe:	f020 0107 	bic.w	r1, r0, #7
    2cc2:	468d      	mov	sp, r1
    2cc4:	b589      	push	{r0, r3, r7, lr}
    2cc6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    2cc8:	f04f 0013 	mov.w	r0, #19
    2ccc:	f7ff fe70 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    2cd0:	f04f 0089 	mov.w	r0, #137	; 0x89
    2cd4:	f7ff fe4e 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2cd8:	46bd      	mov	sp, r7
    2cda:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2cde:	4685      	mov	sp, r0
    2ce0:	4770      	bx	lr
    2ce2:	bf00      	nop

00002ce4 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    2ce4:	4668      	mov	r0, sp
    2ce6:	f020 0107 	bic.w	r1, r0, #7
    2cea:	468d      	mov	sp, r1
    2cec:	b589      	push	{r0, r3, r7, lr}
    2cee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    2cf0:	f04f 0014 	mov.w	r0, #20
    2cf4:	f7ff fe5c 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    2cf8:	f04f 008a 	mov.w	r0, #138	; 0x8a
    2cfc:	f7ff fe3a 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2d00:	46bd      	mov	sp, r7
    2d02:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2d06:	4685      	mov	sp, r0
    2d08:	4770      	bx	lr
    2d0a:	bf00      	nop

00002d0c <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    2d0c:	4668      	mov	r0, sp
    2d0e:	f020 0107 	bic.w	r1, r0, #7
    2d12:	468d      	mov	sp, r1
    2d14:	b589      	push	{r0, r3, r7, lr}
    2d16:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    2d18:	f04f 0015 	mov.w	r0, #21
    2d1c:	f7ff fe48 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    2d20:	f04f 008b 	mov.w	r0, #139	; 0x8b
    2d24:	f7ff fe26 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2d28:	46bd      	mov	sp, r7
    2d2a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2d2e:	4685      	mov	sp, r0
    2d30:	4770      	bx	lr
    2d32:	bf00      	nop

00002d34 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    2d34:	4668      	mov	r0, sp
    2d36:	f020 0107 	bic.w	r1, r0, #7
    2d3a:	468d      	mov	sp, r1
    2d3c:	b589      	push	{r0, r3, r7, lr}
    2d3e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    2d40:	f04f 0016 	mov.w	r0, #22
    2d44:	f7ff fe34 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    2d48:	f04f 008c 	mov.w	r0, #140	; 0x8c
    2d4c:	f7ff fe12 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2d50:	46bd      	mov	sp, r7
    2d52:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2d56:	4685      	mov	sp, r0
    2d58:	4770      	bx	lr
    2d5a:	bf00      	nop

00002d5c <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    2d5c:	4668      	mov	r0, sp
    2d5e:	f020 0107 	bic.w	r1, r0, #7
    2d62:	468d      	mov	sp, r1
    2d64:	b589      	push	{r0, r3, r7, lr}
    2d66:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    2d68:	f04f 0017 	mov.w	r0, #23
    2d6c:	f7ff fe20 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    2d70:	f04f 008d 	mov.w	r0, #141	; 0x8d
    2d74:	f7ff fdfe 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2d78:	46bd      	mov	sp, r7
    2d7a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2d7e:	4685      	mov	sp, r0
    2d80:	4770      	bx	lr
    2d82:	bf00      	nop

00002d84 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    2d84:	4668      	mov	r0, sp
    2d86:	f020 0107 	bic.w	r1, r0, #7
    2d8a:	468d      	mov	sp, r1
    2d8c:	b589      	push	{r0, r3, r7, lr}
    2d8e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    2d90:	f04f 0018 	mov.w	r0, #24
    2d94:	f7ff fe0c 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    2d98:	f04f 008e 	mov.w	r0, #142	; 0x8e
    2d9c:	f7ff fdea 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2da0:	46bd      	mov	sp, r7
    2da2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2da6:	4685      	mov	sp, r0
    2da8:	4770      	bx	lr
    2daa:	bf00      	nop

00002dac <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    2dac:	4668      	mov	r0, sp
    2dae:	f020 0107 	bic.w	r1, r0, #7
    2db2:	468d      	mov	sp, r1
    2db4:	b589      	push	{r0, r3, r7, lr}
    2db6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    2db8:	f04f 0019 	mov.w	r0, #25
    2dbc:	f7ff fdf8 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    2dc0:	f04f 008f 	mov.w	r0, #143	; 0x8f
    2dc4:	f7ff fdd6 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2dc8:	46bd      	mov	sp, r7
    2dca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2dce:	4685      	mov	sp, r0
    2dd0:	4770      	bx	lr
    2dd2:	bf00      	nop

00002dd4 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    2dd4:	4668      	mov	r0, sp
    2dd6:	f020 0107 	bic.w	r1, r0, #7
    2dda:	468d      	mov	sp, r1
    2ddc:	b589      	push	{r0, r3, r7, lr}
    2dde:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    2de0:	f04f 001a 	mov.w	r0, #26
    2de4:	f7ff fde4 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    2de8:	f04f 0090 	mov.w	r0, #144	; 0x90
    2dec:	f7ff fdc2 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2df0:	46bd      	mov	sp, r7
    2df2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2df6:	4685      	mov	sp, r0
    2df8:	4770      	bx	lr
    2dfa:	bf00      	nop

00002dfc <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    2dfc:	4668      	mov	r0, sp
    2dfe:	f020 0107 	bic.w	r1, r0, #7
    2e02:	468d      	mov	sp, r1
    2e04:	b589      	push	{r0, r3, r7, lr}
    2e06:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    2e08:	f04f 001b 	mov.w	r0, #27
    2e0c:	f7ff fdd0 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    2e10:	f04f 0091 	mov.w	r0, #145	; 0x91
    2e14:	f7ff fdae 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2e18:	46bd      	mov	sp, r7
    2e1a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2e1e:	4685      	mov	sp, r0
    2e20:	4770      	bx	lr
    2e22:	bf00      	nop

00002e24 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    2e24:	4668      	mov	r0, sp
    2e26:	f020 0107 	bic.w	r1, r0, #7
    2e2a:	468d      	mov	sp, r1
    2e2c:	b589      	push	{r0, r3, r7, lr}
    2e2e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    2e30:	f04f 001c 	mov.w	r0, #28
    2e34:	f7ff fdbc 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    2e38:	f04f 0092 	mov.w	r0, #146	; 0x92
    2e3c:	f7ff fd9a 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2e40:	46bd      	mov	sp, r7
    2e42:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2e46:	4685      	mov	sp, r0
    2e48:	4770      	bx	lr
    2e4a:	bf00      	nop

00002e4c <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    2e4c:	4668      	mov	r0, sp
    2e4e:	f020 0107 	bic.w	r1, r0, #7
    2e52:	468d      	mov	sp, r1
    2e54:	b589      	push	{r0, r3, r7, lr}
    2e56:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    2e58:	f04f 001d 	mov.w	r0, #29
    2e5c:	f7ff fda8 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    2e60:	f04f 0093 	mov.w	r0, #147	; 0x93
    2e64:	f7ff fd86 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2e68:	46bd      	mov	sp, r7
    2e6a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2e6e:	4685      	mov	sp, r0
    2e70:	4770      	bx	lr
    2e72:	bf00      	nop

00002e74 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    2e74:	4668      	mov	r0, sp
    2e76:	f020 0107 	bic.w	r1, r0, #7
    2e7a:	468d      	mov	sp, r1
    2e7c:	b589      	push	{r0, r3, r7, lr}
    2e7e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    2e80:	f04f 001e 	mov.w	r0, #30
    2e84:	f7ff fd94 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    2e88:	f04f 0094 	mov.w	r0, #148	; 0x94
    2e8c:	f7ff fd72 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2e90:	46bd      	mov	sp, r7
    2e92:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2e96:	4685      	mov	sp, r0
    2e98:	4770      	bx	lr
    2e9a:	bf00      	nop

00002e9c <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    2e9c:	4668      	mov	r0, sp
    2e9e:	f020 0107 	bic.w	r1, r0, #7
    2ea2:	468d      	mov	sp, r1
    2ea4:	b589      	push	{r0, r3, r7, lr}
    2ea6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    2ea8:	f04f 001f 	mov.w	r0, #31
    2eac:	f7ff fd80 	bl	29b0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    2eb0:	f04f 0095 	mov.w	r0, #149	; 0x95
    2eb4:	f7ff fd5e 	bl	2974 <NVIC_ClearPendingIRQ>
}
    2eb8:	46bd      	mov	sp, r7
    2eba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2ebe:	4685      	mov	sp, r0
    2ec0:	4770      	bx	lr
    2ec2:	bf00      	nop

00002ec4 <__aeabi_drsub>:
    2ec4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    2ec8:	e002      	b.n	2ed0 <__adddf3>
    2eca:	bf00      	nop

00002ecc <__aeabi_dsub>:
    2ecc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00002ed0 <__adddf3>:
    2ed0:	b530      	push	{r4, r5, lr}
    2ed2:	ea4f 0441 	mov.w	r4, r1, lsl #1
    2ed6:	ea4f 0543 	mov.w	r5, r3, lsl #1
    2eda:	ea94 0f05 	teq	r4, r5
    2ede:	bf08      	it	eq
    2ee0:	ea90 0f02 	teqeq	r0, r2
    2ee4:	bf1f      	itttt	ne
    2ee6:	ea54 0c00 	orrsne.w	ip, r4, r0
    2eea:	ea55 0c02 	orrsne.w	ip, r5, r2
    2eee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    2ef2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    2ef6:	f000 80e2 	beq.w	30be <__adddf3+0x1ee>
    2efa:	ea4f 5454 	mov.w	r4, r4, lsr #21
    2efe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    2f02:	bfb8      	it	lt
    2f04:	426d      	neglt	r5, r5
    2f06:	dd0c      	ble.n	2f22 <__adddf3+0x52>
    2f08:	442c      	add	r4, r5
    2f0a:	ea80 0202 	eor.w	r2, r0, r2
    2f0e:	ea81 0303 	eor.w	r3, r1, r3
    2f12:	ea82 0000 	eor.w	r0, r2, r0
    2f16:	ea83 0101 	eor.w	r1, r3, r1
    2f1a:	ea80 0202 	eor.w	r2, r0, r2
    2f1e:	ea81 0303 	eor.w	r3, r1, r3
    2f22:	2d36      	cmp	r5, #54	; 0x36
    2f24:	bf88      	it	hi
    2f26:	bd30      	pophi	{r4, r5, pc}
    2f28:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    2f2c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    2f30:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    2f34:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    2f38:	d002      	beq.n	2f40 <__adddf3+0x70>
    2f3a:	4240      	negs	r0, r0
    2f3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    2f40:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    2f44:	ea4f 3303 	mov.w	r3, r3, lsl #12
    2f48:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    2f4c:	d002      	beq.n	2f54 <__adddf3+0x84>
    2f4e:	4252      	negs	r2, r2
    2f50:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    2f54:	ea94 0f05 	teq	r4, r5
    2f58:	f000 80a7 	beq.w	30aa <__adddf3+0x1da>
    2f5c:	f1a4 0401 	sub.w	r4, r4, #1
    2f60:	f1d5 0e20 	rsbs	lr, r5, #32
    2f64:	db0d      	blt.n	2f82 <__adddf3+0xb2>
    2f66:	fa02 fc0e 	lsl.w	ip, r2, lr
    2f6a:	fa22 f205 	lsr.w	r2, r2, r5
    2f6e:	1880      	adds	r0, r0, r2
    2f70:	f141 0100 	adc.w	r1, r1, #0
    2f74:	fa03 f20e 	lsl.w	r2, r3, lr
    2f78:	1880      	adds	r0, r0, r2
    2f7a:	fa43 f305 	asr.w	r3, r3, r5
    2f7e:	4159      	adcs	r1, r3
    2f80:	e00e      	b.n	2fa0 <__adddf3+0xd0>
    2f82:	f1a5 0520 	sub.w	r5, r5, #32
    2f86:	f10e 0e20 	add.w	lr, lr, #32
    2f8a:	2a01      	cmp	r2, #1
    2f8c:	fa03 fc0e 	lsl.w	ip, r3, lr
    2f90:	bf28      	it	cs
    2f92:	f04c 0c02 	orrcs.w	ip, ip, #2
    2f96:	fa43 f305 	asr.w	r3, r3, r5
    2f9a:	18c0      	adds	r0, r0, r3
    2f9c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    2fa0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    2fa4:	d507      	bpl.n	2fb6 <__adddf3+0xe6>
    2fa6:	f04f 0e00 	mov.w	lr, #0
    2faa:	f1dc 0c00 	rsbs	ip, ip, #0
    2fae:	eb7e 0000 	sbcs.w	r0, lr, r0
    2fb2:	eb6e 0101 	sbc.w	r1, lr, r1
    2fb6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    2fba:	d31b      	bcc.n	2ff4 <__adddf3+0x124>
    2fbc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    2fc0:	d30c      	bcc.n	2fdc <__adddf3+0x10c>
    2fc2:	0849      	lsrs	r1, r1, #1
    2fc4:	ea5f 0030 	movs.w	r0, r0, rrx
    2fc8:	ea4f 0c3c 	mov.w	ip, ip, rrx
    2fcc:	f104 0401 	add.w	r4, r4, #1
    2fd0:	ea4f 5244 	mov.w	r2, r4, lsl #21
    2fd4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    2fd8:	f080 809a 	bcs.w	3110 <__adddf3+0x240>
    2fdc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    2fe0:	bf08      	it	eq
    2fe2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    2fe6:	f150 0000 	adcs.w	r0, r0, #0
    2fea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    2fee:	ea41 0105 	orr.w	r1, r1, r5
    2ff2:	bd30      	pop	{r4, r5, pc}
    2ff4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    2ff8:	4140      	adcs	r0, r0
    2ffa:	eb41 0101 	adc.w	r1, r1, r1
    2ffe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3002:	f1a4 0401 	sub.w	r4, r4, #1
    3006:	d1e9      	bne.n	2fdc <__adddf3+0x10c>
    3008:	f091 0f00 	teq	r1, #0
    300c:	bf04      	itt	eq
    300e:	4601      	moveq	r1, r0
    3010:	2000      	moveq	r0, #0
    3012:	fab1 f381 	clz	r3, r1
    3016:	bf08      	it	eq
    3018:	3320      	addeq	r3, #32
    301a:	f1a3 030b 	sub.w	r3, r3, #11
    301e:	f1b3 0220 	subs.w	r2, r3, #32
    3022:	da0c      	bge.n	303e <__adddf3+0x16e>
    3024:	320c      	adds	r2, #12
    3026:	dd08      	ble.n	303a <__adddf3+0x16a>
    3028:	f102 0c14 	add.w	ip, r2, #20
    302c:	f1c2 020c 	rsb	r2, r2, #12
    3030:	fa01 f00c 	lsl.w	r0, r1, ip
    3034:	fa21 f102 	lsr.w	r1, r1, r2
    3038:	e00c      	b.n	3054 <__adddf3+0x184>
    303a:	f102 0214 	add.w	r2, r2, #20
    303e:	bfd8      	it	le
    3040:	f1c2 0c20 	rsble	ip, r2, #32
    3044:	fa01 f102 	lsl.w	r1, r1, r2
    3048:	fa20 fc0c 	lsr.w	ip, r0, ip
    304c:	bfdc      	itt	le
    304e:	ea41 010c 	orrle.w	r1, r1, ip
    3052:	4090      	lslle	r0, r2
    3054:	1ae4      	subs	r4, r4, r3
    3056:	bfa2      	ittt	ge
    3058:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    305c:	4329      	orrge	r1, r5
    305e:	bd30      	popge	{r4, r5, pc}
    3060:	ea6f 0404 	mvn.w	r4, r4
    3064:	3c1f      	subs	r4, #31
    3066:	da1c      	bge.n	30a2 <__adddf3+0x1d2>
    3068:	340c      	adds	r4, #12
    306a:	dc0e      	bgt.n	308a <__adddf3+0x1ba>
    306c:	f104 0414 	add.w	r4, r4, #20
    3070:	f1c4 0220 	rsb	r2, r4, #32
    3074:	fa20 f004 	lsr.w	r0, r0, r4
    3078:	fa01 f302 	lsl.w	r3, r1, r2
    307c:	ea40 0003 	orr.w	r0, r0, r3
    3080:	fa21 f304 	lsr.w	r3, r1, r4
    3084:	ea45 0103 	orr.w	r1, r5, r3
    3088:	bd30      	pop	{r4, r5, pc}
    308a:	f1c4 040c 	rsb	r4, r4, #12
    308e:	f1c4 0220 	rsb	r2, r4, #32
    3092:	fa20 f002 	lsr.w	r0, r0, r2
    3096:	fa01 f304 	lsl.w	r3, r1, r4
    309a:	ea40 0003 	orr.w	r0, r0, r3
    309e:	4629      	mov	r1, r5
    30a0:	bd30      	pop	{r4, r5, pc}
    30a2:	fa21 f004 	lsr.w	r0, r1, r4
    30a6:	4629      	mov	r1, r5
    30a8:	bd30      	pop	{r4, r5, pc}
    30aa:	f094 0f00 	teq	r4, #0
    30ae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    30b2:	bf06      	itte	eq
    30b4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    30b8:	3401      	addeq	r4, #1
    30ba:	3d01      	subne	r5, #1
    30bc:	e74e      	b.n	2f5c <__adddf3+0x8c>
    30be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    30c2:	bf18      	it	ne
    30c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    30c8:	d029      	beq.n	311e <__adddf3+0x24e>
    30ca:	ea94 0f05 	teq	r4, r5
    30ce:	bf08      	it	eq
    30d0:	ea90 0f02 	teqeq	r0, r2
    30d4:	d005      	beq.n	30e2 <__adddf3+0x212>
    30d6:	ea54 0c00 	orrs.w	ip, r4, r0
    30da:	bf04      	itt	eq
    30dc:	4619      	moveq	r1, r3
    30de:	4610      	moveq	r0, r2
    30e0:	bd30      	pop	{r4, r5, pc}
    30e2:	ea91 0f03 	teq	r1, r3
    30e6:	bf1e      	ittt	ne
    30e8:	2100      	movne	r1, #0
    30ea:	2000      	movne	r0, #0
    30ec:	bd30      	popne	{r4, r5, pc}
    30ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    30f2:	d105      	bne.n	3100 <__adddf3+0x230>
    30f4:	0040      	lsls	r0, r0, #1
    30f6:	4149      	adcs	r1, r1
    30f8:	bf28      	it	cs
    30fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    30fe:	bd30      	pop	{r4, r5, pc}
    3100:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    3104:	bf3c      	itt	cc
    3106:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    310a:	bd30      	popcc	{r4, r5, pc}
    310c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3110:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    3114:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    3118:	f04f 0000 	mov.w	r0, #0
    311c:	bd30      	pop	{r4, r5, pc}
    311e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    3122:	bf1a      	itte	ne
    3124:	4619      	movne	r1, r3
    3126:	4610      	movne	r0, r2
    3128:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    312c:	bf1c      	itt	ne
    312e:	460b      	movne	r3, r1
    3130:	4602      	movne	r2, r0
    3132:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    3136:	bf06      	itte	eq
    3138:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    313c:	ea91 0f03 	teqeq	r1, r3
    3140:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    3144:	bd30      	pop	{r4, r5, pc}
    3146:	bf00      	nop

00003148 <__aeabi_ui2d>:
    3148:	f090 0f00 	teq	r0, #0
    314c:	bf04      	itt	eq
    314e:	2100      	moveq	r1, #0
    3150:	4770      	bxeq	lr
    3152:	b530      	push	{r4, r5, lr}
    3154:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3158:	f104 0432 	add.w	r4, r4, #50	; 0x32
    315c:	f04f 0500 	mov.w	r5, #0
    3160:	f04f 0100 	mov.w	r1, #0
    3164:	e750      	b.n	3008 <__adddf3+0x138>
    3166:	bf00      	nop

00003168 <__aeabi_i2d>:
    3168:	f090 0f00 	teq	r0, #0
    316c:	bf04      	itt	eq
    316e:	2100      	moveq	r1, #0
    3170:	4770      	bxeq	lr
    3172:	b530      	push	{r4, r5, lr}
    3174:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3178:	f104 0432 	add.w	r4, r4, #50	; 0x32
    317c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    3180:	bf48      	it	mi
    3182:	4240      	negmi	r0, r0
    3184:	f04f 0100 	mov.w	r1, #0
    3188:	e73e      	b.n	3008 <__adddf3+0x138>
    318a:	bf00      	nop

0000318c <__aeabi_f2d>:
    318c:	0042      	lsls	r2, r0, #1
    318e:	ea4f 01e2 	mov.w	r1, r2, asr #3
    3192:	ea4f 0131 	mov.w	r1, r1, rrx
    3196:	ea4f 7002 	mov.w	r0, r2, lsl #28
    319a:	bf1f      	itttt	ne
    319c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    31a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    31a4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    31a8:	4770      	bxne	lr
    31aa:	f092 0f00 	teq	r2, #0
    31ae:	bf14      	ite	ne
    31b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    31b4:	4770      	bxeq	lr
    31b6:	b530      	push	{r4, r5, lr}
    31b8:	f44f 7460 	mov.w	r4, #896	; 0x380
    31bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    31c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    31c4:	e720      	b.n	3008 <__adddf3+0x138>
    31c6:	bf00      	nop

000031c8 <__aeabi_ul2d>:
    31c8:	ea50 0201 	orrs.w	r2, r0, r1
    31cc:	bf08      	it	eq
    31ce:	4770      	bxeq	lr
    31d0:	b530      	push	{r4, r5, lr}
    31d2:	f04f 0500 	mov.w	r5, #0
    31d6:	e00a      	b.n	31ee <__aeabi_l2d+0x16>

000031d8 <__aeabi_l2d>:
    31d8:	ea50 0201 	orrs.w	r2, r0, r1
    31dc:	bf08      	it	eq
    31de:	4770      	bxeq	lr
    31e0:	b530      	push	{r4, r5, lr}
    31e2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    31e6:	d502      	bpl.n	31ee <__aeabi_l2d+0x16>
    31e8:	4240      	negs	r0, r0
    31ea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    31ee:	f44f 6480 	mov.w	r4, #1024	; 0x400
    31f2:	f104 0432 	add.w	r4, r4, #50	; 0x32
    31f6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    31fa:	f43f aedc 	beq.w	2fb6 <__adddf3+0xe6>
    31fe:	f04f 0203 	mov.w	r2, #3
    3202:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    3206:	bf18      	it	ne
    3208:	3203      	addne	r2, #3
    320a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    320e:	bf18      	it	ne
    3210:	3203      	addne	r2, #3
    3212:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    3216:	f1c2 0320 	rsb	r3, r2, #32
    321a:	fa00 fc03 	lsl.w	ip, r0, r3
    321e:	fa20 f002 	lsr.w	r0, r0, r2
    3222:	fa01 fe03 	lsl.w	lr, r1, r3
    3226:	ea40 000e 	orr.w	r0, r0, lr
    322a:	fa21 f102 	lsr.w	r1, r1, r2
    322e:	4414      	add	r4, r2
    3230:	e6c1      	b.n	2fb6 <__adddf3+0xe6>
    3232:	bf00      	nop

00003234 <__aeabi_dmul>:
    3234:	b570      	push	{r4, r5, r6, lr}
    3236:	f04f 0cff 	mov.w	ip, #255	; 0xff
    323a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    323e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    3242:	bf1d      	ittte	ne
    3244:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    3248:	ea94 0f0c 	teqne	r4, ip
    324c:	ea95 0f0c 	teqne	r5, ip
    3250:	f000 f8de 	bleq	3410 <__aeabi_dmul+0x1dc>
    3254:	442c      	add	r4, r5
    3256:	ea81 0603 	eor.w	r6, r1, r3
    325a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    325e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    3262:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    3266:	bf18      	it	ne
    3268:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    326c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    3270:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    3274:	d038      	beq.n	32e8 <__aeabi_dmul+0xb4>
    3276:	fba0 ce02 	umull	ip, lr, r0, r2
    327a:	f04f 0500 	mov.w	r5, #0
    327e:	fbe1 e502 	umlal	lr, r5, r1, r2
    3282:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    3286:	fbe0 e503 	umlal	lr, r5, r0, r3
    328a:	f04f 0600 	mov.w	r6, #0
    328e:	fbe1 5603 	umlal	r5, r6, r1, r3
    3292:	f09c 0f00 	teq	ip, #0
    3296:	bf18      	it	ne
    3298:	f04e 0e01 	orrne.w	lr, lr, #1
    329c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    32a0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    32a4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    32a8:	d204      	bcs.n	32b4 <__aeabi_dmul+0x80>
    32aa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    32ae:	416d      	adcs	r5, r5
    32b0:	eb46 0606 	adc.w	r6, r6, r6
    32b4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    32b8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    32bc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    32c0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    32c4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    32c8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    32cc:	bf88      	it	hi
    32ce:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    32d2:	d81e      	bhi.n	3312 <__aeabi_dmul+0xde>
    32d4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    32d8:	bf08      	it	eq
    32da:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    32de:	f150 0000 	adcs.w	r0, r0, #0
    32e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    32e6:	bd70      	pop	{r4, r5, r6, pc}
    32e8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    32ec:	ea46 0101 	orr.w	r1, r6, r1
    32f0:	ea40 0002 	orr.w	r0, r0, r2
    32f4:	ea81 0103 	eor.w	r1, r1, r3
    32f8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    32fc:	bfc2      	ittt	gt
    32fe:	ebd4 050c 	rsbsgt	r5, r4, ip
    3302:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    3306:	bd70      	popgt	{r4, r5, r6, pc}
    3308:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    330c:	f04f 0e00 	mov.w	lr, #0
    3310:	3c01      	subs	r4, #1
    3312:	f300 80ab 	bgt.w	346c <__aeabi_dmul+0x238>
    3316:	f114 0f36 	cmn.w	r4, #54	; 0x36
    331a:	bfde      	ittt	le
    331c:	2000      	movle	r0, #0
    331e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    3322:	bd70      	pople	{r4, r5, r6, pc}
    3324:	f1c4 0400 	rsb	r4, r4, #0
    3328:	3c20      	subs	r4, #32
    332a:	da35      	bge.n	3398 <__aeabi_dmul+0x164>
    332c:	340c      	adds	r4, #12
    332e:	dc1b      	bgt.n	3368 <__aeabi_dmul+0x134>
    3330:	f104 0414 	add.w	r4, r4, #20
    3334:	f1c4 0520 	rsb	r5, r4, #32
    3338:	fa00 f305 	lsl.w	r3, r0, r5
    333c:	fa20 f004 	lsr.w	r0, r0, r4
    3340:	fa01 f205 	lsl.w	r2, r1, r5
    3344:	ea40 0002 	orr.w	r0, r0, r2
    3348:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    334c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    3350:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    3354:	fa21 f604 	lsr.w	r6, r1, r4
    3358:	eb42 0106 	adc.w	r1, r2, r6
    335c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3360:	bf08      	it	eq
    3362:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    3366:	bd70      	pop	{r4, r5, r6, pc}
    3368:	f1c4 040c 	rsb	r4, r4, #12
    336c:	f1c4 0520 	rsb	r5, r4, #32
    3370:	fa00 f304 	lsl.w	r3, r0, r4
    3374:	fa20 f005 	lsr.w	r0, r0, r5
    3378:	fa01 f204 	lsl.w	r2, r1, r4
    337c:	ea40 0002 	orr.w	r0, r0, r2
    3380:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3384:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    3388:	f141 0100 	adc.w	r1, r1, #0
    338c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3390:	bf08      	it	eq
    3392:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    3396:	bd70      	pop	{r4, r5, r6, pc}
    3398:	f1c4 0520 	rsb	r5, r4, #32
    339c:	fa00 f205 	lsl.w	r2, r0, r5
    33a0:	ea4e 0e02 	orr.w	lr, lr, r2
    33a4:	fa20 f304 	lsr.w	r3, r0, r4
    33a8:	fa01 f205 	lsl.w	r2, r1, r5
    33ac:	ea43 0302 	orr.w	r3, r3, r2
    33b0:	fa21 f004 	lsr.w	r0, r1, r4
    33b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    33b8:	fa21 f204 	lsr.w	r2, r1, r4
    33bc:	ea20 0002 	bic.w	r0, r0, r2
    33c0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    33c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    33c8:	bf08      	it	eq
    33ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    33ce:	bd70      	pop	{r4, r5, r6, pc}
    33d0:	f094 0f00 	teq	r4, #0
    33d4:	d10f      	bne.n	33f6 <__aeabi_dmul+0x1c2>
    33d6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    33da:	0040      	lsls	r0, r0, #1
    33dc:	eb41 0101 	adc.w	r1, r1, r1
    33e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    33e4:	bf08      	it	eq
    33e6:	3c01      	subeq	r4, #1
    33e8:	d0f7      	beq.n	33da <__aeabi_dmul+0x1a6>
    33ea:	ea41 0106 	orr.w	r1, r1, r6
    33ee:	f095 0f00 	teq	r5, #0
    33f2:	bf18      	it	ne
    33f4:	4770      	bxne	lr
    33f6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    33fa:	0052      	lsls	r2, r2, #1
    33fc:	eb43 0303 	adc.w	r3, r3, r3
    3400:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    3404:	bf08      	it	eq
    3406:	3d01      	subeq	r5, #1
    3408:	d0f7      	beq.n	33fa <__aeabi_dmul+0x1c6>
    340a:	ea43 0306 	orr.w	r3, r3, r6
    340e:	4770      	bx	lr
    3410:	ea94 0f0c 	teq	r4, ip
    3414:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    3418:	bf18      	it	ne
    341a:	ea95 0f0c 	teqne	r5, ip
    341e:	d00c      	beq.n	343a <__aeabi_dmul+0x206>
    3420:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    3424:	bf18      	it	ne
    3426:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    342a:	d1d1      	bne.n	33d0 <__aeabi_dmul+0x19c>
    342c:	ea81 0103 	eor.w	r1, r1, r3
    3430:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3434:	f04f 0000 	mov.w	r0, #0
    3438:	bd70      	pop	{r4, r5, r6, pc}
    343a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    343e:	bf06      	itte	eq
    3440:	4610      	moveq	r0, r2
    3442:	4619      	moveq	r1, r3
    3444:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    3448:	d019      	beq.n	347e <__aeabi_dmul+0x24a>
    344a:	ea94 0f0c 	teq	r4, ip
    344e:	d102      	bne.n	3456 <__aeabi_dmul+0x222>
    3450:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    3454:	d113      	bne.n	347e <__aeabi_dmul+0x24a>
    3456:	ea95 0f0c 	teq	r5, ip
    345a:	d105      	bne.n	3468 <__aeabi_dmul+0x234>
    345c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    3460:	bf1c      	itt	ne
    3462:	4610      	movne	r0, r2
    3464:	4619      	movne	r1, r3
    3466:	d10a      	bne.n	347e <__aeabi_dmul+0x24a>
    3468:	ea81 0103 	eor.w	r1, r1, r3
    346c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3470:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    3474:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    3478:	f04f 0000 	mov.w	r0, #0
    347c:	bd70      	pop	{r4, r5, r6, pc}
    347e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    3482:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    3486:	bd70      	pop	{r4, r5, r6, pc}

00003488 <__aeabi_ddiv>:
    3488:	b570      	push	{r4, r5, r6, lr}
    348a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    348e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    3492:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    3496:	bf1d      	ittte	ne
    3498:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    349c:	ea94 0f0c 	teqne	r4, ip
    34a0:	ea95 0f0c 	teqne	r5, ip
    34a4:	f000 f8a7 	bleq	35f6 <__aeabi_ddiv+0x16e>
    34a8:	eba4 0405 	sub.w	r4, r4, r5
    34ac:	ea81 0e03 	eor.w	lr, r1, r3
    34b0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    34b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
    34b8:	f000 8088 	beq.w	35cc <__aeabi_ddiv+0x144>
    34bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
    34c0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    34c4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    34c8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    34cc:	ea4f 2202 	mov.w	r2, r2, lsl #8
    34d0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    34d4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    34d8:	ea4f 2600 	mov.w	r6, r0, lsl #8
    34dc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    34e0:	429d      	cmp	r5, r3
    34e2:	bf08      	it	eq
    34e4:	4296      	cmpeq	r6, r2
    34e6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    34ea:	f504 7440 	add.w	r4, r4, #768	; 0x300
    34ee:	d202      	bcs.n	34f6 <__aeabi_ddiv+0x6e>
    34f0:	085b      	lsrs	r3, r3, #1
    34f2:	ea4f 0232 	mov.w	r2, r2, rrx
    34f6:	1ab6      	subs	r6, r6, r2
    34f8:	eb65 0503 	sbc.w	r5, r5, r3
    34fc:	085b      	lsrs	r3, r3, #1
    34fe:	ea4f 0232 	mov.w	r2, r2, rrx
    3502:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    3506:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    350a:	ebb6 0e02 	subs.w	lr, r6, r2
    350e:	eb75 0e03 	sbcs.w	lr, r5, r3
    3512:	bf22      	ittt	cs
    3514:	1ab6      	subcs	r6, r6, r2
    3516:	4675      	movcs	r5, lr
    3518:	ea40 000c 	orrcs.w	r0, r0, ip
    351c:	085b      	lsrs	r3, r3, #1
    351e:	ea4f 0232 	mov.w	r2, r2, rrx
    3522:	ebb6 0e02 	subs.w	lr, r6, r2
    3526:	eb75 0e03 	sbcs.w	lr, r5, r3
    352a:	bf22      	ittt	cs
    352c:	1ab6      	subcs	r6, r6, r2
    352e:	4675      	movcs	r5, lr
    3530:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    3534:	085b      	lsrs	r3, r3, #1
    3536:	ea4f 0232 	mov.w	r2, r2, rrx
    353a:	ebb6 0e02 	subs.w	lr, r6, r2
    353e:	eb75 0e03 	sbcs.w	lr, r5, r3
    3542:	bf22      	ittt	cs
    3544:	1ab6      	subcs	r6, r6, r2
    3546:	4675      	movcs	r5, lr
    3548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    354c:	085b      	lsrs	r3, r3, #1
    354e:	ea4f 0232 	mov.w	r2, r2, rrx
    3552:	ebb6 0e02 	subs.w	lr, r6, r2
    3556:	eb75 0e03 	sbcs.w	lr, r5, r3
    355a:	bf22      	ittt	cs
    355c:	1ab6      	subcs	r6, r6, r2
    355e:	4675      	movcs	r5, lr
    3560:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    3564:	ea55 0e06 	orrs.w	lr, r5, r6
    3568:	d018      	beq.n	359c <__aeabi_ddiv+0x114>
    356a:	ea4f 1505 	mov.w	r5, r5, lsl #4
    356e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    3572:	ea4f 1606 	mov.w	r6, r6, lsl #4
    3576:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    357a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    357e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    3582:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    3586:	d1c0      	bne.n	350a <__aeabi_ddiv+0x82>
    3588:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    358c:	d10b      	bne.n	35a6 <__aeabi_ddiv+0x11e>
    358e:	ea41 0100 	orr.w	r1, r1, r0
    3592:	f04f 0000 	mov.w	r0, #0
    3596:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    359a:	e7b6      	b.n	350a <__aeabi_ddiv+0x82>
    359c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    35a0:	bf04      	itt	eq
    35a2:	4301      	orreq	r1, r0
    35a4:	2000      	moveq	r0, #0
    35a6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    35aa:	bf88      	it	hi
    35ac:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    35b0:	f63f aeaf 	bhi.w	3312 <__aeabi_dmul+0xde>
    35b4:	ebb5 0c03 	subs.w	ip, r5, r3
    35b8:	bf04      	itt	eq
    35ba:	ebb6 0c02 	subseq.w	ip, r6, r2
    35be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    35c2:	f150 0000 	adcs.w	r0, r0, #0
    35c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    35ca:	bd70      	pop	{r4, r5, r6, pc}
    35cc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    35d0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    35d4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    35d8:	bfc2      	ittt	gt
    35da:	ebd4 050c 	rsbsgt	r5, r4, ip
    35de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    35e2:	bd70      	popgt	{r4, r5, r6, pc}
    35e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    35e8:	f04f 0e00 	mov.w	lr, #0
    35ec:	3c01      	subs	r4, #1
    35ee:	e690      	b.n	3312 <__aeabi_dmul+0xde>
    35f0:	ea45 0e06 	orr.w	lr, r5, r6
    35f4:	e68d      	b.n	3312 <__aeabi_dmul+0xde>
    35f6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    35fa:	ea94 0f0c 	teq	r4, ip
    35fe:	bf08      	it	eq
    3600:	ea95 0f0c 	teqeq	r5, ip
    3604:	f43f af3b 	beq.w	347e <__aeabi_dmul+0x24a>
    3608:	ea94 0f0c 	teq	r4, ip
    360c:	d10a      	bne.n	3624 <__aeabi_ddiv+0x19c>
    360e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    3612:	f47f af34 	bne.w	347e <__aeabi_dmul+0x24a>
    3616:	ea95 0f0c 	teq	r5, ip
    361a:	f47f af25 	bne.w	3468 <__aeabi_dmul+0x234>
    361e:	4610      	mov	r0, r2
    3620:	4619      	mov	r1, r3
    3622:	e72c      	b.n	347e <__aeabi_dmul+0x24a>
    3624:	ea95 0f0c 	teq	r5, ip
    3628:	d106      	bne.n	3638 <__aeabi_ddiv+0x1b0>
    362a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    362e:	f43f aefd 	beq.w	342c <__aeabi_dmul+0x1f8>
    3632:	4610      	mov	r0, r2
    3634:	4619      	mov	r1, r3
    3636:	e722      	b.n	347e <__aeabi_dmul+0x24a>
    3638:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    363c:	bf18      	it	ne
    363e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    3642:	f47f aec5 	bne.w	33d0 <__aeabi_dmul+0x19c>
    3646:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    364a:	f47f af0d 	bne.w	3468 <__aeabi_dmul+0x234>
    364e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    3652:	f47f aeeb 	bne.w	342c <__aeabi_dmul+0x1f8>
    3656:	e712      	b.n	347e <__aeabi_dmul+0x24a>

00003658 <__gedf2>:
    3658:	f04f 3cff 	mov.w	ip, #4294967295
    365c:	e006      	b.n	366c <__cmpdf2+0x4>
    365e:	bf00      	nop

00003660 <__ledf2>:
    3660:	f04f 0c01 	mov.w	ip, #1
    3664:	e002      	b.n	366c <__cmpdf2+0x4>
    3666:	bf00      	nop

00003668 <__cmpdf2>:
    3668:	f04f 0c01 	mov.w	ip, #1
    366c:	f84d cd04 	str.w	ip, [sp, #-4]!
    3670:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    3674:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    3678:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    367c:	bf18      	it	ne
    367e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    3682:	d01b      	beq.n	36bc <__cmpdf2+0x54>
    3684:	b001      	add	sp, #4
    3686:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    368a:	bf0c      	ite	eq
    368c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    3690:	ea91 0f03 	teqne	r1, r3
    3694:	bf02      	ittt	eq
    3696:	ea90 0f02 	teqeq	r0, r2
    369a:	2000      	moveq	r0, #0
    369c:	4770      	bxeq	lr
    369e:	f110 0f00 	cmn.w	r0, #0
    36a2:	ea91 0f03 	teq	r1, r3
    36a6:	bf58      	it	pl
    36a8:	4299      	cmppl	r1, r3
    36aa:	bf08      	it	eq
    36ac:	4290      	cmpeq	r0, r2
    36ae:	bf2c      	ite	cs
    36b0:	17d8      	asrcs	r0, r3, #31
    36b2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    36b6:	f040 0001 	orr.w	r0, r0, #1
    36ba:	4770      	bx	lr
    36bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    36c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    36c4:	d102      	bne.n	36cc <__cmpdf2+0x64>
    36c6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    36ca:	d107      	bne.n	36dc <__cmpdf2+0x74>
    36cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    36d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    36d4:	d1d6      	bne.n	3684 <__cmpdf2+0x1c>
    36d6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    36da:	d0d3      	beq.n	3684 <__cmpdf2+0x1c>
    36dc:	f85d 0b04 	ldr.w	r0, [sp], #4
    36e0:	4770      	bx	lr
    36e2:	bf00      	nop

000036e4 <__aeabi_cdrcmple>:
    36e4:	4684      	mov	ip, r0
    36e6:	4610      	mov	r0, r2
    36e8:	4662      	mov	r2, ip
    36ea:	468c      	mov	ip, r1
    36ec:	4619      	mov	r1, r3
    36ee:	4663      	mov	r3, ip
    36f0:	e000      	b.n	36f4 <__aeabi_cdcmpeq>
    36f2:	bf00      	nop

000036f4 <__aeabi_cdcmpeq>:
    36f4:	b501      	push	{r0, lr}
    36f6:	f7ff ffb7 	bl	3668 <__cmpdf2>
    36fa:	2800      	cmp	r0, #0
    36fc:	bf48      	it	mi
    36fe:	f110 0f00 	cmnmi.w	r0, #0
    3702:	bd01      	pop	{r0, pc}

00003704 <__aeabi_dcmpeq>:
    3704:	f84d ed08 	str.w	lr, [sp, #-8]!
    3708:	f7ff fff4 	bl	36f4 <__aeabi_cdcmpeq>
    370c:	bf0c      	ite	eq
    370e:	2001      	moveq	r0, #1
    3710:	2000      	movne	r0, #0
    3712:	f85d fb08 	ldr.w	pc, [sp], #8
    3716:	bf00      	nop

00003718 <__aeabi_dcmplt>:
    3718:	f84d ed08 	str.w	lr, [sp, #-8]!
    371c:	f7ff ffea 	bl	36f4 <__aeabi_cdcmpeq>
    3720:	bf34      	ite	cc
    3722:	2001      	movcc	r0, #1
    3724:	2000      	movcs	r0, #0
    3726:	f85d fb08 	ldr.w	pc, [sp], #8
    372a:	bf00      	nop

0000372c <__aeabi_dcmple>:
    372c:	f84d ed08 	str.w	lr, [sp, #-8]!
    3730:	f7ff ffe0 	bl	36f4 <__aeabi_cdcmpeq>
    3734:	bf94      	ite	ls
    3736:	2001      	movls	r0, #1
    3738:	2000      	movhi	r0, #0
    373a:	f85d fb08 	ldr.w	pc, [sp], #8
    373e:	bf00      	nop

00003740 <__aeabi_dcmpge>:
    3740:	f84d ed08 	str.w	lr, [sp, #-8]!
    3744:	f7ff ffce 	bl	36e4 <__aeabi_cdrcmple>
    3748:	bf94      	ite	ls
    374a:	2001      	movls	r0, #1
    374c:	2000      	movhi	r0, #0
    374e:	f85d fb08 	ldr.w	pc, [sp], #8
    3752:	bf00      	nop

00003754 <__aeabi_dcmpgt>:
    3754:	f84d ed08 	str.w	lr, [sp, #-8]!
    3758:	f7ff ffc4 	bl	36e4 <__aeabi_cdrcmple>
    375c:	bf34      	ite	cc
    375e:	2001      	movcc	r0, #1
    3760:	2000      	movcs	r0, #0
    3762:	f85d fb08 	ldr.w	pc, [sp], #8
    3766:	bf00      	nop

00003768 <__aeabi_d2iz>:
    3768:	ea4f 0241 	mov.w	r2, r1, lsl #1
    376c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    3770:	d215      	bcs.n	379e <__aeabi_d2iz+0x36>
    3772:	d511      	bpl.n	3798 <__aeabi_d2iz+0x30>
    3774:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    3778:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    377c:	d912      	bls.n	37a4 <__aeabi_d2iz+0x3c>
    377e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    3782:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    3786:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    378a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    378e:	fa23 f002 	lsr.w	r0, r3, r2
    3792:	bf18      	it	ne
    3794:	4240      	negne	r0, r0
    3796:	4770      	bx	lr
    3798:	f04f 0000 	mov.w	r0, #0
    379c:	4770      	bx	lr
    379e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    37a2:	d105      	bne.n	37b0 <__aeabi_d2iz+0x48>
    37a4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    37a8:	bf08      	it	eq
    37aa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    37ae:	4770      	bx	lr
    37b0:	f04f 0000 	mov.w	r0, #0
    37b4:	4770      	bx	lr
    37b6:	bf00      	nop

000037b8 <__aeabi_d2uiz>:
    37b8:	004a      	lsls	r2, r1, #1
    37ba:	d211      	bcs.n	37e0 <__aeabi_d2uiz+0x28>
    37bc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    37c0:	d211      	bcs.n	37e6 <__aeabi_d2uiz+0x2e>
    37c2:	d50d      	bpl.n	37e0 <__aeabi_d2uiz+0x28>
    37c4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    37c8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    37cc:	d40e      	bmi.n	37ec <__aeabi_d2uiz+0x34>
    37ce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    37d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    37d6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    37da:	fa23 f002 	lsr.w	r0, r3, r2
    37de:	4770      	bx	lr
    37e0:	f04f 0000 	mov.w	r0, #0
    37e4:	4770      	bx	lr
    37e6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    37ea:	d102      	bne.n	37f2 <__aeabi_d2uiz+0x3a>
    37ec:	f04f 30ff 	mov.w	r0, #4294967295
    37f0:	4770      	bx	lr
    37f2:	f04f 0000 	mov.w	r0, #0
    37f6:	4770      	bx	lr

000037f8 <__libc_init_array>:
    37f8:	b570      	push	{r4, r5, r6, lr}
    37fa:	f64a 66e8 	movw	r6, #44776	; 0xaee8
    37fe:	f64a 65e8 	movw	r5, #44776	; 0xaee8
    3802:	f2c0 0600 	movt	r6, #0
    3806:	f2c0 0500 	movt	r5, #0
    380a:	1b76      	subs	r6, r6, r5
    380c:	10b6      	asrs	r6, r6, #2
    380e:	d006      	beq.n	381e <__libc_init_array+0x26>
    3810:	2400      	movs	r4, #0
    3812:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    3816:	3401      	adds	r4, #1
    3818:	4798      	blx	r3
    381a:	42a6      	cmp	r6, r4
    381c:	d8f9      	bhi.n	3812 <__libc_init_array+0x1a>
    381e:	f64a 65e8 	movw	r5, #44776	; 0xaee8
    3822:	f64a 66ec 	movw	r6, #44780	; 0xaeec
    3826:	f2c0 0500 	movt	r5, #0
    382a:	f2c0 0600 	movt	r6, #0
    382e:	1b76      	subs	r6, r6, r5
    3830:	f007 fb4e 	bl	aed0 <_init>
    3834:	10b6      	asrs	r6, r6, #2
    3836:	d006      	beq.n	3846 <__libc_init_array+0x4e>
    3838:	2400      	movs	r4, #0
    383a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    383e:	3401      	adds	r4, #1
    3840:	4798      	blx	r3
    3842:	42a6      	cmp	r6, r4
    3844:	d8f9      	bhi.n	383a <__libc_init_array+0x42>
    3846:	bd70      	pop	{r4, r5, r6, pc}

00003848 <free>:
    3848:	f240 0354 	movw	r3, #84	; 0x54
    384c:	4601      	mov	r1, r0
    384e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3852:	6818      	ldr	r0, [r3, #0]
    3854:	f004 be50 	b.w	84f8 <_free_r>

00003858 <malloc>:
    3858:	f240 0354 	movw	r3, #84	; 0x54
    385c:	4601      	mov	r1, r0
    385e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3862:	6818      	ldr	r0, [r3, #0]
    3864:	f000 b800 	b.w	3868 <_malloc_r>

00003868 <_malloc_r>:
    3868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    386c:	f101 040b 	add.w	r4, r1, #11
    3870:	2c16      	cmp	r4, #22
    3872:	b083      	sub	sp, #12
    3874:	4606      	mov	r6, r0
    3876:	d82f      	bhi.n	38d8 <_malloc_r+0x70>
    3878:	2300      	movs	r3, #0
    387a:	2410      	movs	r4, #16
    387c:	428c      	cmp	r4, r1
    387e:	bf2c      	ite	cs
    3880:	4619      	movcs	r1, r3
    3882:	f043 0101 	orrcc.w	r1, r3, #1
    3886:	2900      	cmp	r1, #0
    3888:	d130      	bne.n	38ec <_malloc_r+0x84>
    388a:	4630      	mov	r0, r6
    388c:	f000 fabe 	bl	3e0c <__malloc_lock>
    3890:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    3894:	d22e      	bcs.n	38f4 <_malloc_r+0x8c>
    3896:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    389a:	f240 1548 	movw	r5, #328	; 0x148
    389e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    38a2:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    38a6:	68d3      	ldr	r3, [r2, #12]
    38a8:	4293      	cmp	r3, r2
    38aa:	f000 8206 	beq.w	3cba <_malloc_r+0x452>
    38ae:	685a      	ldr	r2, [r3, #4]
    38b0:	f103 0508 	add.w	r5, r3, #8
    38b4:	68d9      	ldr	r1, [r3, #12]
    38b6:	4630      	mov	r0, r6
    38b8:	f022 0c03 	bic.w	ip, r2, #3
    38bc:	689a      	ldr	r2, [r3, #8]
    38be:	4463      	add	r3, ip
    38c0:	685c      	ldr	r4, [r3, #4]
    38c2:	608a      	str	r2, [r1, #8]
    38c4:	f044 0401 	orr.w	r4, r4, #1
    38c8:	60d1      	str	r1, [r2, #12]
    38ca:	605c      	str	r4, [r3, #4]
    38cc:	f000 faa0 	bl	3e10 <__malloc_unlock>
    38d0:	4628      	mov	r0, r5
    38d2:	b003      	add	sp, #12
    38d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    38d8:	f024 0407 	bic.w	r4, r4, #7
    38dc:	0fe3      	lsrs	r3, r4, #31
    38de:	428c      	cmp	r4, r1
    38e0:	bf2c      	ite	cs
    38e2:	4619      	movcs	r1, r3
    38e4:	f043 0101 	orrcc.w	r1, r3, #1
    38e8:	2900      	cmp	r1, #0
    38ea:	d0ce      	beq.n	388a <_malloc_r+0x22>
    38ec:	230c      	movs	r3, #12
    38ee:	2500      	movs	r5, #0
    38f0:	6033      	str	r3, [r6, #0]
    38f2:	e7ed      	b.n	38d0 <_malloc_r+0x68>
    38f4:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    38f8:	bf04      	itt	eq
    38fa:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    38fe:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    3902:	f040 8090 	bne.w	3a26 <_malloc_r+0x1be>
    3906:	f240 1548 	movw	r5, #328	; 0x148
    390a:	f2c2 0500 	movt	r5, #8192	; 0x2000
    390e:	1828      	adds	r0, r5, r0
    3910:	68c3      	ldr	r3, [r0, #12]
    3912:	4298      	cmp	r0, r3
    3914:	d106      	bne.n	3924 <_malloc_r+0xbc>
    3916:	e00d      	b.n	3934 <_malloc_r+0xcc>
    3918:	2a00      	cmp	r2, #0
    391a:	f280 816f 	bge.w	3bfc <_malloc_r+0x394>
    391e:	68db      	ldr	r3, [r3, #12]
    3920:	4298      	cmp	r0, r3
    3922:	d007      	beq.n	3934 <_malloc_r+0xcc>
    3924:	6859      	ldr	r1, [r3, #4]
    3926:	f021 0103 	bic.w	r1, r1, #3
    392a:	1b0a      	subs	r2, r1, r4
    392c:	2a0f      	cmp	r2, #15
    392e:	ddf3      	ble.n	3918 <_malloc_r+0xb0>
    3930:	f10e 3eff 	add.w	lr, lr, #4294967295
    3934:	f10e 0e01 	add.w	lr, lr, #1
    3938:	f240 1748 	movw	r7, #328	; 0x148
    393c:	f2c2 0700 	movt	r7, #8192	; 0x2000
    3940:	f107 0108 	add.w	r1, r7, #8
    3944:	688b      	ldr	r3, [r1, #8]
    3946:	4299      	cmp	r1, r3
    3948:	bf08      	it	eq
    394a:	687a      	ldreq	r2, [r7, #4]
    394c:	d026      	beq.n	399c <_malloc_r+0x134>
    394e:	685a      	ldr	r2, [r3, #4]
    3950:	f022 0c03 	bic.w	ip, r2, #3
    3954:	ebc4 020c 	rsb	r2, r4, ip
    3958:	2a0f      	cmp	r2, #15
    395a:	f300 8194 	bgt.w	3c86 <_malloc_r+0x41e>
    395e:	2a00      	cmp	r2, #0
    3960:	60c9      	str	r1, [r1, #12]
    3962:	6089      	str	r1, [r1, #8]
    3964:	f280 8099 	bge.w	3a9a <_malloc_r+0x232>
    3968:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    396c:	f080 8165 	bcs.w	3c3a <_malloc_r+0x3d2>
    3970:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    3974:	f04f 0a01 	mov.w	sl, #1
    3978:	687a      	ldr	r2, [r7, #4]
    397a:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    397e:	ea4f 0cac 	mov.w	ip, ip, asr #2
    3982:	fa0a fc0c 	lsl.w	ip, sl, ip
    3986:	60d8      	str	r0, [r3, #12]
    3988:	f8d0 8008 	ldr.w	r8, [r0, #8]
    398c:	ea4c 0202 	orr.w	r2, ip, r2
    3990:	607a      	str	r2, [r7, #4]
    3992:	f8c3 8008 	str.w	r8, [r3, #8]
    3996:	f8c8 300c 	str.w	r3, [r8, #12]
    399a:	6083      	str	r3, [r0, #8]
    399c:	f04f 0c01 	mov.w	ip, #1
    39a0:	ea4f 03ae 	mov.w	r3, lr, asr #2
    39a4:	fa0c fc03 	lsl.w	ip, ip, r3
    39a8:	4594      	cmp	ip, r2
    39aa:	f200 8082 	bhi.w	3ab2 <_malloc_r+0x24a>
    39ae:	ea12 0f0c 	tst.w	r2, ip
    39b2:	d108      	bne.n	39c6 <_malloc_r+0x15e>
    39b4:	f02e 0e03 	bic.w	lr, lr, #3
    39b8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    39bc:	f10e 0e04 	add.w	lr, lr, #4
    39c0:	ea12 0f0c 	tst.w	r2, ip
    39c4:	d0f8      	beq.n	39b8 <_malloc_r+0x150>
    39c6:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    39ca:	46f2      	mov	sl, lr
    39cc:	46c8      	mov	r8, r9
    39ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
    39d2:	4598      	cmp	r8, r3
    39d4:	d107      	bne.n	39e6 <_malloc_r+0x17e>
    39d6:	e168      	b.n	3caa <_malloc_r+0x442>
    39d8:	2a00      	cmp	r2, #0
    39da:	f280 8178 	bge.w	3cce <_malloc_r+0x466>
    39de:	68db      	ldr	r3, [r3, #12]
    39e0:	4598      	cmp	r8, r3
    39e2:	f000 8162 	beq.w	3caa <_malloc_r+0x442>
    39e6:	6858      	ldr	r0, [r3, #4]
    39e8:	f020 0003 	bic.w	r0, r0, #3
    39ec:	1b02      	subs	r2, r0, r4
    39ee:	2a0f      	cmp	r2, #15
    39f0:	ddf2      	ble.n	39d8 <_malloc_r+0x170>
    39f2:	461d      	mov	r5, r3
    39f4:	191f      	adds	r7, r3, r4
    39f6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    39fa:	f044 0e01 	orr.w	lr, r4, #1
    39fe:	f855 4f08 	ldr.w	r4, [r5, #8]!
    3a02:	4630      	mov	r0, r6
    3a04:	50ba      	str	r2, [r7, r2]
    3a06:	f042 0201 	orr.w	r2, r2, #1
    3a0a:	f8c3 e004 	str.w	lr, [r3, #4]
    3a0e:	f8cc 4008 	str.w	r4, [ip, #8]
    3a12:	f8c4 c00c 	str.w	ip, [r4, #12]
    3a16:	608f      	str	r7, [r1, #8]
    3a18:	60cf      	str	r7, [r1, #12]
    3a1a:	607a      	str	r2, [r7, #4]
    3a1c:	60b9      	str	r1, [r7, #8]
    3a1e:	60f9      	str	r1, [r7, #12]
    3a20:	f000 f9f6 	bl	3e10 <__malloc_unlock>
    3a24:	e754      	b.n	38d0 <_malloc_r+0x68>
    3a26:	f1be 0f04 	cmp.w	lr, #4
    3a2a:	bf9e      	ittt	ls
    3a2c:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    3a30:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    3a34:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    3a38:	f67f af65 	bls.w	3906 <_malloc_r+0x9e>
    3a3c:	f1be 0f14 	cmp.w	lr, #20
    3a40:	bf9c      	itt	ls
    3a42:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    3a46:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    3a4a:	f67f af5c 	bls.w	3906 <_malloc_r+0x9e>
    3a4e:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    3a52:	bf9e      	ittt	ls
    3a54:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    3a58:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    3a5c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    3a60:	f67f af51 	bls.w	3906 <_malloc_r+0x9e>
    3a64:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    3a68:	bf9e      	ittt	ls
    3a6a:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    3a6e:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    3a72:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    3a76:	f67f af46 	bls.w	3906 <_malloc_r+0x9e>
    3a7a:	f240 5354 	movw	r3, #1364	; 0x554
    3a7e:	459e      	cmp	lr, r3
    3a80:	bf95      	itete	ls
    3a82:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    3a86:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    3a8a:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    3a8e:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    3a92:	bf98      	it	ls
    3a94:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    3a98:	e735      	b.n	3906 <_malloc_r+0x9e>
    3a9a:	eb03 020c 	add.w	r2, r3, ip
    3a9e:	f103 0508 	add.w	r5, r3, #8
    3aa2:	4630      	mov	r0, r6
    3aa4:	6853      	ldr	r3, [r2, #4]
    3aa6:	f043 0301 	orr.w	r3, r3, #1
    3aaa:	6053      	str	r3, [r2, #4]
    3aac:	f000 f9b0 	bl	3e10 <__malloc_unlock>
    3ab0:	e70e      	b.n	38d0 <_malloc_r+0x68>
    3ab2:	f8d7 8008 	ldr.w	r8, [r7, #8]
    3ab6:	f8d8 3004 	ldr.w	r3, [r8, #4]
    3aba:	f023 0903 	bic.w	r9, r3, #3
    3abe:	ebc4 0209 	rsb	r2, r4, r9
    3ac2:	454c      	cmp	r4, r9
    3ac4:	bf94      	ite	ls
    3ac6:	2300      	movls	r3, #0
    3ac8:	2301      	movhi	r3, #1
    3aca:	2a0f      	cmp	r2, #15
    3acc:	bfd8      	it	le
    3ace:	f043 0301 	orrle.w	r3, r3, #1
    3ad2:	2b00      	cmp	r3, #0
    3ad4:	f000 80a1 	beq.w	3c1a <_malloc_r+0x3b2>
    3ad8:	f240 5b88 	movw	fp, #1416	; 0x588
    3adc:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    3ae0:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    3ae4:	f8db 3000 	ldr.w	r3, [fp]
    3ae8:	3310      	adds	r3, #16
    3aea:	191b      	adds	r3, r3, r4
    3aec:	f1b2 3fff 	cmp.w	r2, #4294967295
    3af0:	d006      	beq.n	3b00 <_malloc_r+0x298>
    3af2:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    3af6:	331f      	adds	r3, #31
    3af8:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    3afc:	f023 031f 	bic.w	r3, r3, #31
    3b00:	4619      	mov	r1, r3
    3b02:	4630      	mov	r0, r6
    3b04:	9301      	str	r3, [sp, #4]
    3b06:	f000 fa7f 	bl	4008 <_sbrk_r>
    3b0a:	9b01      	ldr	r3, [sp, #4]
    3b0c:	f1b0 3fff 	cmp.w	r0, #4294967295
    3b10:	4682      	mov	sl, r0
    3b12:	f000 80f4 	beq.w	3cfe <_malloc_r+0x496>
    3b16:	eb08 0109 	add.w	r1, r8, r9
    3b1a:	4281      	cmp	r1, r0
    3b1c:	f200 80ec 	bhi.w	3cf8 <_malloc_r+0x490>
    3b20:	f8db 2004 	ldr.w	r2, [fp, #4]
    3b24:	189a      	adds	r2, r3, r2
    3b26:	4551      	cmp	r1, sl
    3b28:	f8cb 2004 	str.w	r2, [fp, #4]
    3b2c:	f000 8145 	beq.w	3dba <_malloc_r+0x552>
    3b30:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    3b34:	f240 1048 	movw	r0, #328	; 0x148
    3b38:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3b3c:	f1b5 3fff 	cmp.w	r5, #4294967295
    3b40:	bf08      	it	eq
    3b42:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    3b46:	d003      	beq.n	3b50 <_malloc_r+0x2e8>
    3b48:	4452      	add	r2, sl
    3b4a:	1a51      	subs	r1, r2, r1
    3b4c:	f8cb 1004 	str.w	r1, [fp, #4]
    3b50:	f01a 0507 	ands.w	r5, sl, #7
    3b54:	4630      	mov	r0, r6
    3b56:	bf17      	itett	ne
    3b58:	f1c5 0508 	rsbne	r5, r5, #8
    3b5c:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    3b60:	44aa      	addne	sl, r5
    3b62:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    3b66:	4453      	add	r3, sl
    3b68:	051b      	lsls	r3, r3, #20
    3b6a:	0d1b      	lsrs	r3, r3, #20
    3b6c:	1aed      	subs	r5, r5, r3
    3b6e:	4629      	mov	r1, r5
    3b70:	f000 fa4a 	bl	4008 <_sbrk_r>
    3b74:	f1b0 3fff 	cmp.w	r0, #4294967295
    3b78:	f000 812c 	beq.w	3dd4 <_malloc_r+0x56c>
    3b7c:	ebca 0100 	rsb	r1, sl, r0
    3b80:	1949      	adds	r1, r1, r5
    3b82:	f041 0101 	orr.w	r1, r1, #1
    3b86:	f8db 2004 	ldr.w	r2, [fp, #4]
    3b8a:	f240 5388 	movw	r3, #1416	; 0x588
    3b8e:	f8c7 a008 	str.w	sl, [r7, #8]
    3b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b96:	18aa      	adds	r2, r5, r2
    3b98:	45b8      	cmp	r8, r7
    3b9a:	f8cb 2004 	str.w	r2, [fp, #4]
    3b9e:	f8ca 1004 	str.w	r1, [sl, #4]
    3ba2:	d017      	beq.n	3bd4 <_malloc_r+0x36c>
    3ba4:	f1b9 0f0f 	cmp.w	r9, #15
    3ba8:	f240 80df 	bls.w	3d6a <_malloc_r+0x502>
    3bac:	f1a9 010c 	sub.w	r1, r9, #12
    3bb0:	2505      	movs	r5, #5
    3bb2:	f021 0107 	bic.w	r1, r1, #7
    3bb6:	eb08 0001 	add.w	r0, r8, r1
    3bba:	290f      	cmp	r1, #15
    3bbc:	6085      	str	r5, [r0, #8]
    3bbe:	6045      	str	r5, [r0, #4]
    3bc0:	f8d8 0004 	ldr.w	r0, [r8, #4]
    3bc4:	f000 0001 	and.w	r0, r0, #1
    3bc8:	ea41 0000 	orr.w	r0, r1, r0
    3bcc:	f8c8 0004 	str.w	r0, [r8, #4]
    3bd0:	f200 80ac 	bhi.w	3d2c <_malloc_r+0x4c4>
    3bd4:	46d0      	mov	r8, sl
    3bd6:	f240 5388 	movw	r3, #1416	; 0x588
    3bda:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    3bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3be2:	428a      	cmp	r2, r1
    3be4:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    3be8:	bf88      	it	hi
    3bea:	62da      	strhi	r2, [r3, #44]	; 0x2c
    3bec:	f240 5388 	movw	r3, #1416	; 0x588
    3bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3bf4:	428a      	cmp	r2, r1
    3bf6:	bf88      	it	hi
    3bf8:	631a      	strhi	r2, [r3, #48]	; 0x30
    3bfa:	e082      	b.n	3d02 <_malloc_r+0x49a>
    3bfc:	185c      	adds	r4, r3, r1
    3bfe:	689a      	ldr	r2, [r3, #8]
    3c00:	68d9      	ldr	r1, [r3, #12]
    3c02:	4630      	mov	r0, r6
    3c04:	6866      	ldr	r6, [r4, #4]
    3c06:	f103 0508 	add.w	r5, r3, #8
    3c0a:	608a      	str	r2, [r1, #8]
    3c0c:	f046 0301 	orr.w	r3, r6, #1
    3c10:	60d1      	str	r1, [r2, #12]
    3c12:	6063      	str	r3, [r4, #4]
    3c14:	f000 f8fc 	bl	3e10 <__malloc_unlock>
    3c18:	e65a      	b.n	38d0 <_malloc_r+0x68>
    3c1a:	eb08 0304 	add.w	r3, r8, r4
    3c1e:	f042 0201 	orr.w	r2, r2, #1
    3c22:	f044 0401 	orr.w	r4, r4, #1
    3c26:	4630      	mov	r0, r6
    3c28:	f8c8 4004 	str.w	r4, [r8, #4]
    3c2c:	f108 0508 	add.w	r5, r8, #8
    3c30:	605a      	str	r2, [r3, #4]
    3c32:	60bb      	str	r3, [r7, #8]
    3c34:	f000 f8ec 	bl	3e10 <__malloc_unlock>
    3c38:	e64a      	b.n	38d0 <_malloc_r+0x68>
    3c3a:	ea4f 225c 	mov.w	r2, ip, lsr #9
    3c3e:	2a04      	cmp	r2, #4
    3c40:	d954      	bls.n	3cec <_malloc_r+0x484>
    3c42:	2a14      	cmp	r2, #20
    3c44:	f200 8089 	bhi.w	3d5a <_malloc_r+0x4f2>
    3c48:	325b      	adds	r2, #91	; 0x5b
    3c4a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    3c4e:	44a8      	add	r8, r5
    3c50:	f240 1748 	movw	r7, #328	; 0x148
    3c54:	f2c2 0700 	movt	r7, #8192	; 0x2000
    3c58:	f8d8 0008 	ldr.w	r0, [r8, #8]
    3c5c:	4540      	cmp	r0, r8
    3c5e:	d103      	bne.n	3c68 <_malloc_r+0x400>
    3c60:	e06f      	b.n	3d42 <_malloc_r+0x4da>
    3c62:	6880      	ldr	r0, [r0, #8]
    3c64:	4580      	cmp	r8, r0
    3c66:	d004      	beq.n	3c72 <_malloc_r+0x40a>
    3c68:	6842      	ldr	r2, [r0, #4]
    3c6a:	f022 0203 	bic.w	r2, r2, #3
    3c6e:	4594      	cmp	ip, r2
    3c70:	d3f7      	bcc.n	3c62 <_malloc_r+0x3fa>
    3c72:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    3c76:	f8c3 c00c 	str.w	ip, [r3, #12]
    3c7a:	6098      	str	r0, [r3, #8]
    3c7c:	687a      	ldr	r2, [r7, #4]
    3c7e:	60c3      	str	r3, [r0, #12]
    3c80:	f8cc 3008 	str.w	r3, [ip, #8]
    3c84:	e68a      	b.n	399c <_malloc_r+0x134>
    3c86:	191f      	adds	r7, r3, r4
    3c88:	4630      	mov	r0, r6
    3c8a:	f044 0401 	orr.w	r4, r4, #1
    3c8e:	60cf      	str	r7, [r1, #12]
    3c90:	605c      	str	r4, [r3, #4]
    3c92:	f103 0508 	add.w	r5, r3, #8
    3c96:	50ba      	str	r2, [r7, r2]
    3c98:	f042 0201 	orr.w	r2, r2, #1
    3c9c:	608f      	str	r7, [r1, #8]
    3c9e:	607a      	str	r2, [r7, #4]
    3ca0:	60b9      	str	r1, [r7, #8]
    3ca2:	60f9      	str	r1, [r7, #12]
    3ca4:	f000 f8b4 	bl	3e10 <__malloc_unlock>
    3ca8:	e612      	b.n	38d0 <_malloc_r+0x68>
    3caa:	f10a 0a01 	add.w	sl, sl, #1
    3cae:	f01a 0f03 	tst.w	sl, #3
    3cb2:	d05f      	beq.n	3d74 <_malloc_r+0x50c>
    3cb4:	f103 0808 	add.w	r8, r3, #8
    3cb8:	e689      	b.n	39ce <_malloc_r+0x166>
    3cba:	f103 0208 	add.w	r2, r3, #8
    3cbe:	68d3      	ldr	r3, [r2, #12]
    3cc0:	429a      	cmp	r2, r3
    3cc2:	bf08      	it	eq
    3cc4:	f10e 0e02 	addeq.w	lr, lr, #2
    3cc8:	f43f ae36 	beq.w	3938 <_malloc_r+0xd0>
    3ccc:	e5ef      	b.n	38ae <_malloc_r+0x46>
    3cce:	461d      	mov	r5, r3
    3cd0:	1819      	adds	r1, r3, r0
    3cd2:	68da      	ldr	r2, [r3, #12]
    3cd4:	4630      	mov	r0, r6
    3cd6:	f855 3f08 	ldr.w	r3, [r5, #8]!
    3cda:	684c      	ldr	r4, [r1, #4]
    3cdc:	6093      	str	r3, [r2, #8]
    3cde:	f044 0401 	orr.w	r4, r4, #1
    3ce2:	60da      	str	r2, [r3, #12]
    3ce4:	604c      	str	r4, [r1, #4]
    3ce6:	f000 f893 	bl	3e10 <__malloc_unlock>
    3cea:	e5f1      	b.n	38d0 <_malloc_r+0x68>
    3cec:	ea4f 129c 	mov.w	r2, ip, lsr #6
    3cf0:	3238      	adds	r2, #56	; 0x38
    3cf2:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    3cf6:	e7aa      	b.n	3c4e <_malloc_r+0x3e6>
    3cf8:	45b8      	cmp	r8, r7
    3cfa:	f43f af11 	beq.w	3b20 <_malloc_r+0x2b8>
    3cfe:	f8d7 8008 	ldr.w	r8, [r7, #8]
    3d02:	f8d8 2004 	ldr.w	r2, [r8, #4]
    3d06:	f022 0203 	bic.w	r2, r2, #3
    3d0a:	4294      	cmp	r4, r2
    3d0c:	bf94      	ite	ls
    3d0e:	2300      	movls	r3, #0
    3d10:	2301      	movhi	r3, #1
    3d12:	1b12      	subs	r2, r2, r4
    3d14:	2a0f      	cmp	r2, #15
    3d16:	bfd8      	it	le
    3d18:	f043 0301 	orrle.w	r3, r3, #1
    3d1c:	2b00      	cmp	r3, #0
    3d1e:	f43f af7c 	beq.w	3c1a <_malloc_r+0x3b2>
    3d22:	4630      	mov	r0, r6
    3d24:	2500      	movs	r5, #0
    3d26:	f000 f873 	bl	3e10 <__malloc_unlock>
    3d2a:	e5d1      	b.n	38d0 <_malloc_r+0x68>
    3d2c:	f108 0108 	add.w	r1, r8, #8
    3d30:	4630      	mov	r0, r6
    3d32:	9301      	str	r3, [sp, #4]
    3d34:	f004 fbe0 	bl	84f8 <_free_r>
    3d38:	9b01      	ldr	r3, [sp, #4]
    3d3a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    3d3e:	685a      	ldr	r2, [r3, #4]
    3d40:	e749      	b.n	3bd6 <_malloc_r+0x36e>
    3d42:	f04f 0a01 	mov.w	sl, #1
    3d46:	f8d7 8004 	ldr.w	r8, [r7, #4]
    3d4a:	1092      	asrs	r2, r2, #2
    3d4c:	4684      	mov	ip, r0
    3d4e:	fa0a f202 	lsl.w	r2, sl, r2
    3d52:	ea48 0202 	orr.w	r2, r8, r2
    3d56:	607a      	str	r2, [r7, #4]
    3d58:	e78d      	b.n	3c76 <_malloc_r+0x40e>
    3d5a:	2a54      	cmp	r2, #84	; 0x54
    3d5c:	d824      	bhi.n	3da8 <_malloc_r+0x540>
    3d5e:	ea4f 321c 	mov.w	r2, ip, lsr #12
    3d62:	326e      	adds	r2, #110	; 0x6e
    3d64:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    3d68:	e771      	b.n	3c4e <_malloc_r+0x3e6>
    3d6a:	2301      	movs	r3, #1
    3d6c:	46d0      	mov	r8, sl
    3d6e:	f8ca 3004 	str.w	r3, [sl, #4]
    3d72:	e7c6      	b.n	3d02 <_malloc_r+0x49a>
    3d74:	464a      	mov	r2, r9
    3d76:	f01e 0f03 	tst.w	lr, #3
    3d7a:	4613      	mov	r3, r2
    3d7c:	f10e 3eff 	add.w	lr, lr, #4294967295
    3d80:	d033      	beq.n	3dea <_malloc_r+0x582>
    3d82:	f853 2908 	ldr.w	r2, [r3], #-8
    3d86:	429a      	cmp	r2, r3
    3d88:	d0f5      	beq.n	3d76 <_malloc_r+0x50e>
    3d8a:	687b      	ldr	r3, [r7, #4]
    3d8c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    3d90:	459c      	cmp	ip, r3
    3d92:	f63f ae8e 	bhi.w	3ab2 <_malloc_r+0x24a>
    3d96:	f1bc 0f00 	cmp.w	ip, #0
    3d9a:	f43f ae8a 	beq.w	3ab2 <_malloc_r+0x24a>
    3d9e:	ea1c 0f03 	tst.w	ip, r3
    3da2:	d027      	beq.n	3df4 <_malloc_r+0x58c>
    3da4:	46d6      	mov	lr, sl
    3da6:	e60e      	b.n	39c6 <_malloc_r+0x15e>
    3da8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    3dac:	d815      	bhi.n	3dda <_malloc_r+0x572>
    3dae:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    3db2:	3277      	adds	r2, #119	; 0x77
    3db4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    3db8:	e749      	b.n	3c4e <_malloc_r+0x3e6>
    3dba:	0508      	lsls	r0, r1, #20
    3dbc:	0d00      	lsrs	r0, r0, #20
    3dbe:	2800      	cmp	r0, #0
    3dc0:	f47f aeb6 	bne.w	3b30 <_malloc_r+0x2c8>
    3dc4:	f8d7 8008 	ldr.w	r8, [r7, #8]
    3dc8:	444b      	add	r3, r9
    3dca:	f043 0301 	orr.w	r3, r3, #1
    3dce:	f8c8 3004 	str.w	r3, [r8, #4]
    3dd2:	e700      	b.n	3bd6 <_malloc_r+0x36e>
    3dd4:	2101      	movs	r1, #1
    3dd6:	2500      	movs	r5, #0
    3dd8:	e6d5      	b.n	3b86 <_malloc_r+0x31e>
    3dda:	f240 5054 	movw	r0, #1364	; 0x554
    3dde:	4282      	cmp	r2, r0
    3de0:	d90d      	bls.n	3dfe <_malloc_r+0x596>
    3de2:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    3de6:	227e      	movs	r2, #126	; 0x7e
    3de8:	e731      	b.n	3c4e <_malloc_r+0x3e6>
    3dea:	687b      	ldr	r3, [r7, #4]
    3dec:	ea23 030c 	bic.w	r3, r3, ip
    3df0:	607b      	str	r3, [r7, #4]
    3df2:	e7cb      	b.n	3d8c <_malloc_r+0x524>
    3df4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    3df8:	f10a 0a04 	add.w	sl, sl, #4
    3dfc:	e7cf      	b.n	3d9e <_malloc_r+0x536>
    3dfe:	ea4f 429c 	mov.w	r2, ip, lsr #18
    3e02:	327c      	adds	r2, #124	; 0x7c
    3e04:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    3e08:	e721      	b.n	3c4e <_malloc_r+0x3e6>
    3e0a:	bf00      	nop

00003e0c <__malloc_lock>:
    3e0c:	4770      	bx	lr
    3e0e:	bf00      	nop

00003e10 <__malloc_unlock>:
    3e10:	4770      	bx	lr
    3e12:	bf00      	nop

00003e14 <printf>:
    3e14:	b40f      	push	{r0, r1, r2, r3}
    3e16:	f240 0354 	movw	r3, #84	; 0x54
    3e1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e1e:	b510      	push	{r4, lr}
    3e20:	681c      	ldr	r4, [r3, #0]
    3e22:	b082      	sub	sp, #8
    3e24:	b124      	cbz	r4, 3e30 <printf+0x1c>
    3e26:	69a3      	ldr	r3, [r4, #24]
    3e28:	b913      	cbnz	r3, 3e30 <printf+0x1c>
    3e2a:	4620      	mov	r0, r4
    3e2c:	f004 fae0 	bl	83f0 <__sinit>
    3e30:	4620      	mov	r0, r4
    3e32:	ac05      	add	r4, sp, #20
    3e34:	9a04      	ldr	r2, [sp, #16]
    3e36:	4623      	mov	r3, r4
    3e38:	6881      	ldr	r1, [r0, #8]
    3e3a:	9401      	str	r4, [sp, #4]
    3e3c:	f001 fc78 	bl	5730 <_vfprintf_r>
    3e40:	b002      	add	sp, #8
    3e42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3e46:	b004      	add	sp, #16
    3e48:	4770      	bx	lr
    3e4a:	bf00      	nop

00003e4c <_printf_r>:
    3e4c:	b40e      	push	{r1, r2, r3}
    3e4e:	b510      	push	{r4, lr}
    3e50:	4604      	mov	r4, r0
    3e52:	b083      	sub	sp, #12
    3e54:	b118      	cbz	r0, 3e5e <_printf_r+0x12>
    3e56:	6983      	ldr	r3, [r0, #24]
    3e58:	b90b      	cbnz	r3, 3e5e <_printf_r+0x12>
    3e5a:	f004 fac9 	bl	83f0 <__sinit>
    3e5e:	4620      	mov	r0, r4
    3e60:	ac06      	add	r4, sp, #24
    3e62:	9a05      	ldr	r2, [sp, #20]
    3e64:	4623      	mov	r3, r4
    3e66:	6881      	ldr	r1, [r0, #8]
    3e68:	9401      	str	r4, [sp, #4]
    3e6a:	f001 fc61 	bl	5730 <_vfprintf_r>
    3e6e:	b003      	add	sp, #12
    3e70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3e74:	b003      	add	sp, #12
    3e76:	4770      	bx	lr

00003e78 <_puts_r>:
    3e78:	b530      	push	{r4, r5, lr}
    3e7a:	4604      	mov	r4, r0
    3e7c:	b089      	sub	sp, #36	; 0x24
    3e7e:	4608      	mov	r0, r1
    3e80:	460d      	mov	r5, r1
    3e82:	f000 f943 	bl	410c <strlen>
    3e86:	f64a 4368 	movw	r3, #44136	; 0xac68
    3e8a:	9501      	str	r5, [sp, #4]
    3e8c:	f2c0 0300 	movt	r3, #0
    3e90:	9303      	str	r3, [sp, #12]
    3e92:	9002      	str	r0, [sp, #8]
    3e94:	1c43      	adds	r3, r0, #1
    3e96:	9307      	str	r3, [sp, #28]
    3e98:	2301      	movs	r3, #1
    3e9a:	9304      	str	r3, [sp, #16]
    3e9c:	ab01      	add	r3, sp, #4
    3e9e:	9305      	str	r3, [sp, #20]
    3ea0:	2302      	movs	r3, #2
    3ea2:	9306      	str	r3, [sp, #24]
    3ea4:	b10c      	cbz	r4, 3eaa <_puts_r+0x32>
    3ea6:	69a3      	ldr	r3, [r4, #24]
    3ea8:	b1eb      	cbz	r3, 3ee6 <_puts_r+0x6e>
    3eaa:	f240 0354 	movw	r3, #84	; 0x54
    3eae:	4620      	mov	r0, r4
    3eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3eb4:	681b      	ldr	r3, [r3, #0]
    3eb6:	689b      	ldr	r3, [r3, #8]
    3eb8:	899a      	ldrh	r2, [r3, #12]
    3eba:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    3ebe:	bf01      	itttt	eq
    3ec0:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
    3ec4:	819a      	strheq	r2, [r3, #12]
    3ec6:	6e59      	ldreq	r1, [r3, #100]	; 0x64
    3ec8:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
    3ecc:	68a1      	ldr	r1, [r4, #8]
    3ece:	bf08      	it	eq
    3ed0:	665a      	streq	r2, [r3, #100]	; 0x64
    3ed2:	aa05      	add	r2, sp, #20
    3ed4:	f004 fbf0 	bl	86b8 <__sfvwrite_r>
    3ed8:	2800      	cmp	r0, #0
    3eda:	bf14      	ite	ne
    3edc:	f04f 30ff 	movne.w	r0, #4294967295
    3ee0:	200a      	moveq	r0, #10
    3ee2:	b009      	add	sp, #36	; 0x24
    3ee4:	bd30      	pop	{r4, r5, pc}
    3ee6:	4620      	mov	r0, r4
    3ee8:	f004 fa82 	bl	83f0 <__sinit>
    3eec:	e7dd      	b.n	3eaa <_puts_r+0x32>
    3eee:	bf00      	nop

00003ef0 <puts>:
    3ef0:	f240 0354 	movw	r3, #84	; 0x54
    3ef4:	4601      	mov	r1, r0
    3ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3efa:	6818      	ldr	r0, [r3, #0]
    3efc:	e7bc      	b.n	3e78 <_puts_r>
    3efe:	bf00      	nop

00003f00 <rand>:
    3f00:	b538      	push	{r3, r4, r5, lr}
    3f02:	f240 0454 	movw	r4, #84	; 0x54
    3f06:	f2c2 0400 	movt	r4, #8192	; 0x2000
    3f0a:	6825      	ldr	r5, [r4, #0]
    3f0c:	6ba8      	ldr	r0, [r5, #56]	; 0x38
    3f0e:	b1d8      	cbz	r0, 3f48 <rand+0x48>
    3f10:	6904      	ldr	r4, [r0, #16]
    3f12:	f24f 4c2d 	movw	ip, #62509	; 0xf42d
    3f16:	6945      	ldr	r5, [r0, #20]
    3f18:	f6c5 0c51 	movt	ip, #22609	; 0x5851
    3f1c:	f647 712d 	movw	r1, #32557	; 0x7f2d
    3f20:	2201      	movs	r2, #1
    3f22:	f6c4 4195 	movt	r1, #19605	; 0x4c95
    3f26:	2300      	movs	r3, #0
    3f28:	fb04 fc0c 	mul.w	ip, r4, ip
    3f2c:	fb05 cc01 	mla	ip, r5, r1, ip
    3f30:	fba1 4504 	umull	r4, r5, r1, r4
    3f34:	1912      	adds	r2, r2, r4
    3f36:	4465      	add	r5, ip
    3f38:	eb43 0305 	adc.w	r3, r3, r5
    3f3c:	e9c0 2304 	strd	r2, r3, [r0, #16]
    3f40:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
    3f44:	4608      	mov	r0, r1
    3f46:	bd38      	pop	{r3, r4, r5, pc}
    3f48:	2018      	movs	r0, #24
    3f4a:	f7ff fc85 	bl	3858 <malloc>
    3f4e:	6824      	ldr	r4, [r4, #0]
    3f50:	a313      	add	r3, pc, #76	; (adr r3, 3fa0 <rand+0xa0>)
    3f52:	e9d3 2300 	ldrd	r2, r3, [r3]
    3f56:	f24f 412d 	movw	r1, #62509	; 0xf42d
    3f5a:	f6c5 0151 	movt	r1, #22609	; 0x5851
    3f5e:	f241 2c34 	movw	ip, #4660	; 0x1234
    3f62:	63a8      	str	r0, [r5, #56]	; 0x38
    3f64:	f64a 35cd 	movw	r5, #43981	; 0xabcd
    3f68:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    3f6a:	f243 340e 	movw	r4, #13070	; 0x330e
    3f6e:	8045      	strh	r5, [r0, #2]
    3f70:	f64d 65ec 	movw	r5, #57068	; 0xdeec
    3f74:	8004      	strh	r4, [r0, #0]
    3f76:	f24e 646d 	movw	r4, #58989	; 0xe66d
    3f7a:	f8a0 c004 	strh.w	ip, [r0, #4]
    3f7e:	f04f 0c05 	mov.w	ip, #5
    3f82:	80c4      	strh	r4, [r0, #6]
    3f84:	f04f 040b 	mov.w	r4, #11
    3f88:	8105      	strh	r5, [r0, #8]
    3f8a:	2500      	movs	r5, #0
    3f8c:	8184      	strh	r4, [r0, #12]
    3f8e:	2401      	movs	r4, #1
    3f90:	f8a0 c00a 	strh.w	ip, [r0, #10]
    3f94:	e9c0 4504 	strd	r4, r5, [r0, #16]
    3f98:	e9c0 2304 	strd	r2, r3, [r0, #16]
    3f9c:	4608      	mov	r0, r1
    3f9e:	bd38      	pop	{r3, r4, r5, pc}
    3fa0:	4c957f2e 	.word	0x4c957f2e
    3fa4:	5851f42d 	.word	0x5851f42d

00003fa8 <srand>:
    3fa8:	b570      	push	{r4, r5, r6, lr}
    3faa:	f240 0454 	movw	r4, #84	; 0x54
    3fae:	f2c2 0400 	movt	r4, #8192	; 0x2000
    3fb2:	4606      	mov	r6, r0
    3fb4:	6825      	ldr	r5, [r4, #0]
    3fb6:	6bab      	ldr	r3, [r5, #56]	; 0x38
    3fb8:	b11b      	cbz	r3, 3fc2 <srand+0x1a>
    3fba:	2200      	movs	r2, #0
    3fbc:	611e      	str	r6, [r3, #16]
    3fbe:	615a      	str	r2, [r3, #20]
    3fc0:	bd70      	pop	{r4, r5, r6, pc}
    3fc2:	2018      	movs	r0, #24
    3fc4:	f7ff fc48 	bl	3858 <malloc>
    3fc8:	6823      	ldr	r3, [r4, #0]
    3fca:	f64a 31cd 	movw	r1, #43981	; 0xabcd
    3fce:	f241 2234 	movw	r2, #4660	; 0x1234
    3fd2:	63a8      	str	r0, [r5, #56]	; 0x38
    3fd4:	f243 300e 	movw	r0, #13070	; 0x330e
    3fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3fda:	8018      	strh	r0, [r3, #0]
    3fdc:	f24e 606d 	movw	r0, #58989	; 0xe66d
    3fe0:	8059      	strh	r1, [r3, #2]
    3fe2:	f64d 61ec 	movw	r1, #57068	; 0xdeec
    3fe6:	809a      	strh	r2, [r3, #4]
    3fe8:	f04f 0205 	mov.w	r2, #5
    3fec:	80d8      	strh	r0, [r3, #6]
    3fee:	f04f 000b 	mov.w	r0, #11
    3ff2:	8119      	strh	r1, [r3, #8]
    3ff4:	2100      	movs	r1, #0
    3ff6:	815a      	strh	r2, [r3, #10]
    3ff8:	2200      	movs	r2, #0
    3ffa:	8198      	strh	r0, [r3, #12]
    3ffc:	2001      	movs	r0, #1
    3ffe:	e9c3 0104 	strd	r0, r1, [r3, #16]
    4002:	611e      	str	r6, [r3, #16]
    4004:	615a      	str	r2, [r3, #20]
    4006:	bd70      	pop	{r4, r5, r6, pc}

00004008 <_sbrk_r>:
    4008:	b538      	push	{r3, r4, r5, lr}
    400a:	f240 745c 	movw	r4, #1884	; 0x75c
    400e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    4012:	4605      	mov	r5, r0
    4014:	4608      	mov	r0, r1
    4016:	2300      	movs	r3, #0
    4018:	6023      	str	r3, [r4, #0]
    401a:	f7fc ffe3 	bl	fe4 <_sbrk>
    401e:	f1b0 3fff 	cmp.w	r0, #4294967295
    4022:	d000      	beq.n	4026 <_sbrk_r+0x1e>
    4024:	bd38      	pop	{r3, r4, r5, pc}
    4026:	6823      	ldr	r3, [r4, #0]
    4028:	2b00      	cmp	r3, #0
    402a:	d0fb      	beq.n	4024 <_sbrk_r+0x1c>
    402c:	602b      	str	r3, [r5, #0]
    402e:	bd38      	pop	{r3, r4, r5, pc}

00004030 <snprintf>:
    4030:	b40c      	push	{r2, r3}
    4032:	f240 0354 	movw	r3, #84	; 0x54
    4036:	b5f0      	push	{r4, r5, r6, r7, lr}
    4038:	f2c2 0300 	movt	r3, #8192	; 0x2000
    403c:	1e0c      	subs	r4, r1, #0
    403e:	b09d      	sub	sp, #116	; 0x74
    4040:	4605      	mov	r5, r0
    4042:	681e      	ldr	r6, [r3, #0]
    4044:	db28      	blt.n	4098 <snprintf+0x68>
    4046:	af23      	add	r7, sp, #140	; 0x8c
    4048:	9a22      	ldr	r2, [sp, #136]	; 0x88
    404a:	463b      	mov	r3, r7
    404c:	4630      	mov	r0, r6
    404e:	a901      	add	r1, sp, #4
    4050:	bf0c      	ite	eq
    4052:	46a4      	moveq	ip, r4
    4054:	f104 3cff 	addne.w	ip, r4, #4294967295
    4058:	f44f 7e02 	mov.w	lr, #520	; 0x208
    405c:	9505      	str	r5, [sp, #20]
    405e:	f8ad e010 	strh.w	lr, [sp, #16]
    4062:	f04f 3eff 	mov.w	lr, #4294967295
    4066:	f8cd c018 	str.w	ip, [sp, #24]
    406a:	9501      	str	r5, [sp, #4]
    406c:	f8ad e012 	strh.w	lr, [sp, #18]
    4070:	f8cd c00c 	str.w	ip, [sp, #12]
    4074:	971b      	str	r7, [sp, #108]	; 0x6c
    4076:	f000 f907 	bl	4288 <_svfprintf_r>
    407a:	f1b0 3fff 	cmp.w	r0, #4294967295
    407e:	db08      	blt.n	4092 <snprintf+0x62>
    4080:	b114      	cbz	r4, 4088 <snprintf+0x58>
    4082:	9b01      	ldr	r3, [sp, #4]
    4084:	2200      	movs	r2, #0
    4086:	701a      	strb	r2, [r3, #0]
    4088:	b01d      	add	sp, #116	; 0x74
    408a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    408e:	b002      	add	sp, #8
    4090:	4770      	bx	lr
    4092:	238b      	movs	r3, #139	; 0x8b
    4094:	6033      	str	r3, [r6, #0]
    4096:	e7f3      	b.n	4080 <snprintf+0x50>
    4098:	238b      	movs	r3, #139	; 0x8b
    409a:	f04f 30ff 	mov.w	r0, #4294967295
    409e:	6033      	str	r3, [r6, #0]
    40a0:	e7f2      	b.n	4088 <snprintf+0x58>
    40a2:	bf00      	nop

000040a4 <_snprintf_r>:
    40a4:	b408      	push	{r3}
    40a6:	b5f0      	push	{r4, r5, r6, r7, lr}
    40a8:	1e14      	subs	r4, r2, #0
    40aa:	b09c      	sub	sp, #112	; 0x70
    40ac:	4606      	mov	r6, r0
    40ae:	460d      	mov	r5, r1
    40b0:	db27      	blt.n	4102 <_snprintf_r+0x5e>
    40b2:	af22      	add	r7, sp, #136	; 0x88
    40b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
    40b6:	463b      	mov	r3, r7
    40b8:	a901      	add	r1, sp, #4
    40ba:	bf0c      	ite	eq
    40bc:	46a4      	moveq	ip, r4
    40be:	f104 3cff 	addne.w	ip, r4, #4294967295
    40c2:	f44f 7e02 	mov.w	lr, #520	; 0x208
    40c6:	9505      	str	r5, [sp, #20]
    40c8:	f8ad e010 	strh.w	lr, [sp, #16]
    40cc:	f04f 3eff 	mov.w	lr, #4294967295
    40d0:	f8cd c018 	str.w	ip, [sp, #24]
    40d4:	9501      	str	r5, [sp, #4]
    40d6:	f8ad e012 	strh.w	lr, [sp, #18]
    40da:	f8cd c00c 	str.w	ip, [sp, #12]
    40de:	971b      	str	r7, [sp, #108]	; 0x6c
    40e0:	f000 f8d2 	bl	4288 <_svfprintf_r>
    40e4:	f1b0 3fff 	cmp.w	r0, #4294967295
    40e8:	db08      	blt.n	40fc <_snprintf_r+0x58>
    40ea:	b114      	cbz	r4, 40f2 <_snprintf_r+0x4e>
    40ec:	9b01      	ldr	r3, [sp, #4]
    40ee:	2200      	movs	r2, #0
    40f0:	701a      	strb	r2, [r3, #0]
    40f2:	b01c      	add	sp, #112	; 0x70
    40f4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    40f8:	b001      	add	sp, #4
    40fa:	4770      	bx	lr
    40fc:	238b      	movs	r3, #139	; 0x8b
    40fe:	6033      	str	r3, [r6, #0]
    4100:	e7f3      	b.n	40ea <_snprintf_r+0x46>
    4102:	238b      	movs	r3, #139	; 0x8b
    4104:	6003      	str	r3, [r0, #0]
    4106:	f04f 30ff 	mov.w	r0, #4294967295
    410a:	e7f2      	b.n	40f2 <_snprintf_r+0x4e>

0000410c <strlen>:
    410c:	f020 0103 	bic.w	r1, r0, #3
    4110:	f010 0003 	ands.w	r0, r0, #3
    4114:	f1c0 0000 	rsb	r0, r0, #0
    4118:	f851 3b04 	ldr.w	r3, [r1], #4
    411c:	f100 0c04 	add.w	ip, r0, #4
    4120:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    4124:	f06f 0200 	mvn.w	r2, #0
    4128:	bf1c      	itt	ne
    412a:	fa22 f20c 	lsrne.w	r2, r2, ip
    412e:	4313      	orrne	r3, r2
    4130:	f04f 0c01 	mov.w	ip, #1
    4134:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    4138:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    413c:	eba3 020c 	sub.w	r2, r3, ip
    4140:	ea22 0203 	bic.w	r2, r2, r3
    4144:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    4148:	bf04      	itt	eq
    414a:	f851 3b04 	ldreq.w	r3, [r1], #4
    414e:	3004      	addeq	r0, #4
    4150:	d0f4      	beq.n	413c <strlen+0x30>
    4152:	f013 0fff 	tst.w	r3, #255	; 0xff
    4156:	bf1f      	itttt	ne
    4158:	3001      	addne	r0, #1
    415a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    415e:	3001      	addne	r0, #1
    4160:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    4164:	bf18      	it	ne
    4166:	3001      	addne	r0, #1
    4168:	4770      	bx	lr
    416a:	bf00      	nop

0000416c <__sprint_r>:
    416c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4170:	b085      	sub	sp, #20
    4172:	4692      	mov	sl, r2
    4174:	460c      	mov	r4, r1
    4176:	9003      	str	r0, [sp, #12]
    4178:	6890      	ldr	r0, [r2, #8]
    417a:	6817      	ldr	r7, [r2, #0]
    417c:	2800      	cmp	r0, #0
    417e:	f000 8081 	beq.w	4284 <__sprint_r+0x118>
    4182:	f04f 0900 	mov.w	r9, #0
    4186:	680b      	ldr	r3, [r1, #0]
    4188:	464d      	mov	r5, r9
    418a:	2d00      	cmp	r5, #0
    418c:	d054      	beq.n	4238 <__sprint_r+0xcc>
    418e:	68a6      	ldr	r6, [r4, #8]
    4190:	42b5      	cmp	r5, r6
    4192:	46b0      	mov	r8, r6
    4194:	bf3e      	ittt	cc
    4196:	4618      	movcc	r0, r3
    4198:	462e      	movcc	r6, r5
    419a:	46a8      	movcc	r8, r5
    419c:	d33c      	bcc.n	4218 <__sprint_r+0xac>
    419e:	89a0      	ldrh	r0, [r4, #12]
    41a0:	f410 6f90 	tst.w	r0, #1152	; 0x480
    41a4:	bf08      	it	eq
    41a6:	4618      	moveq	r0, r3
    41a8:	d036      	beq.n	4218 <__sprint_r+0xac>
    41aa:	6962      	ldr	r2, [r4, #20]
    41ac:	6921      	ldr	r1, [r4, #16]
    41ae:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    41b2:	1a5b      	subs	r3, r3, r1
    41b4:	f103 0c01 	add.w	ip, r3, #1
    41b8:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    41bc:	44ac      	add	ip, r5
    41be:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    41c2:	45e3      	cmp	fp, ip
    41c4:	465a      	mov	r2, fp
    41c6:	bf3c      	itt	cc
    41c8:	46e3      	movcc	fp, ip
    41ca:	465a      	movcc	r2, fp
    41cc:	f410 6f80 	tst.w	r0, #1024	; 0x400
    41d0:	d037      	beq.n	4242 <__sprint_r+0xd6>
    41d2:	4611      	mov	r1, r2
    41d4:	9803      	ldr	r0, [sp, #12]
    41d6:	9301      	str	r3, [sp, #4]
    41d8:	f7ff fb46 	bl	3868 <_malloc_r>
    41dc:	9b01      	ldr	r3, [sp, #4]
    41de:	2800      	cmp	r0, #0
    41e0:	d03b      	beq.n	425a <__sprint_r+0xee>
    41e2:	461a      	mov	r2, r3
    41e4:	6921      	ldr	r1, [r4, #16]
    41e6:	9301      	str	r3, [sp, #4]
    41e8:	9002      	str	r0, [sp, #8]
    41ea:	f004 fd31 	bl	8c50 <memcpy>
    41ee:	89a2      	ldrh	r2, [r4, #12]
    41f0:	9b01      	ldr	r3, [sp, #4]
    41f2:	f8dd c008 	ldr.w	ip, [sp, #8]
    41f6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    41fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    41fe:	81a2      	strh	r2, [r4, #12]
    4200:	462e      	mov	r6, r5
    4202:	46a8      	mov	r8, r5
    4204:	ebc3 020b 	rsb	r2, r3, fp
    4208:	eb0c 0003 	add.w	r0, ip, r3
    420c:	60a2      	str	r2, [r4, #8]
    420e:	f8c4 c010 	str.w	ip, [r4, #16]
    4212:	6020      	str	r0, [r4, #0]
    4214:	f8c4 b014 	str.w	fp, [r4, #20]
    4218:	4642      	mov	r2, r8
    421a:	4649      	mov	r1, r9
    421c:	f004 fde0 	bl	8de0 <memmove>
    4220:	68a2      	ldr	r2, [r4, #8]
    4222:	6823      	ldr	r3, [r4, #0]
    4224:	1b96      	subs	r6, r2, r6
    4226:	60a6      	str	r6, [r4, #8]
    4228:	f8da 2008 	ldr.w	r2, [sl, #8]
    422c:	4443      	add	r3, r8
    422e:	6023      	str	r3, [r4, #0]
    4230:	1b55      	subs	r5, r2, r5
    4232:	f8ca 5008 	str.w	r5, [sl, #8]
    4236:	b1fd      	cbz	r5, 4278 <__sprint_r+0x10c>
    4238:	f8d7 9000 	ldr.w	r9, [r7]
    423c:	687d      	ldr	r5, [r7, #4]
    423e:	3708      	adds	r7, #8
    4240:	e7a3      	b.n	418a <__sprint_r+0x1e>
    4242:	9803      	ldr	r0, [sp, #12]
    4244:	9301      	str	r3, [sp, #4]
    4246:	f005 fb3d 	bl	98c4 <_realloc_r>
    424a:	9b01      	ldr	r3, [sp, #4]
    424c:	4684      	mov	ip, r0
    424e:	2800      	cmp	r0, #0
    4250:	d1d6      	bne.n	4200 <__sprint_r+0x94>
    4252:	9803      	ldr	r0, [sp, #12]
    4254:	6921      	ldr	r1, [r4, #16]
    4256:	f004 f94f 	bl	84f8 <_free_r>
    425a:	9a03      	ldr	r2, [sp, #12]
    425c:	230c      	movs	r3, #12
    425e:	f04f 30ff 	mov.w	r0, #4294967295
    4262:	6013      	str	r3, [r2, #0]
    4264:	2300      	movs	r3, #0
    4266:	89a2      	ldrh	r2, [r4, #12]
    4268:	f8ca 3004 	str.w	r3, [sl, #4]
    426c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    4270:	f8ca 3008 	str.w	r3, [sl, #8]
    4274:	81a2      	strh	r2, [r4, #12]
    4276:	e002      	b.n	427e <__sprint_r+0x112>
    4278:	4628      	mov	r0, r5
    427a:	f8ca 5004 	str.w	r5, [sl, #4]
    427e:	b005      	add	sp, #20
    4280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4284:	6050      	str	r0, [r2, #4]
    4286:	e7fa      	b.n	427e <__sprint_r+0x112>

00004288 <_svfprintf_r>:
    4288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    428c:	b0c5      	sub	sp, #276	; 0x114
    428e:	460e      	mov	r6, r1
    4290:	469a      	mov	sl, r3
    4292:	4615      	mov	r5, r2
    4294:	9009      	str	r0, [sp, #36]	; 0x24
    4296:	f004 fbff 	bl	8a98 <_localeconv_r>
    429a:	89b3      	ldrh	r3, [r6, #12]
    429c:	f013 0f80 	tst.w	r3, #128	; 0x80
    42a0:	6800      	ldr	r0, [r0, #0]
    42a2:	901b      	str	r0, [sp, #108]	; 0x6c
    42a4:	d003      	beq.n	42ae <_svfprintf_r+0x26>
    42a6:	6933      	ldr	r3, [r6, #16]
    42a8:	2b00      	cmp	r3, #0
    42aa:	f001 808c 	beq.w	53c6 <_svfprintf_r+0x113e>
    42ae:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    42b2:	46b3      	mov	fp, r6
    42b4:	464c      	mov	r4, r9
    42b6:	2200      	movs	r2, #0
    42b8:	9210      	str	r2, [sp, #64]	; 0x40
    42ba:	2300      	movs	r3, #0
    42bc:	9218      	str	r2, [sp, #96]	; 0x60
    42be:	9217      	str	r2, [sp, #92]	; 0x5c
    42c0:	921a      	str	r2, [sp, #104]	; 0x68
    42c2:	920d      	str	r2, [sp, #52]	; 0x34
    42c4:	aa2d      	add	r2, sp, #180	; 0xb4
    42c6:	9319      	str	r3, [sp, #100]	; 0x64
    42c8:	3228      	adds	r2, #40	; 0x28
    42ca:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    42ce:	9216      	str	r2, [sp, #88]	; 0x58
    42d0:	9307      	str	r3, [sp, #28]
    42d2:	2300      	movs	r3, #0
    42d4:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    42d8:	9338      	str	r3, [sp, #224]	; 0xe0
    42da:	9339      	str	r3, [sp, #228]	; 0xe4
    42dc:	782b      	ldrb	r3, [r5, #0]
    42de:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    42e2:	bf18      	it	ne
    42e4:	2201      	movne	r2, #1
    42e6:	2b00      	cmp	r3, #0
    42e8:	bf0c      	ite	eq
    42ea:	2200      	moveq	r2, #0
    42ec:	f002 0201 	andne.w	r2, r2, #1
    42f0:	b302      	cbz	r2, 4334 <_svfprintf_r+0xac>
    42f2:	462e      	mov	r6, r5
    42f4:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    42f8:	1e1a      	subs	r2, r3, #0
    42fa:	bf18      	it	ne
    42fc:	2201      	movne	r2, #1
    42fe:	2b25      	cmp	r3, #37	; 0x25
    4300:	bf0c      	ite	eq
    4302:	2200      	moveq	r2, #0
    4304:	f002 0201 	andne.w	r2, r2, #1
    4308:	2a00      	cmp	r2, #0
    430a:	d1f3      	bne.n	42f4 <_svfprintf_r+0x6c>
    430c:	1b77      	subs	r7, r6, r5
    430e:	bf08      	it	eq
    4310:	4635      	moveq	r5, r6
    4312:	d00f      	beq.n	4334 <_svfprintf_r+0xac>
    4314:	6067      	str	r7, [r4, #4]
    4316:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4318:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    431a:	3301      	adds	r3, #1
    431c:	6025      	str	r5, [r4, #0]
    431e:	19d2      	adds	r2, r2, r7
    4320:	2b07      	cmp	r3, #7
    4322:	9239      	str	r2, [sp, #228]	; 0xe4
    4324:	9338      	str	r3, [sp, #224]	; 0xe0
    4326:	dc79      	bgt.n	441c <_svfprintf_r+0x194>
    4328:	3408      	adds	r4, #8
    432a:	980d      	ldr	r0, [sp, #52]	; 0x34
    432c:	4635      	mov	r5, r6
    432e:	19c0      	adds	r0, r0, r7
    4330:	900d      	str	r0, [sp, #52]	; 0x34
    4332:	7833      	ldrb	r3, [r6, #0]
    4334:	2b00      	cmp	r3, #0
    4336:	f000 8737 	beq.w	51a8 <_svfprintf_r+0xf20>
    433a:	2100      	movs	r1, #0
    433c:	f04f 0200 	mov.w	r2, #0
    4340:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    4344:	1c6b      	adds	r3, r5, #1
    4346:	910c      	str	r1, [sp, #48]	; 0x30
    4348:	f04f 38ff 	mov.w	r8, #4294967295
    434c:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    4350:	468a      	mov	sl, r1
    4352:	786a      	ldrb	r2, [r5, #1]
    4354:	202b      	movs	r0, #43	; 0x2b
    4356:	f04f 0c20 	mov.w	ip, #32
    435a:	1c5d      	adds	r5, r3, #1
    435c:	f1a2 0320 	sub.w	r3, r2, #32
    4360:	2b58      	cmp	r3, #88	; 0x58
    4362:	f200 8219 	bhi.w	4798 <_svfprintf_r+0x510>
    4366:	e8df f013 	tbh	[pc, r3, lsl #1]
    436a:	0229      	.short	0x0229
    436c:	02170217 	.word	0x02170217
    4370:	02170235 	.word	0x02170235
    4374:	02170217 	.word	0x02170217
    4378:	02170217 	.word	0x02170217
    437c:	023c0217 	.word	0x023c0217
    4380:	02170248 	.word	0x02170248
    4384:	02cf02c8 	.word	0x02cf02c8
    4388:	02ef0217 	.word	0x02ef0217
    438c:	02f602f6 	.word	0x02f602f6
    4390:	02f602f6 	.word	0x02f602f6
    4394:	02f602f6 	.word	0x02f602f6
    4398:	02f602f6 	.word	0x02f602f6
    439c:	021702f6 	.word	0x021702f6
    43a0:	02170217 	.word	0x02170217
    43a4:	02170217 	.word	0x02170217
    43a8:	02170217 	.word	0x02170217
    43ac:	02170217 	.word	0x02170217
    43b0:	024f0217 	.word	0x024f0217
    43b4:	02170288 	.word	0x02170288
    43b8:	02170288 	.word	0x02170288
    43bc:	02170217 	.word	0x02170217
    43c0:	02c10217 	.word	0x02c10217
    43c4:	02170217 	.word	0x02170217
    43c8:	021703ee 	.word	0x021703ee
    43cc:	02170217 	.word	0x02170217
    43d0:	02170217 	.word	0x02170217
    43d4:	02170393 	.word	0x02170393
    43d8:	03ad0217 	.word	0x03ad0217
    43dc:	02170217 	.word	0x02170217
    43e0:	02170217 	.word	0x02170217
    43e4:	02170217 	.word	0x02170217
    43e8:	02170217 	.word	0x02170217
    43ec:	02170217 	.word	0x02170217
    43f0:	03d803c7 	.word	0x03d803c7
    43f4:	02880288 	.word	0x02880288
    43f8:	030b0288 	.word	0x030b0288
    43fc:	021703d8 	.word	0x021703d8
    4400:	030f0217 	.word	0x030f0217
    4404:	03190217 	.word	0x03190217
    4408:	033e0329 	.word	0x033e0329
    440c:	0217038c 	.word	0x0217038c
    4410:	02170359 	.word	0x02170359
    4414:	02170384 	.word	0x02170384
    4418:	00ea0217 	.word	0x00ea0217
    441c:	9809      	ldr	r0, [sp, #36]	; 0x24
    441e:	4659      	mov	r1, fp
    4420:	aa37      	add	r2, sp, #220	; 0xdc
    4422:	f7ff fea3 	bl	416c <__sprint_r>
    4426:	2800      	cmp	r0, #0
    4428:	d17c      	bne.n	4524 <_svfprintf_r+0x29c>
    442a:	464c      	mov	r4, r9
    442c:	e77d      	b.n	432a <_svfprintf_r+0xa2>
    442e:	9918      	ldr	r1, [sp, #96]	; 0x60
    4430:	2901      	cmp	r1, #1
    4432:	f340 8452 	ble.w	4cda <_svfprintf_r+0xa52>
    4436:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4438:	2301      	movs	r3, #1
    443a:	6063      	str	r3, [r4, #4]
    443c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    443e:	6022      	str	r2, [r4, #0]
    4440:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4442:	3301      	adds	r3, #1
    4444:	9338      	str	r3, [sp, #224]	; 0xe0
    4446:	3201      	adds	r2, #1
    4448:	2b07      	cmp	r3, #7
    444a:	9239      	str	r2, [sp, #228]	; 0xe4
    444c:	f300 8596 	bgt.w	4f7c <_svfprintf_r+0xcf4>
    4450:	3408      	adds	r4, #8
    4452:	2301      	movs	r3, #1
    4454:	6063      	str	r3, [r4, #4]
    4456:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4458:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    445a:	3301      	adds	r3, #1
    445c:	981b      	ldr	r0, [sp, #108]	; 0x6c
    445e:	3201      	adds	r2, #1
    4460:	2b07      	cmp	r3, #7
    4462:	9239      	str	r2, [sp, #228]	; 0xe4
    4464:	6020      	str	r0, [r4, #0]
    4466:	9338      	str	r3, [sp, #224]	; 0xe0
    4468:	f300 857d 	bgt.w	4f66 <_svfprintf_r+0xcde>
    446c:	3408      	adds	r4, #8
    446e:	9810      	ldr	r0, [sp, #64]	; 0x40
    4470:	2200      	movs	r2, #0
    4472:	2300      	movs	r3, #0
    4474:	9919      	ldr	r1, [sp, #100]	; 0x64
    4476:	f7ff f945 	bl	3704 <__aeabi_dcmpeq>
    447a:	2800      	cmp	r0, #0
    447c:	f040 8503 	bne.w	4e86 <_svfprintf_r+0xbfe>
    4480:	9918      	ldr	r1, [sp, #96]	; 0x60
    4482:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4484:	1e4a      	subs	r2, r1, #1
    4486:	6062      	str	r2, [r4, #4]
    4488:	1c59      	adds	r1, r3, #1
    448a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    448c:	6021      	str	r1, [r4, #0]
    448e:	9939      	ldr	r1, [sp, #228]	; 0xe4
    4490:	3301      	adds	r3, #1
    4492:	9338      	str	r3, [sp, #224]	; 0xe0
    4494:	188a      	adds	r2, r1, r2
    4496:	2b07      	cmp	r3, #7
    4498:	9239      	str	r2, [sp, #228]	; 0xe4
    449a:	f300 842f 	bgt.w	4cfc <_svfprintf_r+0xa74>
    449e:	3408      	adds	r4, #8
    44a0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    44a2:	981a      	ldr	r0, [sp, #104]	; 0x68
    44a4:	6062      	str	r2, [r4, #4]
    44a6:	aa3e      	add	r2, sp, #248	; 0xf8
    44a8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    44aa:	6022      	str	r2, [r4, #0]
    44ac:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    44ae:	3301      	adds	r3, #1
    44b0:	9338      	str	r3, [sp, #224]	; 0xe0
    44b2:	1812      	adds	r2, r2, r0
    44b4:	2b07      	cmp	r3, #7
    44b6:	9239      	str	r2, [sp, #228]	; 0xe4
    44b8:	f300 814f 	bgt.w	475a <_svfprintf_r+0x4d2>
    44bc:	f104 0308 	add.w	r3, r4, #8
    44c0:	f01a 0f04 	tst.w	sl, #4
    44c4:	f000 8156 	beq.w	4774 <_svfprintf_r+0x4ec>
    44c8:	990c      	ldr	r1, [sp, #48]	; 0x30
    44ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    44cc:	1a8e      	subs	r6, r1, r2
    44ce:	2e00      	cmp	r6, #0
    44d0:	f340 8150 	ble.w	4774 <_svfprintf_r+0x4ec>
    44d4:	2e10      	cmp	r6, #16
    44d6:	f64a 476c 	movw	r7, #44140	; 0xac6c
    44da:	bfd8      	it	le
    44dc:	f2c0 0700 	movtle	r7, #0
    44e0:	f340 83de 	ble.w	4ca0 <_svfprintf_r+0xa18>
    44e4:	2410      	movs	r4, #16
    44e6:	f2c0 0700 	movt	r7, #0
    44ea:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    44ee:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    44f2:	e003      	b.n	44fc <_svfprintf_r+0x274>
    44f4:	3e10      	subs	r6, #16
    44f6:	2e10      	cmp	r6, #16
    44f8:	f340 83d2 	ble.w	4ca0 <_svfprintf_r+0xa18>
    44fc:	605c      	str	r4, [r3, #4]
    44fe:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    4500:	9939      	ldr	r1, [sp, #228]	; 0xe4
    4502:	3201      	adds	r2, #1
    4504:	601f      	str	r7, [r3, #0]
    4506:	3110      	adds	r1, #16
    4508:	2a07      	cmp	r2, #7
    450a:	9139      	str	r1, [sp, #228]	; 0xe4
    450c:	f103 0308 	add.w	r3, r3, #8
    4510:	9238      	str	r2, [sp, #224]	; 0xe0
    4512:	ddef      	ble.n	44f4 <_svfprintf_r+0x26c>
    4514:	4650      	mov	r0, sl
    4516:	4659      	mov	r1, fp
    4518:	4642      	mov	r2, r8
    451a:	f7ff fe27 	bl	416c <__sprint_r>
    451e:	464b      	mov	r3, r9
    4520:	2800      	cmp	r0, #0
    4522:	d0e7      	beq.n	44f4 <_svfprintf_r+0x26c>
    4524:	465e      	mov	r6, fp
    4526:	89b3      	ldrh	r3, [r6, #12]
    4528:	980d      	ldr	r0, [sp, #52]	; 0x34
    452a:	f013 0f40 	tst.w	r3, #64	; 0x40
    452e:	bf18      	it	ne
    4530:	f04f 30ff 	movne.w	r0, #4294967295
    4534:	900d      	str	r0, [sp, #52]	; 0x34
    4536:	980d      	ldr	r0, [sp, #52]	; 0x34
    4538:	b045      	add	sp, #276	; 0x114
    453a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    453e:	f01a 0f20 	tst.w	sl, #32
    4542:	f64a 40b0 	movw	r0, #44208	; 0xacb0
    4546:	f2c0 0000 	movt	r0, #0
    454a:	9214      	str	r2, [sp, #80]	; 0x50
    454c:	9017      	str	r0, [sp, #92]	; 0x5c
    454e:	f000 82c3 	beq.w	4ad8 <_svfprintf_r+0x850>
    4552:	990a      	ldr	r1, [sp, #40]	; 0x28
    4554:	1dcb      	adds	r3, r1, #7
    4556:	f023 0307 	bic.w	r3, r3, #7
    455a:	f103 0208 	add.w	r2, r3, #8
    455e:	920a      	str	r2, [sp, #40]	; 0x28
    4560:	e9d3 6700 	ldrd	r6, r7, [r3]
    4564:	ea56 0107 	orrs.w	r1, r6, r7
    4568:	bf0c      	ite	eq
    456a:	2200      	moveq	r2, #0
    456c:	2201      	movne	r2, #1
    456e:	ea1a 0f02 	tst.w	sl, r2
    4572:	f040 84bc 	bne.w	4eee <_svfprintf_r+0xc66>
    4576:	2302      	movs	r3, #2
    4578:	f04f 0100 	mov.w	r1, #0
    457c:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    4580:	f1b8 0f00 	cmp.w	r8, #0
    4584:	bfa8      	it	ge
    4586:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    458a:	f1b8 0f00 	cmp.w	r8, #0
    458e:	bf18      	it	ne
    4590:	f042 0201 	orrne.w	r2, r2, #1
    4594:	2a00      	cmp	r2, #0
    4596:	f000 8160 	beq.w	485a <_svfprintf_r+0x5d2>
    459a:	2b01      	cmp	r3, #1
    459c:	f000 8434 	beq.w	4e08 <_svfprintf_r+0xb80>
    45a0:	2b02      	cmp	r3, #2
    45a2:	f000 8417 	beq.w	4dd4 <_svfprintf_r+0xb4c>
    45a6:	9916      	ldr	r1, [sp, #88]	; 0x58
    45a8:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    45ac:	9111      	str	r1, [sp, #68]	; 0x44
    45ae:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    45b2:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    45b6:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    45ba:	f006 0007 	and.w	r0, r6, #7
    45be:	4667      	mov	r7, ip
    45c0:	4646      	mov	r6, r8
    45c2:	3030      	adds	r0, #48	; 0x30
    45c4:	ea56 0207 	orrs.w	r2, r6, r7
    45c8:	f801 0d01 	strb.w	r0, [r1, #-1]!
    45cc:	d1ef      	bne.n	45ae <_svfprintf_r+0x326>
    45ce:	f01a 0f01 	tst.w	sl, #1
    45d2:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    45d6:	9111      	str	r1, [sp, #68]	; 0x44
    45d8:	f040 84db 	bne.w	4f92 <_svfprintf_r+0xd0a>
    45dc:	9b16      	ldr	r3, [sp, #88]	; 0x58
    45de:	1a5b      	subs	r3, r3, r1
    45e0:	930e      	str	r3, [sp, #56]	; 0x38
    45e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    45e4:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    45e8:	4543      	cmp	r3, r8
    45ea:	bfb8      	it	lt
    45ec:	4643      	movlt	r3, r8
    45ee:	930b      	str	r3, [sp, #44]	; 0x2c
    45f0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    45f4:	b113      	cbz	r3, 45fc <_svfprintf_r+0x374>
    45f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    45f8:	3101      	adds	r1, #1
    45fa:	910b      	str	r1, [sp, #44]	; 0x2c
    45fc:	f01a 0202 	ands.w	r2, sl, #2
    4600:	9213      	str	r2, [sp, #76]	; 0x4c
    4602:	d002      	beq.n	460a <_svfprintf_r+0x382>
    4604:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4606:	3302      	adds	r3, #2
    4608:	930b      	str	r3, [sp, #44]	; 0x2c
    460a:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    460e:	9012      	str	r0, [sp, #72]	; 0x48
    4610:	d138      	bne.n	4684 <_svfprintf_r+0x3fc>
    4612:	990c      	ldr	r1, [sp, #48]	; 0x30
    4614:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4616:	1a8e      	subs	r6, r1, r2
    4618:	2e00      	cmp	r6, #0
    461a:	dd33      	ble.n	4684 <_svfprintf_r+0x3fc>
    461c:	2e10      	cmp	r6, #16
    461e:	f64a 476c 	movw	r7, #44140	; 0xac6c
    4622:	bfd8      	it	le
    4624:	f2c0 0700 	movtle	r7, #0
    4628:	dd20      	ble.n	466c <_svfprintf_r+0x3e4>
    462a:	f04f 0810 	mov.w	r8, #16
    462e:	f2c0 0700 	movt	r7, #0
    4632:	e002      	b.n	463a <_svfprintf_r+0x3b2>
    4634:	3e10      	subs	r6, #16
    4636:	2e10      	cmp	r6, #16
    4638:	dd18      	ble.n	466c <_svfprintf_r+0x3e4>
    463a:	f8c4 8004 	str.w	r8, [r4, #4]
    463e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4640:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4642:	3301      	adds	r3, #1
    4644:	6027      	str	r7, [r4, #0]
    4646:	3210      	adds	r2, #16
    4648:	2b07      	cmp	r3, #7
    464a:	9239      	str	r2, [sp, #228]	; 0xe4
    464c:	f104 0408 	add.w	r4, r4, #8
    4650:	9338      	str	r3, [sp, #224]	; 0xe0
    4652:	ddef      	ble.n	4634 <_svfprintf_r+0x3ac>
    4654:	9809      	ldr	r0, [sp, #36]	; 0x24
    4656:	4659      	mov	r1, fp
    4658:	aa37      	add	r2, sp, #220	; 0xdc
    465a:	464c      	mov	r4, r9
    465c:	f7ff fd86 	bl	416c <__sprint_r>
    4660:	2800      	cmp	r0, #0
    4662:	f47f af5f 	bne.w	4524 <_svfprintf_r+0x29c>
    4666:	3e10      	subs	r6, #16
    4668:	2e10      	cmp	r6, #16
    466a:	dce6      	bgt.n	463a <_svfprintf_r+0x3b2>
    466c:	6066      	str	r6, [r4, #4]
    466e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4670:	6027      	str	r7, [r4, #0]
    4672:	1c5a      	adds	r2, r3, #1
    4674:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    4676:	9238      	str	r2, [sp, #224]	; 0xe0
    4678:	199b      	adds	r3, r3, r6
    467a:	2a07      	cmp	r2, #7
    467c:	9339      	str	r3, [sp, #228]	; 0xe4
    467e:	f300 83f7 	bgt.w	4e70 <_svfprintf_r+0xbe8>
    4682:	3408      	adds	r4, #8
    4684:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    4688:	b173      	cbz	r3, 46a8 <_svfprintf_r+0x420>
    468a:	2301      	movs	r3, #1
    468c:	6063      	str	r3, [r4, #4]
    468e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4690:	aa43      	add	r2, sp, #268	; 0x10c
    4692:	3203      	adds	r2, #3
    4694:	6022      	str	r2, [r4, #0]
    4696:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4698:	3301      	adds	r3, #1
    469a:	9338      	str	r3, [sp, #224]	; 0xe0
    469c:	3201      	adds	r2, #1
    469e:	2b07      	cmp	r3, #7
    46a0:	9239      	str	r2, [sp, #228]	; 0xe4
    46a2:	f300 8340 	bgt.w	4d26 <_svfprintf_r+0xa9e>
    46a6:	3408      	adds	r4, #8
    46a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    46aa:	b16b      	cbz	r3, 46c8 <_svfprintf_r+0x440>
    46ac:	2302      	movs	r3, #2
    46ae:	6063      	str	r3, [r4, #4]
    46b0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    46b2:	aa43      	add	r2, sp, #268	; 0x10c
    46b4:	6022      	str	r2, [r4, #0]
    46b6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    46b8:	3301      	adds	r3, #1
    46ba:	9338      	str	r3, [sp, #224]	; 0xe0
    46bc:	3202      	adds	r2, #2
    46be:	2b07      	cmp	r3, #7
    46c0:	9239      	str	r2, [sp, #228]	; 0xe4
    46c2:	f300 833a 	bgt.w	4d3a <_svfprintf_r+0xab2>
    46c6:	3408      	adds	r4, #8
    46c8:	9812      	ldr	r0, [sp, #72]	; 0x48
    46ca:	2880      	cmp	r0, #128	; 0x80
    46cc:	f000 82b2 	beq.w	4c34 <_svfprintf_r+0x9ac>
    46d0:	9815      	ldr	r0, [sp, #84]	; 0x54
    46d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    46d4:	1ac6      	subs	r6, r0, r3
    46d6:	2e00      	cmp	r6, #0
    46d8:	dd2e      	ble.n	4738 <_svfprintf_r+0x4b0>
    46da:	2e10      	cmp	r6, #16
    46dc:	4fa7      	ldr	r7, [pc, #668]	; (497c <_svfprintf_r+0x6f4>)
    46de:	bfc8      	it	gt
    46e0:	f04f 0810 	movgt.w	r8, #16
    46e4:	dc03      	bgt.n	46ee <_svfprintf_r+0x466>
    46e6:	e01b      	b.n	4720 <_svfprintf_r+0x498>
    46e8:	3e10      	subs	r6, #16
    46ea:	2e10      	cmp	r6, #16
    46ec:	dd18      	ble.n	4720 <_svfprintf_r+0x498>
    46ee:	f8c4 8004 	str.w	r8, [r4, #4]
    46f2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    46f4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    46f6:	3301      	adds	r3, #1
    46f8:	6027      	str	r7, [r4, #0]
    46fa:	3210      	adds	r2, #16
    46fc:	2b07      	cmp	r3, #7
    46fe:	9239      	str	r2, [sp, #228]	; 0xe4
    4700:	f104 0408 	add.w	r4, r4, #8
    4704:	9338      	str	r3, [sp, #224]	; 0xe0
    4706:	ddef      	ble.n	46e8 <_svfprintf_r+0x460>
    4708:	9809      	ldr	r0, [sp, #36]	; 0x24
    470a:	4659      	mov	r1, fp
    470c:	aa37      	add	r2, sp, #220	; 0xdc
    470e:	464c      	mov	r4, r9
    4710:	f7ff fd2c 	bl	416c <__sprint_r>
    4714:	2800      	cmp	r0, #0
    4716:	f47f af05 	bne.w	4524 <_svfprintf_r+0x29c>
    471a:	3e10      	subs	r6, #16
    471c:	2e10      	cmp	r6, #16
    471e:	dce6      	bgt.n	46ee <_svfprintf_r+0x466>
    4720:	6066      	str	r6, [r4, #4]
    4722:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4724:	6027      	str	r7, [r4, #0]
    4726:	1c5a      	adds	r2, r3, #1
    4728:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    472a:	9238      	str	r2, [sp, #224]	; 0xe0
    472c:	199b      	adds	r3, r3, r6
    472e:	2a07      	cmp	r2, #7
    4730:	9339      	str	r3, [sp, #228]	; 0xe4
    4732:	f300 82ee 	bgt.w	4d12 <_svfprintf_r+0xa8a>
    4736:	3408      	adds	r4, #8
    4738:	f41a 7f80 	tst.w	sl, #256	; 0x100
    473c:	f040 8219 	bne.w	4b72 <_svfprintf_r+0x8ea>
    4740:	990e      	ldr	r1, [sp, #56]	; 0x38
    4742:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4744:	6061      	str	r1, [r4, #4]
    4746:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4748:	6022      	str	r2, [r4, #0]
    474a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    474c:	3301      	adds	r3, #1
    474e:	9338      	str	r3, [sp, #224]	; 0xe0
    4750:	1852      	adds	r2, r2, r1
    4752:	2b07      	cmp	r3, #7
    4754:	9239      	str	r2, [sp, #228]	; 0xe4
    4756:	f77f aeb1 	ble.w	44bc <_svfprintf_r+0x234>
    475a:	9809      	ldr	r0, [sp, #36]	; 0x24
    475c:	4659      	mov	r1, fp
    475e:	aa37      	add	r2, sp, #220	; 0xdc
    4760:	f7ff fd04 	bl	416c <__sprint_r>
    4764:	2800      	cmp	r0, #0
    4766:	f47f aedd 	bne.w	4524 <_svfprintf_r+0x29c>
    476a:	f01a 0f04 	tst.w	sl, #4
    476e:	464b      	mov	r3, r9
    4770:	f47f aeaa 	bne.w	44c8 <_svfprintf_r+0x240>
    4774:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    4776:	980d      	ldr	r0, [sp, #52]	; 0x34
    4778:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    477a:	990c      	ldr	r1, [sp, #48]	; 0x30
    477c:	428a      	cmp	r2, r1
    477e:	bfac      	ite	ge
    4780:	1880      	addge	r0, r0, r2
    4782:	1840      	addlt	r0, r0, r1
    4784:	900d      	str	r0, [sp, #52]	; 0x34
    4786:	2b00      	cmp	r3, #0
    4788:	f040 829e 	bne.w	4cc8 <_svfprintf_r+0xa40>
    478c:	2300      	movs	r3, #0
    478e:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    4792:	9338      	str	r3, [sp, #224]	; 0xe0
    4794:	464c      	mov	r4, r9
    4796:	e5a1      	b.n	42dc <_svfprintf_r+0x54>
    4798:	9214      	str	r2, [sp, #80]	; 0x50
    479a:	2a00      	cmp	r2, #0
    479c:	f000 8504 	beq.w	51a8 <_svfprintf_r+0xf20>
    47a0:	2001      	movs	r0, #1
    47a2:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    47a6:	f04f 0100 	mov.w	r1, #0
    47aa:	aa2d      	add	r2, sp, #180	; 0xb4
    47ac:	900b      	str	r0, [sp, #44]	; 0x2c
    47ae:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    47b2:	9211      	str	r2, [sp, #68]	; 0x44
    47b4:	900e      	str	r0, [sp, #56]	; 0x38
    47b6:	2100      	movs	r1, #0
    47b8:	9115      	str	r1, [sp, #84]	; 0x54
    47ba:	e71f      	b.n	45fc <_svfprintf_r+0x374>
    47bc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    47c0:	2b00      	cmp	r3, #0
    47c2:	f040 840c 	bne.w	4fde <_svfprintf_r+0xd56>
    47c6:	990a      	ldr	r1, [sp, #40]	; 0x28
    47c8:	462b      	mov	r3, r5
    47ca:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    47ce:	782a      	ldrb	r2, [r5, #0]
    47d0:	910a      	str	r1, [sp, #40]	; 0x28
    47d2:	e5c2      	b.n	435a <_svfprintf_r+0xd2>
    47d4:	990a      	ldr	r1, [sp, #40]	; 0x28
    47d6:	f04a 0a01 	orr.w	sl, sl, #1
    47da:	782a      	ldrb	r2, [r5, #0]
    47dc:	462b      	mov	r3, r5
    47de:	910a      	str	r1, [sp, #40]	; 0x28
    47e0:	e5bb      	b.n	435a <_svfprintf_r+0xd2>
    47e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    47e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    47e6:	681b      	ldr	r3, [r3, #0]
    47e8:	1d11      	adds	r1, r2, #4
    47ea:	2b00      	cmp	r3, #0
    47ec:	930c      	str	r3, [sp, #48]	; 0x30
    47ee:	f2c0 85b2 	blt.w	5356 <_svfprintf_r+0x10ce>
    47f2:	782a      	ldrb	r2, [r5, #0]
    47f4:	462b      	mov	r3, r5
    47f6:	910a      	str	r1, [sp, #40]	; 0x28
    47f8:	e5af      	b.n	435a <_svfprintf_r+0xd2>
    47fa:	990a      	ldr	r1, [sp, #40]	; 0x28
    47fc:	462b      	mov	r3, r5
    47fe:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    4802:	782a      	ldrb	r2, [r5, #0]
    4804:	910a      	str	r1, [sp, #40]	; 0x28
    4806:	e5a8      	b.n	435a <_svfprintf_r+0xd2>
    4808:	f04a 0a10 	orr.w	sl, sl, #16
    480c:	9214      	str	r2, [sp, #80]	; 0x50
    480e:	f01a 0f20 	tst.w	sl, #32
    4812:	f000 8187 	beq.w	4b24 <_svfprintf_r+0x89c>
    4816:	980a      	ldr	r0, [sp, #40]	; 0x28
    4818:	1dc3      	adds	r3, r0, #7
    481a:	f023 0307 	bic.w	r3, r3, #7
    481e:	f103 0108 	add.w	r1, r3, #8
    4822:	910a      	str	r1, [sp, #40]	; 0x28
    4824:	e9d3 6700 	ldrd	r6, r7, [r3]
    4828:	2e00      	cmp	r6, #0
    482a:	f177 0000 	sbcs.w	r0, r7, #0
    482e:	f2c0 8376 	blt.w	4f1e <_svfprintf_r+0xc96>
    4832:	ea56 0107 	orrs.w	r1, r6, r7
    4836:	f04f 0301 	mov.w	r3, #1
    483a:	bf0c      	ite	eq
    483c:	2200      	moveq	r2, #0
    483e:	2201      	movne	r2, #1
    4840:	f1b8 0f00 	cmp.w	r8, #0
    4844:	bfa8      	it	ge
    4846:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    484a:	f1b8 0f00 	cmp.w	r8, #0
    484e:	bf18      	it	ne
    4850:	f042 0201 	orrne.w	r2, r2, #1
    4854:	2a00      	cmp	r2, #0
    4856:	f47f aea0 	bne.w	459a <_svfprintf_r+0x312>
    485a:	2b00      	cmp	r3, #0
    485c:	f040 81e5 	bne.w	4c2a <_svfprintf_r+0x9a2>
    4860:	f01a 0f01 	tst.w	sl, #1
    4864:	f000 81e1 	beq.w	4c2a <_svfprintf_r+0x9a2>
    4868:	2330      	movs	r3, #48	; 0x30
    486a:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    486e:	ab2d      	add	r3, sp, #180	; 0xb4
    4870:	2001      	movs	r0, #1
    4872:	3327      	adds	r3, #39	; 0x27
    4874:	900e      	str	r0, [sp, #56]	; 0x38
    4876:	9311      	str	r3, [sp, #68]	; 0x44
    4878:	e6b3      	b.n	45e2 <_svfprintf_r+0x35a>
    487a:	f01a 0f08 	tst.w	sl, #8
    487e:	9214      	str	r2, [sp, #80]	; 0x50
    4880:	f000 83bf 	beq.w	5002 <_svfprintf_r+0xd7a>
    4884:	980a      	ldr	r0, [sp, #40]	; 0x28
    4886:	1dc3      	adds	r3, r0, #7
    4888:	f023 0307 	bic.w	r3, r3, #7
    488c:	f103 0108 	add.w	r1, r3, #8
    4890:	910a      	str	r1, [sp, #40]	; 0x28
    4892:	685e      	ldr	r6, [r3, #4]
    4894:	681f      	ldr	r7, [r3, #0]
    4896:	9619      	str	r6, [sp, #100]	; 0x64
    4898:	9710      	str	r7, [sp, #64]	; 0x40
    489a:	4638      	mov	r0, r7
    489c:	4631      	mov	r1, r6
    489e:	f005 f9eb 	bl	9c78 <__isinfd>
    48a2:	4603      	mov	r3, r0
    48a4:	2800      	cmp	r0, #0
    48a6:	f000 8493 	beq.w	51d0 <_svfprintf_r+0xf48>
    48aa:	4638      	mov	r0, r7
    48ac:	2200      	movs	r2, #0
    48ae:	2300      	movs	r3, #0
    48b0:	4631      	mov	r1, r6
    48b2:	f7fe ff31 	bl	3718 <__aeabi_dcmplt>
    48b6:	2800      	cmp	r0, #0
    48b8:	f040 8415 	bne.w	50e6 <_svfprintf_r+0xe5e>
    48bc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    48c0:	2003      	movs	r0, #3
    48c2:	f64a 42a4 	movw	r2, #44196	; 0xaca4
    48c6:	f64a 41a0 	movw	r1, #44192	; 0xaca0
    48ca:	900b      	str	r0, [sp, #44]	; 0x2c
    48cc:	9814      	ldr	r0, [sp, #80]	; 0x50
    48ce:	f2c0 0100 	movt	r1, #0
    48d2:	f2c0 0200 	movt	r2, #0
    48d6:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    48da:	2847      	cmp	r0, #71	; 0x47
    48dc:	bfd8      	it	le
    48de:	460a      	movle	r2, r1
    48e0:	2103      	movs	r1, #3
    48e2:	9211      	str	r2, [sp, #68]	; 0x44
    48e4:	2200      	movs	r2, #0
    48e6:	910e      	str	r1, [sp, #56]	; 0x38
    48e8:	9215      	str	r2, [sp, #84]	; 0x54
    48ea:	e683      	b.n	45f4 <_svfprintf_r+0x36c>
    48ec:	990a      	ldr	r1, [sp, #40]	; 0x28
    48ee:	f04a 0a08 	orr.w	sl, sl, #8
    48f2:	782a      	ldrb	r2, [r5, #0]
    48f4:	462b      	mov	r3, r5
    48f6:	910a      	str	r1, [sp, #40]	; 0x28
    48f8:	e52f      	b.n	435a <_svfprintf_r+0xd2>
    48fa:	990a      	ldr	r1, [sp, #40]	; 0x28
    48fc:	782a      	ldrb	r2, [r5, #0]
    48fe:	f04a 0a04 	orr.w	sl, sl, #4
    4902:	462b      	mov	r3, r5
    4904:	910a      	str	r1, [sp, #40]	; 0x28
    4906:	e528      	b.n	435a <_svfprintf_r+0xd2>
    4908:	462b      	mov	r3, r5
    490a:	f813 2b01 	ldrb.w	r2, [r3], #1
    490e:	2a2a      	cmp	r2, #42	; 0x2a
    4910:	f000 86cf 	beq.w	56b2 <_svfprintf_r+0x142a>
    4914:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4918:	2909      	cmp	r1, #9
    491a:	bf88      	it	hi
    491c:	f04f 0800 	movhi.w	r8, #0
    4920:	d810      	bhi.n	4944 <_svfprintf_r+0x6bc>
    4922:	3502      	adds	r5, #2
    4924:	f04f 0800 	mov.w	r8, #0
    4928:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    492c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    4930:	462b      	mov	r3, r5
    4932:	3501      	adds	r5, #1
    4934:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    4938:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    493c:	2909      	cmp	r1, #9
    493e:	d9f3      	bls.n	4928 <_svfprintf_r+0x6a0>
    4940:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    4944:	461d      	mov	r5, r3
    4946:	e509      	b.n	435c <_svfprintf_r+0xd4>
    4948:	990a      	ldr	r1, [sp, #40]	; 0x28
    494a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    494e:	782a      	ldrb	r2, [r5, #0]
    4950:	462b      	mov	r3, r5
    4952:	910a      	str	r1, [sp, #40]	; 0x28
    4954:	e501      	b.n	435a <_svfprintf_r+0xd2>
    4956:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    495a:	2600      	movs	r6, #0
    495c:	462b      	mov	r3, r5
    495e:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    4962:	f813 2b01 	ldrb.w	r2, [r3], #1
    4966:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    496a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    496e:	461d      	mov	r5, r3
    4970:	2909      	cmp	r1, #9
    4972:	d9f3      	bls.n	495c <_svfprintf_r+0x6d4>
    4974:	960c      	str	r6, [sp, #48]	; 0x30
    4976:	461d      	mov	r5, r3
    4978:	e4f0      	b.n	435c <_svfprintf_r+0xd4>
    497a:	bf00      	nop
    497c:	0000ac7c 	.word	0x0000ac7c
    4980:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    4984:	990a      	ldr	r1, [sp, #40]	; 0x28
    4986:	e734      	b.n	47f2 <_svfprintf_r+0x56a>
    4988:	782a      	ldrb	r2, [r5, #0]
    498a:	2a6c      	cmp	r2, #108	; 0x6c
    498c:	f000 8418 	beq.w	51c0 <_svfprintf_r+0xf38>
    4990:	990a      	ldr	r1, [sp, #40]	; 0x28
    4992:	f04a 0a10 	orr.w	sl, sl, #16
    4996:	462b      	mov	r3, r5
    4998:	910a      	str	r1, [sp, #40]	; 0x28
    499a:	e4de      	b.n	435a <_svfprintf_r+0xd2>
    499c:	f01a 0f20 	tst.w	sl, #32
    49a0:	f000 8323 	beq.w	4fea <_svfprintf_r+0xd62>
    49a4:	990a      	ldr	r1, [sp, #40]	; 0x28
    49a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    49a8:	680b      	ldr	r3, [r1, #0]
    49aa:	4610      	mov	r0, r2
    49ac:	ea4f 71e0 	mov.w	r1, r0, asr #31
    49b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    49b2:	e9c3 0100 	strd	r0, r1, [r3]
    49b6:	f102 0a04 	add.w	sl, r2, #4
    49ba:	e48f      	b.n	42dc <_svfprintf_r+0x54>
    49bc:	f01a 0320 	ands.w	r3, sl, #32
    49c0:	9214      	str	r2, [sp, #80]	; 0x50
    49c2:	f000 80c7 	beq.w	4b54 <_svfprintf_r+0x8cc>
    49c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    49c8:	1dda      	adds	r2, r3, #7
    49ca:	2300      	movs	r3, #0
    49cc:	f022 0207 	bic.w	r2, r2, #7
    49d0:	f102 0008 	add.w	r0, r2, #8
    49d4:	900a      	str	r0, [sp, #40]	; 0x28
    49d6:	e9d2 6700 	ldrd	r6, r7, [r2]
    49da:	ea56 0107 	orrs.w	r1, r6, r7
    49de:	bf0c      	ite	eq
    49e0:	2200      	moveq	r2, #0
    49e2:	2201      	movne	r2, #1
    49e4:	e5c8      	b.n	4578 <_svfprintf_r+0x2f0>
    49e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    49e8:	f64a 40b0 	movw	r0, #44208	; 0xacb0
    49ec:	990a      	ldr	r1, [sp, #40]	; 0x28
    49ee:	2378      	movs	r3, #120	; 0x78
    49f0:	f2c0 0000 	movt	r0, #0
    49f4:	9314      	str	r3, [sp, #80]	; 0x50
    49f6:	6816      	ldr	r6, [r2, #0]
    49f8:	3104      	adds	r1, #4
    49fa:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    49fe:	f04a 0a02 	orr.w	sl, sl, #2
    4a02:	2330      	movs	r3, #48	; 0x30
    4a04:	1e32      	subs	r2, r6, #0
    4a06:	bf18      	it	ne
    4a08:	2201      	movne	r2, #1
    4a0a:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    4a0e:	4636      	mov	r6, r6
    4a10:	f04f 0700 	mov.w	r7, #0
    4a14:	9017      	str	r0, [sp, #92]	; 0x5c
    4a16:	2302      	movs	r3, #2
    4a18:	910a      	str	r1, [sp, #40]	; 0x28
    4a1a:	e5ad      	b.n	4578 <_svfprintf_r+0x2f0>
    4a1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4a1e:	9214      	str	r2, [sp, #80]	; 0x50
    4a20:	f04f 0200 	mov.w	r2, #0
    4a24:	1d18      	adds	r0, r3, #4
    4a26:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    4a2a:	681b      	ldr	r3, [r3, #0]
    4a2c:	900a      	str	r0, [sp, #40]	; 0x28
    4a2e:	9311      	str	r3, [sp, #68]	; 0x44
    4a30:	2b00      	cmp	r3, #0
    4a32:	f000 854d 	beq.w	54d0 <_svfprintf_r+0x1248>
    4a36:	f1b8 0f00 	cmp.w	r8, #0
    4a3a:	9811      	ldr	r0, [sp, #68]	; 0x44
    4a3c:	f2c0 852a 	blt.w	5494 <_svfprintf_r+0x120c>
    4a40:	2100      	movs	r1, #0
    4a42:	4642      	mov	r2, r8
    4a44:	f004 f8ca 	bl	8bdc <memchr>
    4a48:	4603      	mov	r3, r0
    4a4a:	2800      	cmp	r0, #0
    4a4c:	f000 856e 	beq.w	552c <_svfprintf_r+0x12a4>
    4a50:	9811      	ldr	r0, [sp, #68]	; 0x44
    4a52:	1a1b      	subs	r3, r3, r0
    4a54:	930e      	str	r3, [sp, #56]	; 0x38
    4a56:	4543      	cmp	r3, r8
    4a58:	f340 8482 	ble.w	5360 <_svfprintf_r+0x10d8>
    4a5c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    4a60:	2100      	movs	r1, #0
    4a62:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    4a66:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    4a6a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    4a6e:	9115      	str	r1, [sp, #84]	; 0x54
    4a70:	e5c0      	b.n	45f4 <_svfprintf_r+0x36c>
    4a72:	f01a 0f20 	tst.w	sl, #32
    4a76:	9214      	str	r2, [sp, #80]	; 0x50
    4a78:	d010      	beq.n	4a9c <_svfprintf_r+0x814>
    4a7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4a7c:	1dda      	adds	r2, r3, #7
    4a7e:	2301      	movs	r3, #1
    4a80:	e7a4      	b.n	49cc <_svfprintf_r+0x744>
    4a82:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a84:	f04a 0a20 	orr.w	sl, sl, #32
    4a88:	782a      	ldrb	r2, [r5, #0]
    4a8a:	462b      	mov	r3, r5
    4a8c:	910a      	str	r1, [sp, #40]	; 0x28
    4a8e:	e464      	b.n	435a <_svfprintf_r+0xd2>
    4a90:	f04a 0a10 	orr.w	sl, sl, #16
    4a94:	9214      	str	r2, [sp, #80]	; 0x50
    4a96:	f01a 0f20 	tst.w	sl, #32
    4a9a:	d1ee      	bne.n	4a7a <_svfprintf_r+0x7f2>
    4a9c:	f01a 0f10 	tst.w	sl, #16
    4aa0:	f040 8254 	bne.w	4f4c <_svfprintf_r+0xcc4>
    4aa4:	f01a 0f40 	tst.w	sl, #64	; 0x40
    4aa8:	f000 8250 	beq.w	4f4c <_svfprintf_r+0xcc4>
    4aac:	980a      	ldr	r0, [sp, #40]	; 0x28
    4aae:	2301      	movs	r3, #1
    4ab0:	1d01      	adds	r1, r0, #4
    4ab2:	910a      	str	r1, [sp, #40]	; 0x28
    4ab4:	8806      	ldrh	r6, [r0, #0]
    4ab6:	1e32      	subs	r2, r6, #0
    4ab8:	bf18      	it	ne
    4aba:	2201      	movne	r2, #1
    4abc:	4636      	mov	r6, r6
    4abe:	f04f 0700 	mov.w	r7, #0
    4ac2:	e559      	b.n	4578 <_svfprintf_r+0x2f0>
    4ac4:	f01a 0f20 	tst.w	sl, #32
    4ac8:	9214      	str	r2, [sp, #80]	; 0x50
    4aca:	f64a 428c 	movw	r2, #44172	; 0xac8c
    4ace:	f2c0 0200 	movt	r2, #0
    4ad2:	9217      	str	r2, [sp, #92]	; 0x5c
    4ad4:	f47f ad3d 	bne.w	4552 <_svfprintf_r+0x2ca>
    4ad8:	f01a 0f10 	tst.w	sl, #16
    4adc:	f040 822d 	bne.w	4f3a <_svfprintf_r+0xcb2>
    4ae0:	f01a 0f40 	tst.w	sl, #64	; 0x40
    4ae4:	f000 8229 	beq.w	4f3a <_svfprintf_r+0xcb2>
    4ae8:	990a      	ldr	r1, [sp, #40]	; 0x28
    4aea:	1d0a      	adds	r2, r1, #4
    4aec:	920a      	str	r2, [sp, #40]	; 0x28
    4aee:	880e      	ldrh	r6, [r1, #0]
    4af0:	4636      	mov	r6, r6
    4af2:	f04f 0700 	mov.w	r7, #0
    4af6:	e535      	b.n	4564 <_svfprintf_r+0x2dc>
    4af8:	9214      	str	r2, [sp, #80]	; 0x50
    4afa:	2001      	movs	r0, #1
    4afc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4afe:	f04f 0100 	mov.w	r1, #0
    4b02:	900b      	str	r0, [sp, #44]	; 0x2c
    4b04:	900e      	str	r0, [sp, #56]	; 0x38
    4b06:	6813      	ldr	r3, [r2, #0]
    4b08:	3204      	adds	r2, #4
    4b0a:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    4b0e:	920a      	str	r2, [sp, #40]	; 0x28
    4b10:	aa2d      	add	r2, sp, #180	; 0xb4
    4b12:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    4b16:	9211      	str	r2, [sp, #68]	; 0x44
    4b18:	e64d      	b.n	47b6 <_svfprintf_r+0x52e>
    4b1a:	f01a 0f20 	tst.w	sl, #32
    4b1e:	9214      	str	r2, [sp, #80]	; 0x50
    4b20:	f47f ae79 	bne.w	4816 <_svfprintf_r+0x58e>
    4b24:	f01a 0f10 	tst.w	sl, #16
    4b28:	f040 81ed 	bne.w	4f06 <_svfprintf_r+0xc7e>
    4b2c:	f01a 0f40 	tst.w	sl, #64	; 0x40
    4b30:	f000 81e9 	beq.w	4f06 <_svfprintf_r+0xc7e>
    4b34:	980a      	ldr	r0, [sp, #40]	; 0x28
    4b36:	1d01      	adds	r1, r0, #4
    4b38:	910a      	str	r1, [sp, #40]	; 0x28
    4b3a:	f9b0 6000 	ldrsh.w	r6, [r0]
    4b3e:	4636      	mov	r6, r6
    4b40:	ea4f 77e6 	mov.w	r7, r6, asr #31
    4b44:	e670      	b.n	4828 <_svfprintf_r+0x5a0>
    4b46:	f04a 0a10 	orr.w	sl, sl, #16
    4b4a:	9214      	str	r2, [sp, #80]	; 0x50
    4b4c:	f01a 0320 	ands.w	r3, sl, #32
    4b50:	f47f af39 	bne.w	49c6 <_svfprintf_r+0x73e>
    4b54:	f01a 0210 	ands.w	r2, sl, #16
    4b58:	f000 825f 	beq.w	501a <_svfprintf_r+0xd92>
    4b5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4b5e:	1d10      	adds	r0, r2, #4
    4b60:	900a      	str	r0, [sp, #40]	; 0x28
    4b62:	6816      	ldr	r6, [r2, #0]
    4b64:	1e32      	subs	r2, r6, #0
    4b66:	bf18      	it	ne
    4b68:	2201      	movne	r2, #1
    4b6a:	4636      	mov	r6, r6
    4b6c:	f04f 0700 	mov.w	r7, #0
    4b70:	e502      	b.n	4578 <_svfprintf_r+0x2f0>
    4b72:	9b14      	ldr	r3, [sp, #80]	; 0x50
    4b74:	2b65      	cmp	r3, #101	; 0x65
    4b76:	f77f ac5a 	ble.w	442e <_svfprintf_r+0x1a6>
    4b7a:	9810      	ldr	r0, [sp, #64]	; 0x40
    4b7c:	2200      	movs	r2, #0
    4b7e:	2300      	movs	r3, #0
    4b80:	9919      	ldr	r1, [sp, #100]	; 0x64
    4b82:	f7fe fdbf 	bl	3704 <__aeabi_dcmpeq>
    4b86:	2800      	cmp	r0, #0
    4b88:	f000 80e1 	beq.w	4d4e <_svfprintf_r+0xac6>
    4b8c:	2301      	movs	r3, #1
    4b8e:	6063      	str	r3, [r4, #4]
    4b90:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    4b92:	f64a 43cc 	movw	r3, #44236	; 0xaccc
    4b96:	f2c0 0300 	movt	r3, #0
    4b9a:	6023      	str	r3, [r4, #0]
    4b9c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    4b9e:	3201      	adds	r2, #1
    4ba0:	9238      	str	r2, [sp, #224]	; 0xe0
    4ba2:	3301      	adds	r3, #1
    4ba4:	2a07      	cmp	r2, #7
    4ba6:	9339      	str	r3, [sp, #228]	; 0xe4
    4ba8:	bfd8      	it	le
    4baa:	f104 0308 	addle.w	r3, r4, #8
    4bae:	f300 829f 	bgt.w	50f0 <_svfprintf_r+0xe68>
    4bb2:	9a42      	ldr	r2, [sp, #264]	; 0x108
    4bb4:	9818      	ldr	r0, [sp, #96]	; 0x60
    4bb6:	4282      	cmp	r2, r0
    4bb8:	db03      	blt.n	4bc2 <_svfprintf_r+0x93a>
    4bba:	f01a 0f01 	tst.w	sl, #1
    4bbe:	f43f ac7f 	beq.w	44c0 <_svfprintf_r+0x238>
    4bc2:	991b      	ldr	r1, [sp, #108]	; 0x6c
    4bc4:	2201      	movs	r2, #1
    4bc6:	605a      	str	r2, [r3, #4]
    4bc8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    4bca:	6019      	str	r1, [r3, #0]
    4bcc:	9939      	ldr	r1, [sp, #228]	; 0xe4
    4bce:	3201      	adds	r2, #1
    4bd0:	9238      	str	r2, [sp, #224]	; 0xe0
    4bd2:	3101      	adds	r1, #1
    4bd4:	2a07      	cmp	r2, #7
    4bd6:	9139      	str	r1, [sp, #228]	; 0xe4
    4bd8:	f300 83eb 	bgt.w	53b2 <_svfprintf_r+0x112a>
    4bdc:	3308      	adds	r3, #8
    4bde:	9a18      	ldr	r2, [sp, #96]	; 0x60
    4be0:	1e56      	subs	r6, r2, #1
    4be2:	2e00      	cmp	r6, #0
    4be4:	f77f ac6c 	ble.w	44c0 <_svfprintf_r+0x238>
    4be8:	2e10      	cmp	r6, #16
    4bea:	4fa0      	ldr	r7, [pc, #640]	; (4e6c <_svfprintf_r+0xbe4>)
    4bec:	f340 81e9 	ble.w	4fc2 <_svfprintf_r+0xd3a>
    4bf0:	2410      	movs	r4, #16
    4bf2:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    4bf6:	e003      	b.n	4c00 <_svfprintf_r+0x978>
    4bf8:	3e10      	subs	r6, #16
    4bfa:	2e10      	cmp	r6, #16
    4bfc:	f340 81e1 	ble.w	4fc2 <_svfprintf_r+0xd3a>
    4c00:	605c      	str	r4, [r3, #4]
    4c02:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    4c04:	9939      	ldr	r1, [sp, #228]	; 0xe4
    4c06:	3201      	adds	r2, #1
    4c08:	601f      	str	r7, [r3, #0]
    4c0a:	3110      	adds	r1, #16
    4c0c:	2a07      	cmp	r2, #7
    4c0e:	9139      	str	r1, [sp, #228]	; 0xe4
    4c10:	f103 0308 	add.w	r3, r3, #8
    4c14:	9238      	str	r2, [sp, #224]	; 0xe0
    4c16:	ddef      	ble.n	4bf8 <_svfprintf_r+0x970>
    4c18:	9809      	ldr	r0, [sp, #36]	; 0x24
    4c1a:	4659      	mov	r1, fp
    4c1c:	4642      	mov	r2, r8
    4c1e:	f7ff faa5 	bl	416c <__sprint_r>
    4c22:	464b      	mov	r3, r9
    4c24:	2800      	cmp	r0, #0
    4c26:	d0e7      	beq.n	4bf8 <_svfprintf_r+0x970>
    4c28:	e47c      	b.n	4524 <_svfprintf_r+0x29c>
    4c2a:	9916      	ldr	r1, [sp, #88]	; 0x58
    4c2c:	2200      	movs	r2, #0
    4c2e:	920e      	str	r2, [sp, #56]	; 0x38
    4c30:	9111      	str	r1, [sp, #68]	; 0x44
    4c32:	e4d6      	b.n	45e2 <_svfprintf_r+0x35a>
    4c34:	990c      	ldr	r1, [sp, #48]	; 0x30
    4c36:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4c38:	1a8e      	subs	r6, r1, r2
    4c3a:	2e00      	cmp	r6, #0
    4c3c:	f77f ad48 	ble.w	46d0 <_svfprintf_r+0x448>
    4c40:	2e10      	cmp	r6, #16
    4c42:	4f8a      	ldr	r7, [pc, #552]	; (4e6c <_svfprintf_r+0xbe4>)
    4c44:	bfc8      	it	gt
    4c46:	f04f 0810 	movgt.w	r8, #16
    4c4a:	dc03      	bgt.n	4c54 <_svfprintf_r+0x9cc>
    4c4c:	e01b      	b.n	4c86 <_svfprintf_r+0x9fe>
    4c4e:	3e10      	subs	r6, #16
    4c50:	2e10      	cmp	r6, #16
    4c52:	dd18      	ble.n	4c86 <_svfprintf_r+0x9fe>
    4c54:	f8c4 8004 	str.w	r8, [r4, #4]
    4c58:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4c5a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4c5c:	3301      	adds	r3, #1
    4c5e:	6027      	str	r7, [r4, #0]
    4c60:	3210      	adds	r2, #16
    4c62:	2b07      	cmp	r3, #7
    4c64:	9239      	str	r2, [sp, #228]	; 0xe4
    4c66:	f104 0408 	add.w	r4, r4, #8
    4c6a:	9338      	str	r3, [sp, #224]	; 0xe0
    4c6c:	ddef      	ble.n	4c4e <_svfprintf_r+0x9c6>
    4c6e:	9809      	ldr	r0, [sp, #36]	; 0x24
    4c70:	4659      	mov	r1, fp
    4c72:	aa37      	add	r2, sp, #220	; 0xdc
    4c74:	464c      	mov	r4, r9
    4c76:	f7ff fa79 	bl	416c <__sprint_r>
    4c7a:	2800      	cmp	r0, #0
    4c7c:	f47f ac52 	bne.w	4524 <_svfprintf_r+0x29c>
    4c80:	3e10      	subs	r6, #16
    4c82:	2e10      	cmp	r6, #16
    4c84:	dce6      	bgt.n	4c54 <_svfprintf_r+0x9cc>
    4c86:	6066      	str	r6, [r4, #4]
    4c88:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4c8a:	6027      	str	r7, [r4, #0]
    4c8c:	1c5a      	adds	r2, r3, #1
    4c8e:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    4c90:	9238      	str	r2, [sp, #224]	; 0xe0
    4c92:	199b      	adds	r3, r3, r6
    4c94:	2a07      	cmp	r2, #7
    4c96:	9339      	str	r3, [sp, #228]	; 0xe4
    4c98:	f300 8188 	bgt.w	4fac <_svfprintf_r+0xd24>
    4c9c:	3408      	adds	r4, #8
    4c9e:	e517      	b.n	46d0 <_svfprintf_r+0x448>
    4ca0:	605e      	str	r6, [r3, #4]
    4ca2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    4ca4:	601f      	str	r7, [r3, #0]
    4ca6:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    4ca8:	3201      	adds	r2, #1
    4caa:	9238      	str	r2, [sp, #224]	; 0xe0
    4cac:	18f3      	adds	r3, r6, r3
    4cae:	2a07      	cmp	r2, #7
    4cb0:	9339      	str	r3, [sp, #228]	; 0xe4
    4cb2:	f77f ad60 	ble.w	4776 <_svfprintf_r+0x4ee>
    4cb6:	9809      	ldr	r0, [sp, #36]	; 0x24
    4cb8:	4659      	mov	r1, fp
    4cba:	aa37      	add	r2, sp, #220	; 0xdc
    4cbc:	f7ff fa56 	bl	416c <__sprint_r>
    4cc0:	2800      	cmp	r0, #0
    4cc2:	f43f ad57 	beq.w	4774 <_svfprintf_r+0x4ec>
    4cc6:	e42d      	b.n	4524 <_svfprintf_r+0x29c>
    4cc8:	9809      	ldr	r0, [sp, #36]	; 0x24
    4cca:	4659      	mov	r1, fp
    4ccc:	aa37      	add	r2, sp, #220	; 0xdc
    4cce:	f7ff fa4d 	bl	416c <__sprint_r>
    4cd2:	2800      	cmp	r0, #0
    4cd4:	f43f ad5a 	beq.w	478c <_svfprintf_r+0x504>
    4cd8:	e424      	b.n	4524 <_svfprintf_r+0x29c>
    4cda:	f01a 0f01 	tst.w	sl, #1
    4cde:	f47f abaa 	bne.w	4436 <_svfprintf_r+0x1ae>
    4ce2:	2301      	movs	r3, #1
    4ce4:	6063      	str	r3, [r4, #4]
    4ce6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4ce8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4cea:	3301      	adds	r3, #1
    4cec:	9911      	ldr	r1, [sp, #68]	; 0x44
    4cee:	3201      	adds	r2, #1
    4cf0:	2b07      	cmp	r3, #7
    4cf2:	9239      	str	r2, [sp, #228]	; 0xe4
    4cf4:	6021      	str	r1, [r4, #0]
    4cf6:	9338      	str	r3, [sp, #224]	; 0xe0
    4cf8:	f77f abd1 	ble.w	449e <_svfprintf_r+0x216>
    4cfc:	9809      	ldr	r0, [sp, #36]	; 0x24
    4cfe:	4659      	mov	r1, fp
    4d00:	aa37      	add	r2, sp, #220	; 0xdc
    4d02:	f7ff fa33 	bl	416c <__sprint_r>
    4d06:	2800      	cmp	r0, #0
    4d08:	f47f ac0c 	bne.w	4524 <_svfprintf_r+0x29c>
    4d0c:	464c      	mov	r4, r9
    4d0e:	f7ff bbc7 	b.w	44a0 <_svfprintf_r+0x218>
    4d12:	9809      	ldr	r0, [sp, #36]	; 0x24
    4d14:	4659      	mov	r1, fp
    4d16:	aa37      	add	r2, sp, #220	; 0xdc
    4d18:	f7ff fa28 	bl	416c <__sprint_r>
    4d1c:	2800      	cmp	r0, #0
    4d1e:	f47f ac01 	bne.w	4524 <_svfprintf_r+0x29c>
    4d22:	464c      	mov	r4, r9
    4d24:	e508      	b.n	4738 <_svfprintf_r+0x4b0>
    4d26:	9809      	ldr	r0, [sp, #36]	; 0x24
    4d28:	4659      	mov	r1, fp
    4d2a:	aa37      	add	r2, sp, #220	; 0xdc
    4d2c:	f7ff fa1e 	bl	416c <__sprint_r>
    4d30:	2800      	cmp	r0, #0
    4d32:	f47f abf7 	bne.w	4524 <_svfprintf_r+0x29c>
    4d36:	464c      	mov	r4, r9
    4d38:	e4b6      	b.n	46a8 <_svfprintf_r+0x420>
    4d3a:	9809      	ldr	r0, [sp, #36]	; 0x24
    4d3c:	4659      	mov	r1, fp
    4d3e:	aa37      	add	r2, sp, #220	; 0xdc
    4d40:	f7ff fa14 	bl	416c <__sprint_r>
    4d44:	2800      	cmp	r0, #0
    4d46:	f47f abed 	bne.w	4524 <_svfprintf_r+0x29c>
    4d4a:	464c      	mov	r4, r9
    4d4c:	e4bc      	b.n	46c8 <_svfprintf_r+0x440>
    4d4e:	9b42      	ldr	r3, [sp, #264]	; 0x108
    4d50:	2b00      	cmp	r3, #0
    4d52:	f340 81d9 	ble.w	5108 <_svfprintf_r+0xe80>
    4d56:	9918      	ldr	r1, [sp, #96]	; 0x60
    4d58:	428b      	cmp	r3, r1
    4d5a:	f2c0 816f 	blt.w	503c <_svfprintf_r+0xdb4>
    4d5e:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4d60:	6061      	str	r1, [r4, #4]
    4d62:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4d64:	6022      	str	r2, [r4, #0]
    4d66:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4d68:	3301      	adds	r3, #1
    4d6a:	9338      	str	r3, [sp, #224]	; 0xe0
    4d6c:	1852      	adds	r2, r2, r1
    4d6e:	2b07      	cmp	r3, #7
    4d70:	9239      	str	r2, [sp, #228]	; 0xe4
    4d72:	bfd8      	it	le
    4d74:	f104 0308 	addle.w	r3, r4, #8
    4d78:	f300 83ba 	bgt.w	54f0 <_svfprintf_r+0x1268>
    4d7c:	9c42      	ldr	r4, [sp, #264]	; 0x108
    4d7e:	9818      	ldr	r0, [sp, #96]	; 0x60
    4d80:	1a24      	subs	r4, r4, r0
    4d82:	2c00      	cmp	r4, #0
    4d84:	f340 819b 	ble.w	50be <_svfprintf_r+0xe36>
    4d88:	2c10      	cmp	r4, #16
    4d8a:	4f38      	ldr	r7, [pc, #224]	; (4e6c <_svfprintf_r+0xbe4>)
    4d8c:	f340 818b 	ble.w	50a6 <_svfprintf_r+0xe1e>
    4d90:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    4d94:	2610      	movs	r6, #16
    4d96:	46aa      	mov	sl, r5
    4d98:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    4d9c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4d9e:	e003      	b.n	4da8 <_svfprintf_r+0xb20>
    4da0:	3c10      	subs	r4, #16
    4da2:	2c10      	cmp	r4, #16
    4da4:	f340 817c 	ble.w	50a0 <_svfprintf_r+0xe18>
    4da8:	605e      	str	r6, [r3, #4]
    4daa:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    4dac:	9939      	ldr	r1, [sp, #228]	; 0xe4
    4dae:	3201      	adds	r2, #1
    4db0:	601f      	str	r7, [r3, #0]
    4db2:	3110      	adds	r1, #16
    4db4:	2a07      	cmp	r2, #7
    4db6:	9139      	str	r1, [sp, #228]	; 0xe4
    4db8:	f103 0308 	add.w	r3, r3, #8
    4dbc:	9238      	str	r2, [sp, #224]	; 0xe0
    4dbe:	ddef      	ble.n	4da0 <_svfprintf_r+0xb18>
    4dc0:	4628      	mov	r0, r5
    4dc2:	4659      	mov	r1, fp
    4dc4:	4642      	mov	r2, r8
    4dc6:	f7ff f9d1 	bl	416c <__sprint_r>
    4dca:	464b      	mov	r3, r9
    4dcc:	2800      	cmp	r0, #0
    4dce:	d0e7      	beq.n	4da0 <_svfprintf_r+0xb18>
    4dd0:	f7ff bba8 	b.w	4524 <_svfprintf_r+0x29c>
    4dd4:	9816      	ldr	r0, [sp, #88]	; 0x58
    4dd6:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    4dda:	4603      	mov	r3, r0
    4ddc:	9011      	str	r0, [sp, #68]	; 0x44
    4dde:	0931      	lsrs	r1, r6, #4
    4de0:	f006 020f 	and.w	r2, r6, #15
    4de4:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    4de8:	0938      	lsrs	r0, r7, #4
    4dea:	f81c 2002 	ldrb.w	r2, [ip, r2]
    4dee:	460e      	mov	r6, r1
    4df0:	4607      	mov	r7, r0
    4df2:	ea56 0107 	orrs.w	r1, r6, r7
    4df6:	f803 2d01 	strb.w	r2, [r3, #-1]!
    4dfa:	d1f0      	bne.n	4dde <_svfprintf_r+0xb56>
    4dfc:	9a16      	ldr	r2, [sp, #88]	; 0x58
    4dfe:	9311      	str	r3, [sp, #68]	; 0x44
    4e00:	1ad2      	subs	r2, r2, r3
    4e02:	920e      	str	r2, [sp, #56]	; 0x38
    4e04:	f7ff bbed 	b.w	45e2 <_svfprintf_r+0x35a>
    4e08:	2300      	movs	r3, #0
    4e0a:	2209      	movs	r2, #9
    4e0c:	42b2      	cmp	r2, r6
    4e0e:	eb73 0007 	sbcs.w	r0, r3, r7
    4e12:	9b16      	ldr	r3, [sp, #88]	; 0x58
    4e14:	bf3e      	ittt	cc
    4e16:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    4e1a:	46a0      	movcc	r8, r4
    4e1c:	461c      	movcc	r4, r3
    4e1e:	d21a      	bcs.n	4e56 <_svfprintf_r+0xbce>
    4e20:	4630      	mov	r0, r6
    4e22:	4639      	mov	r1, r7
    4e24:	220a      	movs	r2, #10
    4e26:	2300      	movs	r3, #0
    4e28:	f005 fab8 	bl	a39c <__aeabi_uldivmod>
    4e2c:	4630      	mov	r0, r6
    4e2e:	4639      	mov	r1, r7
    4e30:	2300      	movs	r3, #0
    4e32:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    4e36:	220a      	movs	r2, #10
    4e38:	f804 cd01 	strb.w	ip, [r4, #-1]!
    4e3c:	f005 faae 	bl	a39c <__aeabi_uldivmod>
    4e40:	4606      	mov	r6, r0
    4e42:	460f      	mov	r7, r1
    4e44:	2009      	movs	r0, #9
    4e46:	2100      	movs	r1, #0
    4e48:	42b0      	cmp	r0, r6
    4e4a:	41b9      	sbcs	r1, r7
    4e4c:	d3e8      	bcc.n	4e20 <_svfprintf_r+0xb98>
    4e4e:	4623      	mov	r3, r4
    4e50:	4644      	mov	r4, r8
    4e52:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    4e56:	1e5a      	subs	r2, r3, #1
    4e58:	3630      	adds	r6, #48	; 0x30
    4e5a:	9211      	str	r2, [sp, #68]	; 0x44
    4e5c:	f803 6c01 	strb.w	r6, [r3, #-1]
    4e60:	9b16      	ldr	r3, [sp, #88]	; 0x58
    4e62:	1a9b      	subs	r3, r3, r2
    4e64:	930e      	str	r3, [sp, #56]	; 0x38
    4e66:	f7ff bbbc 	b.w	45e2 <_svfprintf_r+0x35a>
    4e6a:	bf00      	nop
    4e6c:	0000ac7c 	.word	0x0000ac7c
    4e70:	9809      	ldr	r0, [sp, #36]	; 0x24
    4e72:	4659      	mov	r1, fp
    4e74:	aa37      	add	r2, sp, #220	; 0xdc
    4e76:	f7ff f979 	bl	416c <__sprint_r>
    4e7a:	2800      	cmp	r0, #0
    4e7c:	f47f ab52 	bne.w	4524 <_svfprintf_r+0x29c>
    4e80:	464c      	mov	r4, r9
    4e82:	f7ff bbff 	b.w	4684 <_svfprintf_r+0x3fc>
    4e86:	9818      	ldr	r0, [sp, #96]	; 0x60
    4e88:	1e46      	subs	r6, r0, #1
    4e8a:	2e00      	cmp	r6, #0
    4e8c:	f77f ab08 	ble.w	44a0 <_svfprintf_r+0x218>
    4e90:	2e10      	cmp	r6, #16
    4e92:	4f9c      	ldr	r7, [pc, #624]	; (5104 <_svfprintf_r+0xe7c>)
    4e94:	bfc8      	it	gt
    4e96:	f04f 0810 	movgt.w	r8, #16
    4e9a:	dc03      	bgt.n	4ea4 <_svfprintf_r+0xc1c>
    4e9c:	e01b      	b.n	4ed6 <_svfprintf_r+0xc4e>
    4e9e:	3e10      	subs	r6, #16
    4ea0:	2e10      	cmp	r6, #16
    4ea2:	dd18      	ble.n	4ed6 <_svfprintf_r+0xc4e>
    4ea4:	f8c4 8004 	str.w	r8, [r4, #4]
    4ea8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4eaa:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4eac:	3301      	adds	r3, #1
    4eae:	6027      	str	r7, [r4, #0]
    4eb0:	3210      	adds	r2, #16
    4eb2:	2b07      	cmp	r3, #7
    4eb4:	9239      	str	r2, [sp, #228]	; 0xe4
    4eb6:	f104 0408 	add.w	r4, r4, #8
    4eba:	9338      	str	r3, [sp, #224]	; 0xe0
    4ebc:	ddef      	ble.n	4e9e <_svfprintf_r+0xc16>
    4ebe:	9809      	ldr	r0, [sp, #36]	; 0x24
    4ec0:	4659      	mov	r1, fp
    4ec2:	aa37      	add	r2, sp, #220	; 0xdc
    4ec4:	464c      	mov	r4, r9
    4ec6:	f7ff f951 	bl	416c <__sprint_r>
    4eca:	2800      	cmp	r0, #0
    4ecc:	f47f ab2a 	bne.w	4524 <_svfprintf_r+0x29c>
    4ed0:	3e10      	subs	r6, #16
    4ed2:	2e10      	cmp	r6, #16
    4ed4:	dce6      	bgt.n	4ea4 <_svfprintf_r+0xc1c>
    4ed6:	6066      	str	r6, [r4, #4]
    4ed8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4eda:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4edc:	3301      	adds	r3, #1
    4ede:	6027      	str	r7, [r4, #0]
    4ee0:	1992      	adds	r2, r2, r6
    4ee2:	2b07      	cmp	r3, #7
    4ee4:	9239      	str	r2, [sp, #228]	; 0xe4
    4ee6:	9338      	str	r3, [sp, #224]	; 0xe0
    4ee8:	f77f aad9 	ble.w	449e <_svfprintf_r+0x216>
    4eec:	e706      	b.n	4cfc <_svfprintf_r+0xa74>
    4eee:	9814      	ldr	r0, [sp, #80]	; 0x50
    4ef0:	2130      	movs	r1, #48	; 0x30
    4ef2:	f04a 0a02 	orr.w	sl, sl, #2
    4ef6:	2201      	movs	r2, #1
    4ef8:	2302      	movs	r3, #2
    4efa:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    4efe:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    4f02:	f7ff bb39 	b.w	4578 <_svfprintf_r+0x2f0>
    4f06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4f08:	1d13      	adds	r3, r2, #4
    4f0a:	6816      	ldr	r6, [r2, #0]
    4f0c:	930a      	str	r3, [sp, #40]	; 0x28
    4f0e:	4636      	mov	r6, r6
    4f10:	ea4f 77e6 	mov.w	r7, r6, asr #31
    4f14:	2e00      	cmp	r6, #0
    4f16:	f177 0000 	sbcs.w	r0, r7, #0
    4f1a:	f6bf ac8a 	bge.w	4832 <_svfprintf_r+0x5aa>
    4f1e:	4276      	negs	r6, r6
    4f20:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    4f24:	232d      	movs	r3, #45	; 0x2d
    4f26:	ea56 0207 	orrs.w	r2, r6, r7
    4f2a:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    4f2e:	bf0c      	ite	eq
    4f30:	2200      	moveq	r2, #0
    4f32:	2201      	movne	r2, #1
    4f34:	2301      	movs	r3, #1
    4f36:	f7ff bb23 	b.w	4580 <_svfprintf_r+0x2f8>
    4f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4f3c:	1d18      	adds	r0, r3, #4
    4f3e:	681e      	ldr	r6, [r3, #0]
    4f40:	900a      	str	r0, [sp, #40]	; 0x28
    4f42:	4636      	mov	r6, r6
    4f44:	f04f 0700 	mov.w	r7, #0
    4f48:	f7ff bb0c 	b.w	4564 <_svfprintf_r+0x2dc>
    4f4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4f4e:	1d13      	adds	r3, r2, #4
    4f50:	6816      	ldr	r6, [r2, #0]
    4f52:	930a      	str	r3, [sp, #40]	; 0x28
    4f54:	2301      	movs	r3, #1
    4f56:	1e32      	subs	r2, r6, #0
    4f58:	bf18      	it	ne
    4f5a:	2201      	movne	r2, #1
    4f5c:	4636      	mov	r6, r6
    4f5e:	f04f 0700 	mov.w	r7, #0
    4f62:	f7ff bb09 	b.w	4578 <_svfprintf_r+0x2f0>
    4f66:	9809      	ldr	r0, [sp, #36]	; 0x24
    4f68:	4659      	mov	r1, fp
    4f6a:	aa37      	add	r2, sp, #220	; 0xdc
    4f6c:	f7ff f8fe 	bl	416c <__sprint_r>
    4f70:	2800      	cmp	r0, #0
    4f72:	f47f aad7 	bne.w	4524 <_svfprintf_r+0x29c>
    4f76:	464c      	mov	r4, r9
    4f78:	f7ff ba79 	b.w	446e <_svfprintf_r+0x1e6>
    4f7c:	9809      	ldr	r0, [sp, #36]	; 0x24
    4f7e:	4659      	mov	r1, fp
    4f80:	aa37      	add	r2, sp, #220	; 0xdc
    4f82:	f7ff f8f3 	bl	416c <__sprint_r>
    4f86:	2800      	cmp	r0, #0
    4f88:	f47f aacc 	bne.w	4524 <_svfprintf_r+0x29c>
    4f8c:	464c      	mov	r4, r9
    4f8e:	f7ff ba60 	b.w	4452 <_svfprintf_r+0x1ca>
    4f92:	2830      	cmp	r0, #48	; 0x30
    4f94:	f000 8296 	beq.w	54c4 <_svfprintf_r+0x123c>
    4f98:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4f9a:	2330      	movs	r3, #48	; 0x30
    4f9c:	f802 3d01 	strb.w	r3, [r2, #-1]!
    4fa0:	9b16      	ldr	r3, [sp, #88]	; 0x58
    4fa2:	9211      	str	r2, [sp, #68]	; 0x44
    4fa4:	1a9b      	subs	r3, r3, r2
    4fa6:	930e      	str	r3, [sp, #56]	; 0x38
    4fa8:	f7ff bb1b 	b.w	45e2 <_svfprintf_r+0x35a>
    4fac:	9809      	ldr	r0, [sp, #36]	; 0x24
    4fae:	4659      	mov	r1, fp
    4fb0:	aa37      	add	r2, sp, #220	; 0xdc
    4fb2:	f7ff f8db 	bl	416c <__sprint_r>
    4fb6:	2800      	cmp	r0, #0
    4fb8:	f47f aab4 	bne.w	4524 <_svfprintf_r+0x29c>
    4fbc:	464c      	mov	r4, r9
    4fbe:	f7ff bb87 	b.w	46d0 <_svfprintf_r+0x448>
    4fc2:	605e      	str	r6, [r3, #4]
    4fc4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    4fc6:	9939      	ldr	r1, [sp, #228]	; 0xe4
    4fc8:	3201      	adds	r2, #1
    4fca:	601f      	str	r7, [r3, #0]
    4fcc:	1989      	adds	r1, r1, r6
    4fce:	2a07      	cmp	r2, #7
    4fd0:	9139      	str	r1, [sp, #228]	; 0xe4
    4fd2:	9238      	str	r2, [sp, #224]	; 0xe0
    4fd4:	f73f abc1 	bgt.w	475a <_svfprintf_r+0x4d2>
    4fd8:	3308      	adds	r3, #8
    4fda:	f7ff ba71 	b.w	44c0 <_svfprintf_r+0x238>
    4fde:	990a      	ldr	r1, [sp, #40]	; 0x28
    4fe0:	462b      	mov	r3, r5
    4fe2:	782a      	ldrb	r2, [r5, #0]
    4fe4:	910a      	str	r1, [sp, #40]	; 0x28
    4fe6:	f7ff b9b8 	b.w	435a <_svfprintf_r+0xd2>
    4fea:	f01a 0f10 	tst.w	sl, #16
    4fee:	f000 81cd 	beq.w	538c <_svfprintf_r+0x1104>
    4ff2:	980a      	ldr	r0, [sp, #40]	; 0x28
    4ff4:	990d      	ldr	r1, [sp, #52]	; 0x34
    4ff6:	f100 0a04 	add.w	sl, r0, #4
    4ffa:	6803      	ldr	r3, [r0, #0]
    4ffc:	6019      	str	r1, [r3, #0]
    4ffe:	f7ff b96d 	b.w	42dc <_svfprintf_r+0x54>
    5002:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5004:	1dd3      	adds	r3, r2, #7
    5006:	f023 0307 	bic.w	r3, r3, #7
    500a:	f103 0008 	add.w	r0, r3, #8
    500e:	900a      	str	r0, [sp, #40]	; 0x28
    5010:	685e      	ldr	r6, [r3, #4]
    5012:	681f      	ldr	r7, [r3, #0]
    5014:	9619      	str	r6, [sp, #100]	; 0x64
    5016:	9710      	str	r7, [sp, #64]	; 0x40
    5018:	e43f      	b.n	489a <_svfprintf_r+0x612>
    501a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    501e:	f000 81a9 	beq.w	5374 <_svfprintf_r+0x10ec>
    5022:	990a      	ldr	r1, [sp, #40]	; 0x28
    5024:	4613      	mov	r3, r2
    5026:	1d0a      	adds	r2, r1, #4
    5028:	920a      	str	r2, [sp, #40]	; 0x28
    502a:	880e      	ldrh	r6, [r1, #0]
    502c:	1e32      	subs	r2, r6, #0
    502e:	bf18      	it	ne
    5030:	2201      	movne	r2, #1
    5032:	4636      	mov	r6, r6
    5034:	f04f 0700 	mov.w	r7, #0
    5038:	f7ff ba9e 	b.w	4578 <_svfprintf_r+0x2f0>
    503c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    503e:	6063      	str	r3, [r4, #4]
    5040:	9938      	ldr	r1, [sp, #224]	; 0xe0
    5042:	6022      	str	r2, [r4, #0]
    5044:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5046:	3101      	adds	r1, #1
    5048:	9138      	str	r1, [sp, #224]	; 0xe0
    504a:	18d3      	adds	r3, r2, r3
    504c:	2907      	cmp	r1, #7
    504e:	9339      	str	r3, [sp, #228]	; 0xe4
    5050:	f300 8262 	bgt.w	5518 <_svfprintf_r+0x1290>
    5054:	3408      	adds	r4, #8
    5056:	2301      	movs	r3, #1
    5058:	9e42      	ldr	r6, [sp, #264]	; 0x108
    505a:	6063      	str	r3, [r4, #4]
    505c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    505e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5060:	3301      	adds	r3, #1
    5062:	981b      	ldr	r0, [sp, #108]	; 0x6c
    5064:	3201      	adds	r2, #1
    5066:	2b07      	cmp	r3, #7
    5068:	9338      	str	r3, [sp, #224]	; 0xe0
    506a:	bfd8      	it	le
    506c:	f104 0308 	addle.w	r3, r4, #8
    5070:	6020      	str	r0, [r4, #0]
    5072:	9239      	str	r2, [sp, #228]	; 0xe4
    5074:	f300 8246 	bgt.w	5504 <_svfprintf_r+0x127c>
    5078:	9a42      	ldr	r2, [sp, #264]	; 0x108
    507a:	9911      	ldr	r1, [sp, #68]	; 0x44
    507c:	9818      	ldr	r0, [sp, #96]	; 0x60
    507e:	198e      	adds	r6, r1, r6
    5080:	601e      	str	r6, [r3, #0]
    5082:	1a81      	subs	r1, r0, r2
    5084:	6059      	str	r1, [r3, #4]
    5086:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5088:	1a8a      	subs	r2, r1, r2
    508a:	9938      	ldr	r1, [sp, #224]	; 0xe0
    508c:	1812      	adds	r2, r2, r0
    508e:	9239      	str	r2, [sp, #228]	; 0xe4
    5090:	3101      	adds	r1, #1
    5092:	9138      	str	r1, [sp, #224]	; 0xe0
    5094:	2907      	cmp	r1, #7
    5096:	f73f ab60 	bgt.w	475a <_svfprintf_r+0x4d2>
    509a:	3308      	adds	r3, #8
    509c:	f7ff ba10 	b.w	44c0 <_svfprintf_r+0x238>
    50a0:	4655      	mov	r5, sl
    50a2:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    50a6:	605c      	str	r4, [r3, #4]
    50a8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    50aa:	9939      	ldr	r1, [sp, #228]	; 0xe4
    50ac:	3201      	adds	r2, #1
    50ae:	601f      	str	r7, [r3, #0]
    50b0:	1909      	adds	r1, r1, r4
    50b2:	2a07      	cmp	r2, #7
    50b4:	9139      	str	r1, [sp, #228]	; 0xe4
    50b6:	9238      	str	r2, [sp, #224]	; 0xe0
    50b8:	f300 827f 	bgt.w	55ba <_svfprintf_r+0x1332>
    50bc:	3308      	adds	r3, #8
    50be:	f01a 0f01 	tst.w	sl, #1
    50c2:	f43f a9fd 	beq.w	44c0 <_svfprintf_r+0x238>
    50c6:	991b      	ldr	r1, [sp, #108]	; 0x6c
    50c8:	2201      	movs	r2, #1
    50ca:	605a      	str	r2, [r3, #4]
    50cc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    50ce:	6019      	str	r1, [r3, #0]
    50d0:	9939      	ldr	r1, [sp, #228]	; 0xe4
    50d2:	3201      	adds	r2, #1
    50d4:	9238      	str	r2, [sp, #224]	; 0xe0
    50d6:	3101      	adds	r1, #1
    50d8:	2a07      	cmp	r2, #7
    50da:	9139      	str	r1, [sp, #228]	; 0xe4
    50dc:	f73f ab3d 	bgt.w	475a <_svfprintf_r+0x4d2>
    50e0:	3308      	adds	r3, #8
    50e2:	f7ff b9ed 	b.w	44c0 <_svfprintf_r+0x238>
    50e6:	232d      	movs	r3, #45	; 0x2d
    50e8:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    50ec:	f7ff bbe8 	b.w	48c0 <_svfprintf_r+0x638>
    50f0:	9809      	ldr	r0, [sp, #36]	; 0x24
    50f2:	4659      	mov	r1, fp
    50f4:	aa37      	add	r2, sp, #220	; 0xdc
    50f6:	f7ff f839 	bl	416c <__sprint_r>
    50fa:	2800      	cmp	r0, #0
    50fc:	f47f aa12 	bne.w	4524 <_svfprintf_r+0x29c>
    5100:	464b      	mov	r3, r9
    5102:	e556      	b.n	4bb2 <_svfprintf_r+0x92a>
    5104:	0000ac7c 	.word	0x0000ac7c
    5108:	2301      	movs	r3, #1
    510a:	6063      	str	r3, [r4, #4]
    510c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    510e:	f64a 43cc 	movw	r3, #44236	; 0xaccc
    5112:	f2c0 0300 	movt	r3, #0
    5116:	6023      	str	r3, [r4, #0]
    5118:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    511a:	3201      	adds	r2, #1
    511c:	9238      	str	r2, [sp, #224]	; 0xe0
    511e:	3301      	adds	r3, #1
    5120:	2a07      	cmp	r2, #7
    5122:	9339      	str	r3, [sp, #228]	; 0xe4
    5124:	bfd8      	it	le
    5126:	f104 0308 	addle.w	r3, r4, #8
    512a:	f300 8173 	bgt.w	5414 <_svfprintf_r+0x118c>
    512e:	9a42      	ldr	r2, [sp, #264]	; 0x108
    5130:	b92a      	cbnz	r2, 513e <_svfprintf_r+0xeb6>
    5132:	9818      	ldr	r0, [sp, #96]	; 0x60
    5134:	b918      	cbnz	r0, 513e <_svfprintf_r+0xeb6>
    5136:	f01a 0f01 	tst.w	sl, #1
    513a:	f43f a9c1 	beq.w	44c0 <_svfprintf_r+0x238>
    513e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5140:	2201      	movs	r2, #1
    5142:	605a      	str	r2, [r3, #4]
    5144:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5146:	6019      	str	r1, [r3, #0]
    5148:	9939      	ldr	r1, [sp, #228]	; 0xe4
    514a:	3201      	adds	r2, #1
    514c:	9238      	str	r2, [sp, #224]	; 0xe0
    514e:	3101      	adds	r1, #1
    5150:	2a07      	cmp	r2, #7
    5152:	9139      	str	r1, [sp, #228]	; 0xe4
    5154:	f300 8168 	bgt.w	5428 <_svfprintf_r+0x11a0>
    5158:	3308      	adds	r3, #8
    515a:	9c42      	ldr	r4, [sp, #264]	; 0x108
    515c:	4264      	negs	r4, r4
    515e:	2c00      	cmp	r4, #0
    5160:	f340 8187 	ble.w	5472 <_svfprintf_r+0x11ea>
    5164:	2c10      	cmp	r4, #16
    5166:	4f9e      	ldr	r7, [pc, #632]	; (53e0 <_svfprintf_r+0x1158>)
    5168:	f340 81a0 	ble.w	54ac <_svfprintf_r+0x1224>
    516c:	2610      	movs	r6, #16
    516e:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    5172:	e003      	b.n	517c <_svfprintf_r+0xef4>
    5174:	3c10      	subs	r4, #16
    5176:	2c10      	cmp	r4, #16
    5178:	f340 8198 	ble.w	54ac <_svfprintf_r+0x1224>
    517c:	605e      	str	r6, [r3, #4]
    517e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5180:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5182:	3201      	adds	r2, #1
    5184:	601f      	str	r7, [r3, #0]
    5186:	3110      	adds	r1, #16
    5188:	2a07      	cmp	r2, #7
    518a:	9139      	str	r1, [sp, #228]	; 0xe4
    518c:	f103 0308 	add.w	r3, r3, #8
    5190:	9238      	str	r2, [sp, #224]	; 0xe0
    5192:	ddef      	ble.n	5174 <_svfprintf_r+0xeec>
    5194:	9809      	ldr	r0, [sp, #36]	; 0x24
    5196:	4659      	mov	r1, fp
    5198:	4642      	mov	r2, r8
    519a:	f7fe ffe7 	bl	416c <__sprint_r>
    519e:	464b      	mov	r3, r9
    51a0:	2800      	cmp	r0, #0
    51a2:	d0e7      	beq.n	5174 <_svfprintf_r+0xeec>
    51a4:	f7ff b9be 	b.w	4524 <_svfprintf_r+0x29c>
    51a8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    51aa:	465e      	mov	r6, fp
    51ac:	2b00      	cmp	r3, #0
    51ae:	f43f a9ba 	beq.w	4526 <_svfprintf_r+0x29e>
    51b2:	9809      	ldr	r0, [sp, #36]	; 0x24
    51b4:	4659      	mov	r1, fp
    51b6:	aa37      	add	r2, sp, #220	; 0xdc
    51b8:	f7fe ffd8 	bl	416c <__sprint_r>
    51bc:	f7ff b9b3 	b.w	4526 <_svfprintf_r+0x29e>
    51c0:	990a      	ldr	r1, [sp, #40]	; 0x28
    51c2:	f04a 0a20 	orr.w	sl, sl, #32
    51c6:	786a      	ldrb	r2, [r5, #1]
    51c8:	1c6b      	adds	r3, r5, #1
    51ca:	910a      	str	r1, [sp, #40]	; 0x28
    51cc:	f7ff b8c5 	b.w	435a <_svfprintf_r+0xd2>
    51d0:	4638      	mov	r0, r7
    51d2:	4631      	mov	r1, r6
    51d4:	9308      	str	r3, [sp, #32]
    51d6:	f004 fd61 	bl	9c9c <__isnand>
    51da:	9b08      	ldr	r3, [sp, #32]
    51dc:	2800      	cmp	r0, #0
    51de:	f040 8101 	bne.w	53e4 <_svfprintf_r+0x115c>
    51e2:	f1b8 3fff 	cmp.w	r8, #4294967295
    51e6:	bf08      	it	eq
    51e8:	f108 0807 	addeq.w	r8, r8, #7
    51ec:	d00e      	beq.n	520c <_svfprintf_r+0xf84>
    51ee:	9a14      	ldr	r2, [sp, #80]	; 0x50
    51f0:	2a67      	cmp	r2, #103	; 0x67
    51f2:	bf14      	ite	ne
    51f4:	2300      	movne	r3, #0
    51f6:	2301      	moveq	r3, #1
    51f8:	2a47      	cmp	r2, #71	; 0x47
    51fa:	bf08      	it	eq
    51fc:	f043 0301 	orreq.w	r3, r3, #1
    5200:	b123      	cbz	r3, 520c <_svfprintf_r+0xf84>
    5202:	f1b8 0f00 	cmp.w	r8, #0
    5206:	bf08      	it	eq
    5208:	f04f 0801 	moveq.w	r8, #1
    520c:	4633      	mov	r3, r6
    520e:	463a      	mov	r2, r7
    5210:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    5214:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    5218:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    521a:	2b00      	cmp	r3, #0
    521c:	f2c0 820a 	blt.w	5634 <_svfprintf_r+0x13ac>
    5220:	2300      	movs	r3, #0
    5222:	9315      	str	r3, [sp, #84]	; 0x54
    5224:	9914      	ldr	r1, [sp, #80]	; 0x50
    5226:	2966      	cmp	r1, #102	; 0x66
    5228:	bf14      	ite	ne
    522a:	2300      	movne	r3, #0
    522c:	2301      	moveq	r3, #1
    522e:	2946      	cmp	r1, #70	; 0x46
    5230:	bf08      	it	eq
    5232:	f043 0301 	orreq.w	r3, r3, #1
    5236:	9312      	str	r3, [sp, #72]	; 0x48
    5238:	2b00      	cmp	r3, #0
    523a:	f000 818a 	beq.w	5552 <_svfprintf_r+0x12ca>
    523e:	2303      	movs	r3, #3
    5240:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    5244:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5246:	970e      	str	r7, [sp, #56]	; 0x38
    5248:	960f      	str	r6, [sp, #60]	; 0x3c
    524a:	9300      	str	r3, [sp, #0]
    524c:	9809      	ldr	r0, [sp, #36]	; 0x24
    524e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    5252:	9101      	str	r1, [sp, #4]
    5254:	a942      	add	r1, sp, #264	; 0x108
    5256:	9102      	str	r1, [sp, #8]
    5258:	a941      	add	r1, sp, #260	; 0x104
    525a:	9103      	str	r1, [sp, #12]
    525c:	a940      	add	r1, sp, #256	; 0x100
    525e:	9104      	str	r1, [sp, #16]
    5260:	f002 f80a 	bl	7278 <_dtoa_r>
    5264:	9a14      	ldr	r2, [sp, #80]	; 0x50
    5266:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    526a:	bf18      	it	ne
    526c:	2301      	movne	r3, #1
    526e:	2a47      	cmp	r2, #71	; 0x47
    5270:	bf0c      	ite	eq
    5272:	2300      	moveq	r3, #0
    5274:	f003 0301 	andne.w	r3, r3, #1
    5278:	9011      	str	r0, [sp, #68]	; 0x44
    527a:	b92b      	cbnz	r3, 5288 <_svfprintf_r+0x1000>
    527c:	f01a 0f01 	tst.w	sl, #1
    5280:	bf08      	it	eq
    5282:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    5286:	d01a      	beq.n	52be <_svfprintf_r+0x1036>
    5288:	9b11      	ldr	r3, [sp, #68]	; 0x44
    528a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    528c:	9912      	ldr	r1, [sp, #72]	; 0x48
    528e:	eb03 0c00 	add.w	ip, r3, r0
    5292:	b129      	cbz	r1, 52a0 <_svfprintf_r+0x1018>
    5294:	781b      	ldrb	r3, [r3, #0]
    5296:	2b30      	cmp	r3, #48	; 0x30
    5298:	f000 80d0 	beq.w	543c <_svfprintf_r+0x11b4>
    529c:	9b42      	ldr	r3, [sp, #264]	; 0x108
    529e:	449c      	add	ip, r3
    52a0:	4638      	mov	r0, r7
    52a2:	2200      	movs	r2, #0
    52a4:	2300      	movs	r3, #0
    52a6:	4631      	mov	r1, r6
    52a8:	f8cd c020 	str.w	ip, [sp, #32]
    52ac:	f7fe fa2a 	bl	3704 <__aeabi_dcmpeq>
    52b0:	f8dd c020 	ldr.w	ip, [sp, #32]
    52b4:	2800      	cmp	r0, #0
    52b6:	f000 8173 	beq.w	55a0 <_svfprintf_r+0x1318>
    52ba:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    52be:	9814      	ldr	r0, [sp, #80]	; 0x50
    52c0:	9911      	ldr	r1, [sp, #68]	; 0x44
    52c2:	2867      	cmp	r0, #103	; 0x67
    52c4:	bf14      	ite	ne
    52c6:	2300      	movne	r3, #0
    52c8:	2301      	moveq	r3, #1
    52ca:	2847      	cmp	r0, #71	; 0x47
    52cc:	bf08      	it	eq
    52ce:	f043 0301 	orreq.w	r3, r3, #1
    52d2:	ebc1 010c 	rsb	r1, r1, ip
    52d6:	9118      	str	r1, [sp, #96]	; 0x60
    52d8:	2b00      	cmp	r3, #0
    52da:	f000 814a 	beq.w	5572 <_svfprintf_r+0x12ea>
    52de:	9a42      	ldr	r2, [sp, #264]	; 0x108
    52e0:	f112 0f03 	cmn.w	r2, #3
    52e4:	920e      	str	r2, [sp, #56]	; 0x38
    52e6:	db02      	blt.n	52ee <_svfprintf_r+0x1066>
    52e8:	4590      	cmp	r8, r2
    52ea:	f280 814b 	bge.w	5584 <_svfprintf_r+0x12fc>
    52ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
    52f0:	3b02      	subs	r3, #2
    52f2:	9314      	str	r3, [sp, #80]	; 0x50
    52f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    52f6:	9814      	ldr	r0, [sp, #80]	; 0x50
    52f8:	1e53      	subs	r3, r2, #1
    52fa:	9342      	str	r3, [sp, #264]	; 0x108
    52fc:	2b00      	cmp	r3, #0
    52fe:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    5302:	f2c0 81d1 	blt.w	56a8 <_svfprintf_r+0x1420>
    5306:	222b      	movs	r2, #43	; 0x2b
    5308:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    530c:	2b09      	cmp	r3, #9
    530e:	f300 8162 	bgt.w	55d6 <_svfprintf_r+0x134e>
    5312:	a93f      	add	r1, sp, #252	; 0xfc
    5314:	3330      	adds	r3, #48	; 0x30
    5316:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    531a:	2330      	movs	r3, #48	; 0x30
    531c:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    5320:	ab3e      	add	r3, sp, #248	; 0xf8
    5322:	9a18      	ldr	r2, [sp, #96]	; 0x60
    5324:	1acb      	subs	r3, r1, r3
    5326:	9918      	ldr	r1, [sp, #96]	; 0x60
    5328:	931a      	str	r3, [sp, #104]	; 0x68
    532a:	1859      	adds	r1, r3, r1
    532c:	2a01      	cmp	r2, #1
    532e:	910e      	str	r1, [sp, #56]	; 0x38
    5330:	f340 81cc 	ble.w	56cc <_svfprintf_r+0x1444>
    5334:	980e      	ldr	r0, [sp, #56]	; 0x38
    5336:	3001      	adds	r0, #1
    5338:	900e      	str	r0, [sp, #56]	; 0x38
    533a:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    533e:	910b      	str	r1, [sp, #44]	; 0x2c
    5340:	9b15      	ldr	r3, [sp, #84]	; 0x54
    5342:	2b00      	cmp	r3, #0
    5344:	f000 80fd 	beq.w	5542 <_svfprintf_r+0x12ba>
    5348:	232d      	movs	r3, #45	; 0x2d
    534a:	2000      	movs	r0, #0
    534c:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    5350:	9015      	str	r0, [sp, #84]	; 0x54
    5352:	f7ff b950 	b.w	45f6 <_svfprintf_r+0x36e>
    5356:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5358:	425b      	negs	r3, r3
    535a:	930c      	str	r3, [sp, #48]	; 0x30
    535c:	f7ff bace 	b.w	48fc <_svfprintf_r+0x674>
    5360:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5362:	2000      	movs	r0, #0
    5364:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5368:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    536c:	9015      	str	r0, [sp, #84]	; 0x54
    536e:	920b      	str	r2, [sp, #44]	; 0x2c
    5370:	f7ff b940 	b.w	45f4 <_svfprintf_r+0x36c>
    5374:	980a      	ldr	r0, [sp, #40]	; 0x28
    5376:	1d01      	adds	r1, r0, #4
    5378:	910a      	str	r1, [sp, #40]	; 0x28
    537a:	6806      	ldr	r6, [r0, #0]
    537c:	1e32      	subs	r2, r6, #0
    537e:	bf18      	it	ne
    5380:	2201      	movne	r2, #1
    5382:	4636      	mov	r6, r6
    5384:	f04f 0700 	mov.w	r7, #0
    5388:	f7ff b8f6 	b.w	4578 <_svfprintf_r+0x2f0>
    538c:	f01a 0f40 	tst.w	sl, #64	; 0x40
    5390:	bf17      	itett	ne
    5392:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    5394:	990a      	ldreq	r1, [sp, #40]	; 0x28
    5396:	980d      	ldrne	r0, [sp, #52]	; 0x34
    5398:	f102 0a04 	addne.w	sl, r2, #4
    539c:	bf11      	iteee	ne
    539e:	6813      	ldrne	r3, [r2, #0]
    53a0:	f101 0a04 	addeq.w	sl, r1, #4
    53a4:	680b      	ldreq	r3, [r1, #0]
    53a6:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    53a8:	bf14      	ite	ne
    53aa:	8018      	strhne	r0, [r3, #0]
    53ac:	601a      	streq	r2, [r3, #0]
    53ae:	f7fe bf95 	b.w	42dc <_svfprintf_r+0x54>
    53b2:	9809      	ldr	r0, [sp, #36]	; 0x24
    53b4:	4659      	mov	r1, fp
    53b6:	aa37      	add	r2, sp, #220	; 0xdc
    53b8:	f7fe fed8 	bl	416c <__sprint_r>
    53bc:	2800      	cmp	r0, #0
    53be:	f47f a8b1 	bne.w	4524 <_svfprintf_r+0x29c>
    53c2:	464b      	mov	r3, r9
    53c4:	e40b      	b.n	4bde <_svfprintf_r+0x956>
    53c6:	9809      	ldr	r0, [sp, #36]	; 0x24
    53c8:	2140      	movs	r1, #64	; 0x40
    53ca:	f7fe fa4d 	bl	3868 <_malloc_r>
    53ce:	6030      	str	r0, [r6, #0]
    53d0:	6130      	str	r0, [r6, #16]
    53d2:	2800      	cmp	r0, #0
    53d4:	f000 818d 	beq.w	56f2 <_svfprintf_r+0x146a>
    53d8:	2340      	movs	r3, #64	; 0x40
    53da:	6173      	str	r3, [r6, #20]
    53dc:	f7fe bf67 	b.w	42ae <_svfprintf_r+0x26>
    53e0:	0000ac7c 	.word	0x0000ac7c
    53e4:	2003      	movs	r0, #3
    53e6:	f64a 42ac 	movw	r2, #44204	; 0xacac
    53ea:	f64a 41a8 	movw	r1, #44200	; 0xaca8
    53ee:	900b      	str	r0, [sp, #44]	; 0x2c
    53f0:	9814      	ldr	r0, [sp, #80]	; 0x50
    53f2:	f2c0 0100 	movt	r1, #0
    53f6:	f2c0 0200 	movt	r2, #0
    53fa:	9315      	str	r3, [sp, #84]	; 0x54
    53fc:	2847      	cmp	r0, #71	; 0x47
    53fe:	bfd8      	it	le
    5400:	460a      	movle	r2, r1
    5402:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    5406:	2103      	movs	r1, #3
    5408:	9211      	str	r2, [sp, #68]	; 0x44
    540a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    540e:	910e      	str	r1, [sp, #56]	; 0x38
    5410:	f7ff b8f0 	b.w	45f4 <_svfprintf_r+0x36c>
    5414:	9809      	ldr	r0, [sp, #36]	; 0x24
    5416:	4659      	mov	r1, fp
    5418:	aa37      	add	r2, sp, #220	; 0xdc
    541a:	f7fe fea7 	bl	416c <__sprint_r>
    541e:	2800      	cmp	r0, #0
    5420:	f47f a880 	bne.w	4524 <_svfprintf_r+0x29c>
    5424:	464b      	mov	r3, r9
    5426:	e682      	b.n	512e <_svfprintf_r+0xea6>
    5428:	9809      	ldr	r0, [sp, #36]	; 0x24
    542a:	4659      	mov	r1, fp
    542c:	aa37      	add	r2, sp, #220	; 0xdc
    542e:	f7fe fe9d 	bl	416c <__sprint_r>
    5432:	2800      	cmp	r0, #0
    5434:	f47f a876 	bne.w	4524 <_svfprintf_r+0x29c>
    5438:	464b      	mov	r3, r9
    543a:	e68e      	b.n	515a <_svfprintf_r+0xed2>
    543c:	4638      	mov	r0, r7
    543e:	2200      	movs	r2, #0
    5440:	2300      	movs	r3, #0
    5442:	4631      	mov	r1, r6
    5444:	f8cd c020 	str.w	ip, [sp, #32]
    5448:	f7fe f95c 	bl	3704 <__aeabi_dcmpeq>
    544c:	f8dd c020 	ldr.w	ip, [sp, #32]
    5450:	2800      	cmp	r0, #0
    5452:	f47f af23 	bne.w	529c <_svfprintf_r+0x1014>
    5456:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5458:	f1c2 0301 	rsb	r3, r2, #1
    545c:	9342      	str	r3, [sp, #264]	; 0x108
    545e:	e71e      	b.n	529e <_svfprintf_r+0x1016>
    5460:	9809      	ldr	r0, [sp, #36]	; 0x24
    5462:	4659      	mov	r1, fp
    5464:	aa37      	add	r2, sp, #220	; 0xdc
    5466:	f7fe fe81 	bl	416c <__sprint_r>
    546a:	2800      	cmp	r0, #0
    546c:	f47f a85a 	bne.w	4524 <_svfprintf_r+0x29c>
    5470:	464b      	mov	r3, r9
    5472:	9a18      	ldr	r2, [sp, #96]	; 0x60
    5474:	9811      	ldr	r0, [sp, #68]	; 0x44
    5476:	605a      	str	r2, [r3, #4]
    5478:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    547a:	9939      	ldr	r1, [sp, #228]	; 0xe4
    547c:	6018      	str	r0, [r3, #0]
    547e:	3201      	adds	r2, #1
    5480:	9818      	ldr	r0, [sp, #96]	; 0x60
    5482:	9238      	str	r2, [sp, #224]	; 0xe0
    5484:	1809      	adds	r1, r1, r0
    5486:	2a07      	cmp	r2, #7
    5488:	9139      	str	r1, [sp, #228]	; 0xe4
    548a:	f73f a966 	bgt.w	475a <_svfprintf_r+0x4d2>
    548e:	3308      	adds	r3, #8
    5490:	f7ff b816 	b.w	44c0 <_svfprintf_r+0x238>
    5494:	2100      	movs	r1, #0
    5496:	9115      	str	r1, [sp, #84]	; 0x54
    5498:	f7fe fe38 	bl	410c <strlen>
    549c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    54a0:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    54a4:	900e      	str	r0, [sp, #56]	; 0x38
    54a6:	920b      	str	r2, [sp, #44]	; 0x2c
    54a8:	f7ff b8a4 	b.w	45f4 <_svfprintf_r+0x36c>
    54ac:	605c      	str	r4, [r3, #4]
    54ae:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    54b0:	601f      	str	r7, [r3, #0]
    54b2:	1c51      	adds	r1, r2, #1
    54b4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    54b6:	9138      	str	r1, [sp, #224]	; 0xe0
    54b8:	1912      	adds	r2, r2, r4
    54ba:	2907      	cmp	r1, #7
    54bc:	9239      	str	r2, [sp, #228]	; 0xe4
    54be:	dccf      	bgt.n	5460 <_svfprintf_r+0x11d8>
    54c0:	3308      	adds	r3, #8
    54c2:	e7d6      	b.n	5472 <_svfprintf_r+0x11ea>
    54c4:	9916      	ldr	r1, [sp, #88]	; 0x58
    54c6:	9811      	ldr	r0, [sp, #68]	; 0x44
    54c8:	1a08      	subs	r0, r1, r0
    54ca:	900e      	str	r0, [sp, #56]	; 0x38
    54cc:	f7ff b889 	b.w	45e2 <_svfprintf_r+0x35a>
    54d0:	f1b8 0f06 	cmp.w	r8, #6
    54d4:	bf34      	ite	cc
    54d6:	4641      	movcc	r1, r8
    54d8:	2106      	movcs	r1, #6
    54da:	f64a 42c4 	movw	r2, #44228	; 0xacc4
    54de:	f2c0 0200 	movt	r2, #0
    54e2:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    54e6:	910e      	str	r1, [sp, #56]	; 0x38
    54e8:	9211      	str	r2, [sp, #68]	; 0x44
    54ea:	930b      	str	r3, [sp, #44]	; 0x2c
    54ec:	f7ff b963 	b.w	47b6 <_svfprintf_r+0x52e>
    54f0:	9809      	ldr	r0, [sp, #36]	; 0x24
    54f2:	4659      	mov	r1, fp
    54f4:	aa37      	add	r2, sp, #220	; 0xdc
    54f6:	f7fe fe39 	bl	416c <__sprint_r>
    54fa:	2800      	cmp	r0, #0
    54fc:	f47f a812 	bne.w	4524 <_svfprintf_r+0x29c>
    5500:	464b      	mov	r3, r9
    5502:	e43b      	b.n	4d7c <_svfprintf_r+0xaf4>
    5504:	9809      	ldr	r0, [sp, #36]	; 0x24
    5506:	4659      	mov	r1, fp
    5508:	aa37      	add	r2, sp, #220	; 0xdc
    550a:	f7fe fe2f 	bl	416c <__sprint_r>
    550e:	2800      	cmp	r0, #0
    5510:	f47f a808 	bne.w	4524 <_svfprintf_r+0x29c>
    5514:	464b      	mov	r3, r9
    5516:	e5af      	b.n	5078 <_svfprintf_r+0xdf0>
    5518:	9809      	ldr	r0, [sp, #36]	; 0x24
    551a:	4659      	mov	r1, fp
    551c:	aa37      	add	r2, sp, #220	; 0xdc
    551e:	f7fe fe25 	bl	416c <__sprint_r>
    5522:	2800      	cmp	r0, #0
    5524:	f47e affe 	bne.w	4524 <_svfprintf_r+0x29c>
    5528:	464c      	mov	r4, r9
    552a:	e594      	b.n	5056 <_svfprintf_r+0xdce>
    552c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    5530:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    5534:	9015      	str	r0, [sp, #84]	; 0x54
    5536:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    553a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    553e:	f7ff b859 	b.w	45f4 <_svfprintf_r+0x36c>
    5542:	980e      	ldr	r0, [sp, #56]	; 0x38
    5544:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5548:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    554c:	900b      	str	r0, [sp, #44]	; 0x2c
    554e:	f7ff b851 	b.w	45f4 <_svfprintf_r+0x36c>
    5552:	9a14      	ldr	r2, [sp, #80]	; 0x50
    5554:	2a65      	cmp	r2, #101	; 0x65
    5556:	bf14      	ite	ne
    5558:	2300      	movne	r3, #0
    555a:	2301      	moveq	r3, #1
    555c:	2a45      	cmp	r2, #69	; 0x45
    555e:	bf08      	it	eq
    5560:	f043 0301 	orreq.w	r3, r3, #1
    5564:	2b00      	cmp	r3, #0
    5566:	d032      	beq.n	55ce <_svfprintf_r+0x1346>
    5568:	f108 0301 	add.w	r3, r8, #1
    556c:	930b      	str	r3, [sp, #44]	; 0x2c
    556e:	2302      	movs	r3, #2
    5570:	e668      	b.n	5244 <_svfprintf_r+0xfbc>
    5572:	9814      	ldr	r0, [sp, #80]	; 0x50
    5574:	2865      	cmp	r0, #101	; 0x65
    5576:	dd62      	ble.n	563e <_svfprintf_r+0x13b6>
    5578:	9a14      	ldr	r2, [sp, #80]	; 0x50
    557a:	2a66      	cmp	r2, #102	; 0x66
    557c:	bf1c      	itt	ne
    557e:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    5580:	930e      	strne	r3, [sp, #56]	; 0x38
    5582:	d06f      	beq.n	5664 <_svfprintf_r+0x13dc>
    5584:	9a18      	ldr	r2, [sp, #96]	; 0x60
    5586:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5588:	429a      	cmp	r2, r3
    558a:	dc5b      	bgt.n	5644 <_svfprintf_r+0x13bc>
    558c:	f01a 0f01 	tst.w	sl, #1
    5590:	f040 8081 	bne.w	5696 <_svfprintf_r+0x140e>
    5594:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    5598:	2167      	movs	r1, #103	; 0x67
    559a:	900b      	str	r0, [sp, #44]	; 0x2c
    559c:	9114      	str	r1, [sp, #80]	; 0x50
    559e:	e6cf      	b.n	5340 <_svfprintf_r+0x10b8>
    55a0:	9b40      	ldr	r3, [sp, #256]	; 0x100
    55a2:	459c      	cmp	ip, r3
    55a4:	bf98      	it	ls
    55a6:	469c      	movls	ip, r3
    55a8:	f67f ae89 	bls.w	52be <_svfprintf_r+0x1036>
    55ac:	2230      	movs	r2, #48	; 0x30
    55ae:	f803 2b01 	strb.w	r2, [r3], #1
    55b2:	459c      	cmp	ip, r3
    55b4:	9340      	str	r3, [sp, #256]	; 0x100
    55b6:	d8fa      	bhi.n	55ae <_svfprintf_r+0x1326>
    55b8:	e681      	b.n	52be <_svfprintf_r+0x1036>
    55ba:	9809      	ldr	r0, [sp, #36]	; 0x24
    55bc:	4659      	mov	r1, fp
    55be:	aa37      	add	r2, sp, #220	; 0xdc
    55c0:	f7fe fdd4 	bl	416c <__sprint_r>
    55c4:	2800      	cmp	r0, #0
    55c6:	f47e afad 	bne.w	4524 <_svfprintf_r+0x29c>
    55ca:	464b      	mov	r3, r9
    55cc:	e577      	b.n	50be <_svfprintf_r+0xe36>
    55ce:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    55d2:	3302      	adds	r3, #2
    55d4:	e636      	b.n	5244 <_svfprintf_r+0xfbc>
    55d6:	f246 6c67 	movw	ip, #26215	; 0x6667
    55da:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    55de:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    55e2:	fb8c 2103 	smull	r2, r1, ip, r3
    55e6:	17da      	asrs	r2, r3, #31
    55e8:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    55ec:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    55f0:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    55f4:	4613      	mov	r3, r2
    55f6:	3130      	adds	r1, #48	; 0x30
    55f8:	2a09      	cmp	r2, #9
    55fa:	f800 1d01 	strb.w	r1, [r0, #-1]!
    55fe:	dcf0      	bgt.n	55e2 <_svfprintf_r+0x135a>
    5600:	3330      	adds	r3, #48	; 0x30
    5602:	1e42      	subs	r2, r0, #1
    5604:	b2d9      	uxtb	r1, r3
    5606:	f800 1c01 	strb.w	r1, [r0, #-1]
    560a:	9b07      	ldr	r3, [sp, #28]
    560c:	4293      	cmp	r3, r2
    560e:	bf98      	it	ls
    5610:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    5614:	f67f ae84 	bls.w	5320 <_svfprintf_r+0x1098>
    5618:	4602      	mov	r2, r0
    561a:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    561e:	e001      	b.n	5624 <_svfprintf_r+0x139c>
    5620:	f812 1b01 	ldrb.w	r1, [r2], #1
    5624:	f803 1c01 	strb.w	r1, [r3, #-1]
    5628:	4619      	mov	r1, r3
    562a:	9807      	ldr	r0, [sp, #28]
    562c:	3301      	adds	r3, #1
    562e:	4290      	cmp	r0, r2
    5630:	d8f6      	bhi.n	5620 <_svfprintf_r+0x1398>
    5632:	e675      	b.n	5320 <_svfprintf_r+0x1098>
    5634:	202d      	movs	r0, #45	; 0x2d
    5636:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    563a:	9015      	str	r0, [sp, #84]	; 0x54
    563c:	e5f2      	b.n	5224 <_svfprintf_r+0xf9c>
    563e:	9942      	ldr	r1, [sp, #264]	; 0x108
    5640:	910e      	str	r1, [sp, #56]	; 0x38
    5642:	e657      	b.n	52f4 <_svfprintf_r+0x106c>
    5644:	990e      	ldr	r1, [sp, #56]	; 0x38
    5646:	9818      	ldr	r0, [sp, #96]	; 0x60
    5648:	2900      	cmp	r1, #0
    564a:	bfda      	itte	le
    564c:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    564e:	f1c2 0302 	rsble	r3, r2, #2
    5652:	2301      	movgt	r3, #1
    5654:	181b      	adds	r3, r3, r0
    5656:	2167      	movs	r1, #103	; 0x67
    5658:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    565c:	930e      	str	r3, [sp, #56]	; 0x38
    565e:	9114      	str	r1, [sp, #80]	; 0x50
    5660:	920b      	str	r2, [sp, #44]	; 0x2c
    5662:	e66d      	b.n	5340 <_svfprintf_r+0x10b8>
    5664:	9842      	ldr	r0, [sp, #264]	; 0x108
    5666:	2800      	cmp	r0, #0
    5668:	900e      	str	r0, [sp, #56]	; 0x38
    566a:	dd38      	ble.n	56de <_svfprintf_r+0x1456>
    566c:	f1b8 0f00 	cmp.w	r8, #0
    5670:	d107      	bne.n	5682 <_svfprintf_r+0x13fa>
    5672:	f01a 0f01 	tst.w	sl, #1
    5676:	bf04      	itt	eq
    5678:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    567c:	910b      	streq	r1, [sp, #44]	; 0x2c
    567e:	f43f ae5f 	beq.w	5340 <_svfprintf_r+0x10b8>
    5682:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5684:	2066      	movs	r0, #102	; 0x66
    5686:	9014      	str	r0, [sp, #80]	; 0x50
    5688:	1c53      	adds	r3, r2, #1
    568a:	4443      	add	r3, r8
    568c:	930e      	str	r3, [sp, #56]	; 0x38
    568e:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    5692:	910b      	str	r1, [sp, #44]	; 0x2c
    5694:	e654      	b.n	5340 <_svfprintf_r+0x10b8>
    5696:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5698:	2367      	movs	r3, #103	; 0x67
    569a:	9314      	str	r3, [sp, #80]	; 0x50
    569c:	3201      	adds	r2, #1
    569e:	920e      	str	r2, [sp, #56]	; 0x38
    56a0:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    56a4:	900b      	str	r0, [sp, #44]	; 0x2c
    56a6:	e64b      	b.n	5340 <_svfprintf_r+0x10b8>
    56a8:	222d      	movs	r2, #45	; 0x2d
    56aa:	425b      	negs	r3, r3
    56ac:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    56b0:	e62c      	b.n	530c <_svfprintf_r+0x1084>
    56b2:	990a      	ldr	r1, [sp, #40]	; 0x28
    56b4:	781a      	ldrb	r2, [r3, #0]
    56b6:	f8d1 8000 	ldr.w	r8, [r1]
    56ba:	3104      	adds	r1, #4
    56bc:	910a      	str	r1, [sp, #40]	; 0x28
    56be:	f1b8 0f00 	cmp.w	r8, #0
    56c2:	bfb8      	it	lt
    56c4:	f04f 38ff 	movlt.w	r8, #4294967295
    56c8:	f7fe be47 	b.w	435a <_svfprintf_r+0xd2>
    56cc:	f01a 0f01 	tst.w	sl, #1
    56d0:	bf04      	itt	eq
    56d2:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    56d6:	930b      	streq	r3, [sp, #44]	; 0x2c
    56d8:	f43f ae32 	beq.w	5340 <_svfprintf_r+0x10b8>
    56dc:	e62a      	b.n	5334 <_svfprintf_r+0x10ac>
    56de:	f1b8 0f00 	cmp.w	r8, #0
    56e2:	d10e      	bne.n	5702 <_svfprintf_r+0x147a>
    56e4:	f01a 0f01 	tst.w	sl, #1
    56e8:	d10b      	bne.n	5702 <_svfprintf_r+0x147a>
    56ea:	2201      	movs	r2, #1
    56ec:	920b      	str	r2, [sp, #44]	; 0x2c
    56ee:	920e      	str	r2, [sp, #56]	; 0x38
    56f0:	e626      	b.n	5340 <_svfprintf_r+0x10b8>
    56f2:	9809      	ldr	r0, [sp, #36]	; 0x24
    56f4:	230c      	movs	r3, #12
    56f6:	f04f 31ff 	mov.w	r1, #4294967295
    56fa:	910d      	str	r1, [sp, #52]	; 0x34
    56fc:	6003      	str	r3, [r0, #0]
    56fe:	f7fe bf1a 	b.w	4536 <_svfprintf_r+0x2ae>
    5702:	f108 0302 	add.w	r3, r8, #2
    5706:	2066      	movs	r0, #102	; 0x66
    5708:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    570c:	930e      	str	r3, [sp, #56]	; 0x38
    570e:	9014      	str	r0, [sp, #80]	; 0x50
    5710:	910b      	str	r1, [sp, #44]	; 0x2c
    5712:	e615      	b.n	5340 <_svfprintf_r+0x10b8>

00005714 <__sprint_r>:
    5714:	6893      	ldr	r3, [r2, #8]
    5716:	b510      	push	{r4, lr}
    5718:	4614      	mov	r4, r2
    571a:	b913      	cbnz	r3, 5722 <__sprint_r+0xe>
    571c:	6053      	str	r3, [r2, #4]
    571e:	4618      	mov	r0, r3
    5720:	bd10      	pop	{r4, pc}
    5722:	f002 ffc9 	bl	86b8 <__sfvwrite_r>
    5726:	2300      	movs	r3, #0
    5728:	6063      	str	r3, [r4, #4]
    572a:	60a3      	str	r3, [r4, #8]
    572c:	bd10      	pop	{r4, pc}
    572e:	bf00      	nop

00005730 <_vfprintf_r>:
    5730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5734:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    5738:	b083      	sub	sp, #12
    573a:	460e      	mov	r6, r1
    573c:	4615      	mov	r5, r2
    573e:	469a      	mov	sl, r3
    5740:	4681      	mov	r9, r0
    5742:	f003 f9a9 	bl	8a98 <_localeconv_r>
    5746:	6800      	ldr	r0, [r0, #0]
    5748:	901d      	str	r0, [sp, #116]	; 0x74
    574a:	f1b9 0f00 	cmp.w	r9, #0
    574e:	d004      	beq.n	575a <_vfprintf_r+0x2a>
    5750:	f8d9 3018 	ldr.w	r3, [r9, #24]
    5754:	2b00      	cmp	r3, #0
    5756:	f000 815a 	beq.w	5a0e <_vfprintf_r+0x2de>
    575a:	f64a 5300 	movw	r3, #44288	; 0xad00
    575e:	f2c0 0300 	movt	r3, #0
    5762:	429e      	cmp	r6, r3
    5764:	bf08      	it	eq
    5766:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    576a:	d010      	beq.n	578e <_vfprintf_r+0x5e>
    576c:	f64a 5320 	movw	r3, #44320	; 0xad20
    5770:	f2c0 0300 	movt	r3, #0
    5774:	429e      	cmp	r6, r3
    5776:	bf08      	it	eq
    5778:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    577c:	d007      	beq.n	578e <_vfprintf_r+0x5e>
    577e:	f64a 5340 	movw	r3, #44352	; 0xad40
    5782:	f2c0 0300 	movt	r3, #0
    5786:	429e      	cmp	r6, r3
    5788:	bf08      	it	eq
    578a:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    578e:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    5792:	fa1f f38c 	uxth.w	r3, ip
    5796:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    579a:	d109      	bne.n	57b0 <_vfprintf_r+0x80>
    579c:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    57a0:	6e72      	ldr	r2, [r6, #100]	; 0x64
    57a2:	f8a6 c00c 	strh.w	ip, [r6, #12]
    57a6:	fa1f f38c 	uxth.w	r3, ip
    57aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    57ae:	6672      	str	r2, [r6, #100]	; 0x64
    57b0:	f013 0f08 	tst.w	r3, #8
    57b4:	f001 8301 	beq.w	6dba <_vfprintf_r+0x168a>
    57b8:	6932      	ldr	r2, [r6, #16]
    57ba:	2a00      	cmp	r2, #0
    57bc:	f001 82fd 	beq.w	6dba <_vfprintf_r+0x168a>
    57c0:	f003 031a 	and.w	r3, r3, #26
    57c4:	2b0a      	cmp	r3, #10
    57c6:	f000 80e0 	beq.w	598a <_vfprintf_r+0x25a>
    57ca:	2200      	movs	r2, #0
    57cc:	9212      	str	r2, [sp, #72]	; 0x48
    57ce:	921a      	str	r2, [sp, #104]	; 0x68
    57d0:	2300      	movs	r3, #0
    57d2:	921c      	str	r2, [sp, #112]	; 0x70
    57d4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    57d8:	9211      	str	r2, [sp, #68]	; 0x44
    57da:	3404      	adds	r4, #4
    57dc:	9219      	str	r2, [sp, #100]	; 0x64
    57de:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    57e2:	931b      	str	r3, [sp, #108]	; 0x6c
    57e4:	3204      	adds	r2, #4
    57e6:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    57ea:	3228      	adds	r2, #40	; 0x28
    57ec:	3303      	adds	r3, #3
    57ee:	9218      	str	r2, [sp, #96]	; 0x60
    57f0:	9307      	str	r3, [sp, #28]
    57f2:	2300      	movs	r3, #0
    57f4:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    57f8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    57fc:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    5800:	782b      	ldrb	r3, [r5, #0]
    5802:	1e1a      	subs	r2, r3, #0
    5804:	bf18      	it	ne
    5806:	2201      	movne	r2, #1
    5808:	2b25      	cmp	r3, #37	; 0x25
    580a:	bf0c      	ite	eq
    580c:	2200      	moveq	r2, #0
    580e:	f002 0201 	andne.w	r2, r2, #1
    5812:	b332      	cbz	r2, 5862 <_vfprintf_r+0x132>
    5814:	462f      	mov	r7, r5
    5816:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    581a:	1e1a      	subs	r2, r3, #0
    581c:	bf18      	it	ne
    581e:	2201      	movne	r2, #1
    5820:	2b25      	cmp	r3, #37	; 0x25
    5822:	bf0c      	ite	eq
    5824:	2200      	moveq	r2, #0
    5826:	f002 0201 	andne.w	r2, r2, #1
    582a:	2a00      	cmp	r2, #0
    582c:	d1f3      	bne.n	5816 <_vfprintf_r+0xe6>
    582e:	ebb7 0805 	subs.w	r8, r7, r5
    5832:	bf08      	it	eq
    5834:	463d      	moveq	r5, r7
    5836:	d014      	beq.n	5862 <_vfprintf_r+0x132>
    5838:	f8c4 8004 	str.w	r8, [r4, #4]
    583c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5840:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5844:	3301      	adds	r3, #1
    5846:	6025      	str	r5, [r4, #0]
    5848:	2b07      	cmp	r3, #7
    584a:	4442      	add	r2, r8
    584c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5850:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5854:	dc78      	bgt.n	5948 <_vfprintf_r+0x218>
    5856:	3408      	adds	r4, #8
    5858:	9811      	ldr	r0, [sp, #68]	; 0x44
    585a:	463d      	mov	r5, r7
    585c:	4440      	add	r0, r8
    585e:	9011      	str	r0, [sp, #68]	; 0x44
    5860:	783b      	ldrb	r3, [r7, #0]
    5862:	2b00      	cmp	r3, #0
    5864:	d07c      	beq.n	5960 <_vfprintf_r+0x230>
    5866:	1c6b      	adds	r3, r5, #1
    5868:	f04f 37ff 	mov.w	r7, #4294967295
    586c:	202b      	movs	r0, #43	; 0x2b
    586e:	f04f 0c20 	mov.w	ip, #32
    5872:	2100      	movs	r1, #0
    5874:	f04f 0200 	mov.w	r2, #0
    5878:	910f      	str	r1, [sp, #60]	; 0x3c
    587a:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    587e:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    5882:	786a      	ldrb	r2, [r5, #1]
    5884:	910a      	str	r1, [sp, #40]	; 0x28
    5886:	1c5d      	adds	r5, r3, #1
    5888:	f1a2 0320 	sub.w	r3, r2, #32
    588c:	2b58      	cmp	r3, #88	; 0x58
    588e:	f200 8286 	bhi.w	5d9e <_vfprintf_r+0x66e>
    5892:	e8df f013 	tbh	[pc, r3, lsl #1]
    5896:	0298      	.short	0x0298
    5898:	02840284 	.word	0x02840284
    589c:	028402a4 	.word	0x028402a4
    58a0:	02840284 	.word	0x02840284
    58a4:	02840284 	.word	0x02840284
    58a8:	02ad0284 	.word	0x02ad0284
    58ac:	028402ba 	.word	0x028402ba
    58b0:	02ca02c1 	.word	0x02ca02c1
    58b4:	02e70284 	.word	0x02e70284
    58b8:	02f002f0 	.word	0x02f002f0
    58bc:	02f002f0 	.word	0x02f002f0
    58c0:	02f002f0 	.word	0x02f002f0
    58c4:	02f002f0 	.word	0x02f002f0
    58c8:	028402f0 	.word	0x028402f0
    58cc:	02840284 	.word	0x02840284
    58d0:	02840284 	.word	0x02840284
    58d4:	02840284 	.word	0x02840284
    58d8:	02840284 	.word	0x02840284
    58dc:	03040284 	.word	0x03040284
    58e0:	02840326 	.word	0x02840326
    58e4:	02840326 	.word	0x02840326
    58e8:	02840284 	.word	0x02840284
    58ec:	036a0284 	.word	0x036a0284
    58f0:	02840284 	.word	0x02840284
    58f4:	02840481 	.word	0x02840481
    58f8:	02840284 	.word	0x02840284
    58fc:	02840284 	.word	0x02840284
    5900:	02840414 	.word	0x02840414
    5904:	042f0284 	.word	0x042f0284
    5908:	02840284 	.word	0x02840284
    590c:	02840284 	.word	0x02840284
    5910:	02840284 	.word	0x02840284
    5914:	02840284 	.word	0x02840284
    5918:	02840284 	.word	0x02840284
    591c:	0465044f 	.word	0x0465044f
    5920:	03260326 	.word	0x03260326
    5924:	03730326 	.word	0x03730326
    5928:	02840465 	.word	0x02840465
    592c:	03790284 	.word	0x03790284
    5930:	03850284 	.word	0x03850284
    5934:	03ad0396 	.word	0x03ad0396
    5938:	0284040a 	.word	0x0284040a
    593c:	028403cc 	.word	0x028403cc
    5940:	028403f4 	.word	0x028403f4
    5944:	00c00284 	.word	0x00c00284
    5948:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    594c:	4648      	mov	r0, r9
    594e:	4631      	mov	r1, r6
    5950:	320c      	adds	r2, #12
    5952:	f7ff fedf 	bl	5714 <__sprint_r>
    5956:	b958      	cbnz	r0, 5970 <_vfprintf_r+0x240>
    5958:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    595c:	3404      	adds	r4, #4
    595e:	e77b      	b.n	5858 <_vfprintf_r+0x128>
    5960:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5964:	2b00      	cmp	r3, #0
    5966:	f041 8192 	bne.w	6c8e <_vfprintf_r+0x155e>
    596a:	2300      	movs	r3, #0
    596c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5970:	89b3      	ldrh	r3, [r6, #12]
    5972:	f013 0f40 	tst.w	r3, #64	; 0x40
    5976:	d002      	beq.n	597e <_vfprintf_r+0x24e>
    5978:	f04f 30ff 	mov.w	r0, #4294967295
    597c:	9011      	str	r0, [sp, #68]	; 0x44
    597e:	9811      	ldr	r0, [sp, #68]	; 0x44
    5980:	b05f      	add	sp, #380	; 0x17c
    5982:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    5986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    598a:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    598e:	2b00      	cmp	r3, #0
    5990:	f6ff af1b 	blt.w	57ca <_vfprintf_r+0x9a>
    5994:	6a37      	ldr	r7, [r6, #32]
    5996:	f02c 0c02 	bic.w	ip, ip, #2
    599a:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    599e:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    59a2:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    59a6:	340c      	adds	r4, #12
    59a8:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    59ac:	462a      	mov	r2, r5
    59ae:	4653      	mov	r3, sl
    59b0:	4648      	mov	r0, r9
    59b2:	4621      	mov	r1, r4
    59b4:	ad1f      	add	r5, sp, #124	; 0x7c
    59b6:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    59ba:	2700      	movs	r7, #0
    59bc:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    59c0:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    59c4:	f44f 6580 	mov.w	r5, #1024	; 0x400
    59c8:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    59cc:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    59d0:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    59d4:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    59d8:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    59dc:	f7ff fea8 	bl	5730 <_vfprintf_r>
    59e0:	2800      	cmp	r0, #0
    59e2:	9011      	str	r0, [sp, #68]	; 0x44
    59e4:	db09      	blt.n	59fa <_vfprintf_r+0x2ca>
    59e6:	4621      	mov	r1, r4
    59e8:	4648      	mov	r0, r9
    59ea:	f002 fb91 	bl	8110 <_fflush_r>
    59ee:	9911      	ldr	r1, [sp, #68]	; 0x44
    59f0:	42b8      	cmp	r0, r7
    59f2:	bf18      	it	ne
    59f4:	f04f 31ff 	movne.w	r1, #4294967295
    59f8:	9111      	str	r1, [sp, #68]	; 0x44
    59fa:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    59fe:	f013 0f40 	tst.w	r3, #64	; 0x40
    5a02:	d0bc      	beq.n	597e <_vfprintf_r+0x24e>
    5a04:	89b3      	ldrh	r3, [r6, #12]
    5a06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5a0a:	81b3      	strh	r3, [r6, #12]
    5a0c:	e7b7      	b.n	597e <_vfprintf_r+0x24e>
    5a0e:	4648      	mov	r0, r9
    5a10:	f002 fcee 	bl	83f0 <__sinit>
    5a14:	e6a1      	b.n	575a <_vfprintf_r+0x2a>
    5a16:	980a      	ldr	r0, [sp, #40]	; 0x28
    5a18:	f64a 4cb0 	movw	ip, #44208	; 0xacb0
    5a1c:	f2c0 0c00 	movt	ip, #0
    5a20:	9216      	str	r2, [sp, #88]	; 0x58
    5a22:	f010 0f20 	tst.w	r0, #32
    5a26:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    5a2a:	f000 836e 	beq.w	610a <_vfprintf_r+0x9da>
    5a2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5a30:	1dcb      	adds	r3, r1, #7
    5a32:	f023 0307 	bic.w	r3, r3, #7
    5a36:	f103 0208 	add.w	r2, r3, #8
    5a3a:	920b      	str	r2, [sp, #44]	; 0x2c
    5a3c:	e9d3 ab00 	ldrd	sl, fp, [r3]
    5a40:	ea5a 020b 	orrs.w	r2, sl, fp
    5a44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5a46:	bf0c      	ite	eq
    5a48:	2200      	moveq	r2, #0
    5a4a:	2201      	movne	r2, #1
    5a4c:	4213      	tst	r3, r2
    5a4e:	f040 866b 	bne.w	6728 <_vfprintf_r+0xff8>
    5a52:	2302      	movs	r3, #2
    5a54:	f04f 0100 	mov.w	r1, #0
    5a58:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    5a5c:	2f00      	cmp	r7, #0
    5a5e:	bfa2      	ittt	ge
    5a60:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    5a64:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    5a68:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    5a6c:	2f00      	cmp	r7, #0
    5a6e:	bf18      	it	ne
    5a70:	f042 0201 	orrne.w	r2, r2, #1
    5a74:	2a00      	cmp	r2, #0
    5a76:	f000 841e 	beq.w	62b6 <_vfprintf_r+0xb86>
    5a7a:	2b01      	cmp	r3, #1
    5a7c:	f000 85de 	beq.w	663c <_vfprintf_r+0xf0c>
    5a80:	2b02      	cmp	r3, #2
    5a82:	f000 85c1 	beq.w	6608 <_vfprintf_r+0xed8>
    5a86:	9918      	ldr	r1, [sp, #96]	; 0x60
    5a88:	9113      	str	r1, [sp, #76]	; 0x4c
    5a8a:	ea4f 08da 	mov.w	r8, sl, lsr #3
    5a8e:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    5a92:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    5a96:	f00a 0007 	and.w	r0, sl, #7
    5a9a:	46e3      	mov	fp, ip
    5a9c:	46c2      	mov	sl, r8
    5a9e:	3030      	adds	r0, #48	; 0x30
    5aa0:	ea5a 020b 	orrs.w	r2, sl, fp
    5aa4:	f801 0d01 	strb.w	r0, [r1, #-1]!
    5aa8:	d1ef      	bne.n	5a8a <_vfprintf_r+0x35a>
    5aaa:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5aae:	9113      	str	r1, [sp, #76]	; 0x4c
    5ab0:	f01c 0f01 	tst.w	ip, #1
    5ab4:	f040 868c 	bne.w	67d0 <_vfprintf_r+0x10a0>
    5ab8:	9818      	ldr	r0, [sp, #96]	; 0x60
    5aba:	1a40      	subs	r0, r0, r1
    5abc:	9010      	str	r0, [sp, #64]	; 0x40
    5abe:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5ac2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5ac4:	9717      	str	r7, [sp, #92]	; 0x5c
    5ac6:	42ba      	cmp	r2, r7
    5ac8:	bfb8      	it	lt
    5aca:	463a      	movlt	r2, r7
    5acc:	920c      	str	r2, [sp, #48]	; 0x30
    5ace:	b113      	cbz	r3, 5ad6 <_vfprintf_r+0x3a6>
    5ad0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5ad2:	3201      	adds	r2, #1
    5ad4:	920c      	str	r2, [sp, #48]	; 0x30
    5ad6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5ad8:	980a      	ldr	r0, [sp, #40]	; 0x28
    5ada:	f013 0302 	ands.w	r3, r3, #2
    5ade:	9315      	str	r3, [sp, #84]	; 0x54
    5ae0:	bf1e      	ittt	ne
    5ae2:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    5ae6:	f10c 0c02 	addne.w	ip, ip, #2
    5aea:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    5aee:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    5af2:	9014      	str	r0, [sp, #80]	; 0x50
    5af4:	d14d      	bne.n	5b92 <_vfprintf_r+0x462>
    5af6:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5af8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5afa:	1a8f      	subs	r7, r1, r2
    5afc:	2f00      	cmp	r7, #0
    5afe:	dd48      	ble.n	5b92 <_vfprintf_r+0x462>
    5b00:	2f10      	cmp	r7, #16
    5b02:	f64a 48d0 	movw	r8, #44240	; 0xacd0
    5b06:	bfd8      	it	le
    5b08:	f2c0 0800 	movtle	r8, #0
    5b0c:	dd30      	ble.n	5b70 <_vfprintf_r+0x440>
    5b0e:	f2c0 0800 	movt	r8, #0
    5b12:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    5b16:	4643      	mov	r3, r8
    5b18:	f04f 0a10 	mov.w	sl, #16
    5b1c:	46a8      	mov	r8, r5
    5b1e:	f10b 0b0c 	add.w	fp, fp, #12
    5b22:	461d      	mov	r5, r3
    5b24:	e002      	b.n	5b2c <_vfprintf_r+0x3fc>
    5b26:	3f10      	subs	r7, #16
    5b28:	2f10      	cmp	r7, #16
    5b2a:	dd1e      	ble.n	5b6a <_vfprintf_r+0x43a>
    5b2c:	f8c4 a004 	str.w	sl, [r4, #4]
    5b30:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5b34:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5b38:	3301      	adds	r3, #1
    5b3a:	6025      	str	r5, [r4, #0]
    5b3c:	3210      	adds	r2, #16
    5b3e:	2b07      	cmp	r3, #7
    5b40:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5b44:	f104 0408 	add.w	r4, r4, #8
    5b48:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5b4c:	ddeb      	ble.n	5b26 <_vfprintf_r+0x3f6>
    5b4e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5b52:	4648      	mov	r0, r9
    5b54:	4631      	mov	r1, r6
    5b56:	465a      	mov	r2, fp
    5b58:	3404      	adds	r4, #4
    5b5a:	f7ff fddb 	bl	5714 <__sprint_r>
    5b5e:	2800      	cmp	r0, #0
    5b60:	f47f af06 	bne.w	5970 <_vfprintf_r+0x240>
    5b64:	3f10      	subs	r7, #16
    5b66:	2f10      	cmp	r7, #16
    5b68:	dce0      	bgt.n	5b2c <_vfprintf_r+0x3fc>
    5b6a:	462b      	mov	r3, r5
    5b6c:	4645      	mov	r5, r8
    5b6e:	4698      	mov	r8, r3
    5b70:	6067      	str	r7, [r4, #4]
    5b72:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5b76:	f8c4 8000 	str.w	r8, [r4]
    5b7a:	1c5a      	adds	r2, r3, #1
    5b7c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5b80:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5b84:	19db      	adds	r3, r3, r7
    5b86:	2a07      	cmp	r2, #7
    5b88:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    5b8c:	f300 858a 	bgt.w	66a4 <_vfprintf_r+0xf74>
    5b90:	3408      	adds	r4, #8
    5b92:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5b96:	b19b      	cbz	r3, 5bc0 <_vfprintf_r+0x490>
    5b98:	2301      	movs	r3, #1
    5b9a:	6063      	str	r3, [r4, #4]
    5b9c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5ba0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    5ba4:	3207      	adds	r2, #7
    5ba6:	6022      	str	r2, [r4, #0]
    5ba8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5bac:	3301      	adds	r3, #1
    5bae:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5bb2:	3201      	adds	r2, #1
    5bb4:	2b07      	cmp	r3, #7
    5bb6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5bba:	f300 84b6 	bgt.w	652a <_vfprintf_r+0xdfa>
    5bbe:	3408      	adds	r4, #8
    5bc0:	9b15      	ldr	r3, [sp, #84]	; 0x54
    5bc2:	b19b      	cbz	r3, 5bec <_vfprintf_r+0x4bc>
    5bc4:	2302      	movs	r3, #2
    5bc6:	6063      	str	r3, [r4, #4]
    5bc8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5bcc:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    5bd0:	3204      	adds	r2, #4
    5bd2:	6022      	str	r2, [r4, #0]
    5bd4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5bd8:	3301      	adds	r3, #1
    5bda:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5bde:	3202      	adds	r2, #2
    5be0:	2b07      	cmp	r3, #7
    5be2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5be6:	f300 84af 	bgt.w	6548 <_vfprintf_r+0xe18>
    5bea:	3408      	adds	r4, #8
    5bec:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    5bf0:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    5bf4:	f000 8376 	beq.w	62e4 <_vfprintf_r+0xbb4>
    5bf8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    5bfa:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5bfc:	1a9f      	subs	r7, r3, r2
    5bfe:	2f00      	cmp	r7, #0
    5c00:	dd43      	ble.n	5c8a <_vfprintf_r+0x55a>
    5c02:	2f10      	cmp	r7, #16
    5c04:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 6794 <_vfprintf_r+0x1064>
    5c08:	dd2e      	ble.n	5c68 <_vfprintf_r+0x538>
    5c0a:	4643      	mov	r3, r8
    5c0c:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    5c10:	46a8      	mov	r8, r5
    5c12:	f04f 0a10 	mov.w	sl, #16
    5c16:	f10b 0b0c 	add.w	fp, fp, #12
    5c1a:	461d      	mov	r5, r3
    5c1c:	e002      	b.n	5c24 <_vfprintf_r+0x4f4>
    5c1e:	3f10      	subs	r7, #16
    5c20:	2f10      	cmp	r7, #16
    5c22:	dd1e      	ble.n	5c62 <_vfprintf_r+0x532>
    5c24:	f8c4 a004 	str.w	sl, [r4, #4]
    5c28:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5c2c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5c30:	3301      	adds	r3, #1
    5c32:	6025      	str	r5, [r4, #0]
    5c34:	3210      	adds	r2, #16
    5c36:	2b07      	cmp	r3, #7
    5c38:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5c3c:	f104 0408 	add.w	r4, r4, #8
    5c40:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5c44:	ddeb      	ble.n	5c1e <_vfprintf_r+0x4ee>
    5c46:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5c4a:	4648      	mov	r0, r9
    5c4c:	4631      	mov	r1, r6
    5c4e:	465a      	mov	r2, fp
    5c50:	3404      	adds	r4, #4
    5c52:	f7ff fd5f 	bl	5714 <__sprint_r>
    5c56:	2800      	cmp	r0, #0
    5c58:	f47f ae8a 	bne.w	5970 <_vfprintf_r+0x240>
    5c5c:	3f10      	subs	r7, #16
    5c5e:	2f10      	cmp	r7, #16
    5c60:	dce0      	bgt.n	5c24 <_vfprintf_r+0x4f4>
    5c62:	462b      	mov	r3, r5
    5c64:	4645      	mov	r5, r8
    5c66:	4698      	mov	r8, r3
    5c68:	6067      	str	r7, [r4, #4]
    5c6a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5c6e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5c72:	3301      	adds	r3, #1
    5c74:	f8c4 8000 	str.w	r8, [r4]
    5c78:	19d2      	adds	r2, r2, r7
    5c7a:	2b07      	cmp	r3, #7
    5c7c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5c80:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5c84:	f300 8442 	bgt.w	650c <_vfprintf_r+0xddc>
    5c88:	3408      	adds	r4, #8
    5c8a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5c8e:	f41c 7f80 	tst.w	ip, #256	; 0x100
    5c92:	f040 829d 	bne.w	61d0 <_vfprintf_r+0xaa0>
    5c96:	9810      	ldr	r0, [sp, #64]	; 0x40
    5c98:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5c9a:	6060      	str	r0, [r4, #4]
    5c9c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5ca0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5ca4:	3301      	adds	r3, #1
    5ca6:	6021      	str	r1, [r4, #0]
    5ca8:	1812      	adds	r2, r2, r0
    5caa:	2b07      	cmp	r3, #7
    5cac:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5cb0:	bfd8      	it	le
    5cb2:	f104 0308 	addle.w	r3, r4, #8
    5cb6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5cba:	f300 839b 	bgt.w	63f4 <_vfprintf_r+0xcc4>
    5cbe:	990a      	ldr	r1, [sp, #40]	; 0x28
    5cc0:	f011 0f04 	tst.w	r1, #4
    5cc4:	d055      	beq.n	5d72 <_vfprintf_r+0x642>
    5cc6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5cc8:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    5ccc:	ebcc 0702 	rsb	r7, ip, r2
    5cd0:	2f00      	cmp	r7, #0
    5cd2:	dd4e      	ble.n	5d72 <_vfprintf_r+0x642>
    5cd4:	2f10      	cmp	r7, #16
    5cd6:	f64a 48d0 	movw	r8, #44240	; 0xacd0
    5cda:	bfd8      	it	le
    5cdc:	f2c0 0800 	movtle	r8, #0
    5ce0:	dd2e      	ble.n	5d40 <_vfprintf_r+0x610>
    5ce2:	f2c0 0800 	movt	r8, #0
    5ce6:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    5cea:	4642      	mov	r2, r8
    5cec:	2410      	movs	r4, #16
    5cee:	46a8      	mov	r8, r5
    5cf0:	f10a 0a0c 	add.w	sl, sl, #12
    5cf4:	4615      	mov	r5, r2
    5cf6:	e002      	b.n	5cfe <_vfprintf_r+0x5ce>
    5cf8:	3f10      	subs	r7, #16
    5cfa:	2f10      	cmp	r7, #16
    5cfc:	dd1d      	ble.n	5d3a <_vfprintf_r+0x60a>
    5cfe:	605c      	str	r4, [r3, #4]
    5d00:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5d04:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5d08:	3201      	adds	r2, #1
    5d0a:	601d      	str	r5, [r3, #0]
    5d0c:	3110      	adds	r1, #16
    5d0e:	2a07      	cmp	r2, #7
    5d10:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5d14:	f103 0308 	add.w	r3, r3, #8
    5d18:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5d1c:	ddec      	ble.n	5cf8 <_vfprintf_r+0x5c8>
    5d1e:	4648      	mov	r0, r9
    5d20:	4631      	mov	r1, r6
    5d22:	4652      	mov	r2, sl
    5d24:	f7ff fcf6 	bl	5714 <__sprint_r>
    5d28:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5d2c:	3304      	adds	r3, #4
    5d2e:	2800      	cmp	r0, #0
    5d30:	f47f ae1e 	bne.w	5970 <_vfprintf_r+0x240>
    5d34:	3f10      	subs	r7, #16
    5d36:	2f10      	cmp	r7, #16
    5d38:	dce1      	bgt.n	5cfe <_vfprintf_r+0x5ce>
    5d3a:	462a      	mov	r2, r5
    5d3c:	4645      	mov	r5, r8
    5d3e:	4690      	mov	r8, r2
    5d40:	605f      	str	r7, [r3, #4]
    5d42:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5d46:	f8c3 8000 	str.w	r8, [r3]
    5d4a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5d4e:	3201      	adds	r2, #1
    5d50:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5d54:	18fb      	adds	r3, r7, r3
    5d56:	2a07      	cmp	r2, #7
    5d58:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    5d5c:	dd0b      	ble.n	5d76 <_vfprintf_r+0x646>
    5d5e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5d62:	4648      	mov	r0, r9
    5d64:	4631      	mov	r1, r6
    5d66:	320c      	adds	r2, #12
    5d68:	f7ff fcd4 	bl	5714 <__sprint_r>
    5d6c:	2800      	cmp	r0, #0
    5d6e:	f47f adff 	bne.w	5970 <_vfprintf_r+0x240>
    5d72:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5d76:	9811      	ldr	r0, [sp, #68]	; 0x44
    5d78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5d7a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5d7c:	428a      	cmp	r2, r1
    5d7e:	bfac      	ite	ge
    5d80:	1880      	addge	r0, r0, r2
    5d82:	1840      	addlt	r0, r0, r1
    5d84:	9011      	str	r0, [sp, #68]	; 0x44
    5d86:	2b00      	cmp	r3, #0
    5d88:	f040 8342 	bne.w	6410 <_vfprintf_r+0xce0>
    5d8c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5d90:	2300      	movs	r3, #0
    5d92:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    5d96:	3404      	adds	r4, #4
    5d98:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5d9c:	e530      	b.n	5800 <_vfprintf_r+0xd0>
    5d9e:	9216      	str	r2, [sp, #88]	; 0x58
    5da0:	2a00      	cmp	r2, #0
    5da2:	f43f addd 	beq.w	5960 <_vfprintf_r+0x230>
    5da6:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    5daa:	2301      	movs	r3, #1
    5dac:	f04f 0c00 	mov.w	ip, #0
    5db0:	3004      	adds	r0, #4
    5db2:	930c      	str	r3, [sp, #48]	; 0x30
    5db4:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    5db8:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    5dbc:	9013      	str	r0, [sp, #76]	; 0x4c
    5dbe:	9310      	str	r3, [sp, #64]	; 0x40
    5dc0:	2100      	movs	r1, #0
    5dc2:	9117      	str	r1, [sp, #92]	; 0x5c
    5dc4:	e687      	b.n	5ad6 <_vfprintf_r+0x3a6>
    5dc6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5dca:	2b00      	cmp	r3, #0
    5dcc:	f040 852b 	bne.w	6826 <_vfprintf_r+0x10f6>
    5dd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5dd2:	462b      	mov	r3, r5
    5dd4:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    5dd8:	782a      	ldrb	r2, [r5, #0]
    5dda:	910b      	str	r1, [sp, #44]	; 0x2c
    5ddc:	e553      	b.n	5886 <_vfprintf_r+0x156>
    5dde:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5de0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5de2:	f043 0301 	orr.w	r3, r3, #1
    5de6:	930a      	str	r3, [sp, #40]	; 0x28
    5de8:	462b      	mov	r3, r5
    5dea:	782a      	ldrb	r2, [r5, #0]
    5dec:	910b      	str	r1, [sp, #44]	; 0x2c
    5dee:	e54a      	b.n	5886 <_vfprintf_r+0x156>
    5df0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5df2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5df4:	6809      	ldr	r1, [r1, #0]
    5df6:	910f      	str	r1, [sp, #60]	; 0x3c
    5df8:	1d11      	adds	r1, r2, #4
    5dfa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5dfc:	2b00      	cmp	r3, #0
    5dfe:	f2c0 8780 	blt.w	6d02 <_vfprintf_r+0x15d2>
    5e02:	782a      	ldrb	r2, [r5, #0]
    5e04:	462b      	mov	r3, r5
    5e06:	910b      	str	r1, [sp, #44]	; 0x2c
    5e08:	e53d      	b.n	5886 <_vfprintf_r+0x156>
    5e0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5e0c:	462b      	mov	r3, r5
    5e0e:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    5e12:	782a      	ldrb	r2, [r5, #0]
    5e14:	910b      	str	r1, [sp, #44]	; 0x2c
    5e16:	e536      	b.n	5886 <_vfprintf_r+0x156>
    5e18:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5e1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5e1c:	f043 0304 	orr.w	r3, r3, #4
    5e20:	930a      	str	r3, [sp, #40]	; 0x28
    5e22:	462b      	mov	r3, r5
    5e24:	782a      	ldrb	r2, [r5, #0]
    5e26:	910b      	str	r1, [sp, #44]	; 0x2c
    5e28:	e52d      	b.n	5886 <_vfprintf_r+0x156>
    5e2a:	462b      	mov	r3, r5
    5e2c:	f813 2b01 	ldrb.w	r2, [r3], #1
    5e30:	2a2a      	cmp	r2, #42	; 0x2a
    5e32:	f001 80cd 	beq.w	6fd0 <_vfprintf_r+0x18a0>
    5e36:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5e3a:	2909      	cmp	r1, #9
    5e3c:	f201 8037 	bhi.w	6eae <_vfprintf_r+0x177e>
    5e40:	3502      	adds	r5, #2
    5e42:	2700      	movs	r7, #0
    5e44:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    5e48:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    5e4c:	462b      	mov	r3, r5
    5e4e:	3501      	adds	r5, #1
    5e50:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    5e54:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5e58:	2909      	cmp	r1, #9
    5e5a:	d9f3      	bls.n	5e44 <_vfprintf_r+0x714>
    5e5c:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    5e60:	461d      	mov	r5, r3
    5e62:	e511      	b.n	5888 <_vfprintf_r+0x158>
    5e64:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5e66:	462b      	mov	r3, r5
    5e68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5e6a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    5e6e:	920a      	str	r2, [sp, #40]	; 0x28
    5e70:	782a      	ldrb	r2, [r5, #0]
    5e72:	910b      	str	r1, [sp, #44]	; 0x2c
    5e74:	e507      	b.n	5886 <_vfprintf_r+0x156>
    5e76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5e7a:	f04f 0800 	mov.w	r8, #0
    5e7e:	462b      	mov	r3, r5
    5e80:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    5e84:	f813 2b01 	ldrb.w	r2, [r3], #1
    5e88:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    5e8c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5e90:	461d      	mov	r5, r3
    5e92:	2909      	cmp	r1, #9
    5e94:	d9f3      	bls.n	5e7e <_vfprintf_r+0x74e>
    5e96:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    5e9a:	461d      	mov	r5, r3
    5e9c:	e4f4      	b.n	5888 <_vfprintf_r+0x158>
    5e9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5ea0:	9216      	str	r2, [sp, #88]	; 0x58
    5ea2:	f043 0310 	orr.w	r3, r3, #16
    5ea6:	930a      	str	r3, [sp, #40]	; 0x28
    5ea8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5eac:	f01c 0f20 	tst.w	ip, #32
    5eb0:	f000 815d 	beq.w	616e <_vfprintf_r+0xa3e>
    5eb4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5eb6:	1dc3      	adds	r3, r0, #7
    5eb8:	f023 0307 	bic.w	r3, r3, #7
    5ebc:	f103 0108 	add.w	r1, r3, #8
    5ec0:	910b      	str	r1, [sp, #44]	; 0x2c
    5ec2:	e9d3 ab00 	ldrd	sl, fp, [r3]
    5ec6:	f1ba 0f00 	cmp.w	sl, #0
    5eca:	f17b 0200 	sbcs.w	r2, fp, #0
    5ece:	f2c0 849b 	blt.w	6808 <_vfprintf_r+0x10d8>
    5ed2:	ea5a 030b 	orrs.w	r3, sl, fp
    5ed6:	f04f 0301 	mov.w	r3, #1
    5eda:	bf0c      	ite	eq
    5edc:	2200      	moveq	r2, #0
    5ede:	2201      	movne	r2, #1
    5ee0:	e5bc      	b.n	5a5c <_vfprintf_r+0x32c>
    5ee2:	980a      	ldr	r0, [sp, #40]	; 0x28
    5ee4:	9216      	str	r2, [sp, #88]	; 0x58
    5ee6:	f010 0f08 	tst.w	r0, #8
    5eea:	f000 84ed 	beq.w	68c8 <_vfprintf_r+0x1198>
    5eee:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5ef0:	1dcb      	adds	r3, r1, #7
    5ef2:	f023 0307 	bic.w	r3, r3, #7
    5ef6:	f103 0208 	add.w	r2, r3, #8
    5efa:	920b      	str	r2, [sp, #44]	; 0x2c
    5efc:	f8d3 8004 	ldr.w	r8, [r3, #4]
    5f00:	f8d3 a000 	ldr.w	sl, [r3]
    5f04:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    5f08:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    5f0c:	4650      	mov	r0, sl
    5f0e:	4641      	mov	r1, r8
    5f10:	f003 feb2 	bl	9c78 <__isinfd>
    5f14:	4683      	mov	fp, r0
    5f16:	2800      	cmp	r0, #0
    5f18:	f000 8599 	beq.w	6a4e <_vfprintf_r+0x131e>
    5f1c:	4650      	mov	r0, sl
    5f1e:	2200      	movs	r2, #0
    5f20:	2300      	movs	r3, #0
    5f22:	4641      	mov	r1, r8
    5f24:	f7fd fbf8 	bl	3718 <__aeabi_dcmplt>
    5f28:	2800      	cmp	r0, #0
    5f2a:	f040 850b 	bne.w	6944 <_vfprintf_r+0x1214>
    5f2e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5f32:	f64a 41a4 	movw	r1, #44196	; 0xaca4
    5f36:	f64a 42a0 	movw	r2, #44192	; 0xaca0
    5f3a:	9816      	ldr	r0, [sp, #88]	; 0x58
    5f3c:	f2c0 0100 	movt	r1, #0
    5f40:	f2c0 0200 	movt	r2, #0
    5f44:	f04f 0c03 	mov.w	ip, #3
    5f48:	2847      	cmp	r0, #71	; 0x47
    5f4a:	bfd8      	it	le
    5f4c:	4611      	movle	r1, r2
    5f4e:	9113      	str	r1, [sp, #76]	; 0x4c
    5f50:	990a      	ldr	r1, [sp, #40]	; 0x28
    5f52:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    5f56:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    5f5a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    5f5e:	910a      	str	r1, [sp, #40]	; 0x28
    5f60:	f04f 0c00 	mov.w	ip, #0
    5f64:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    5f68:	e5b1      	b.n	5ace <_vfprintf_r+0x39e>
    5f6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5f6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5f6e:	f043 0308 	orr.w	r3, r3, #8
    5f72:	930a      	str	r3, [sp, #40]	; 0x28
    5f74:	462b      	mov	r3, r5
    5f76:	782a      	ldrb	r2, [r5, #0]
    5f78:	910b      	str	r1, [sp, #44]	; 0x2c
    5f7a:	e484      	b.n	5886 <_vfprintf_r+0x156>
    5f7c:	990a      	ldr	r1, [sp, #40]	; 0x28
    5f7e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    5f82:	910a      	str	r1, [sp, #40]	; 0x28
    5f84:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5f86:	e73c      	b.n	5e02 <_vfprintf_r+0x6d2>
    5f88:	782a      	ldrb	r2, [r5, #0]
    5f8a:	2a6c      	cmp	r2, #108	; 0x6c
    5f8c:	f000 8555 	beq.w	6a3a <_vfprintf_r+0x130a>
    5f90:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5f92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5f94:	910b      	str	r1, [sp, #44]	; 0x2c
    5f96:	f043 0310 	orr.w	r3, r3, #16
    5f9a:	930a      	str	r3, [sp, #40]	; 0x28
    5f9c:	462b      	mov	r3, r5
    5f9e:	e472      	b.n	5886 <_vfprintf_r+0x156>
    5fa0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5fa2:	f012 0f20 	tst.w	r2, #32
    5fa6:	f000 8482 	beq.w	68ae <_vfprintf_r+0x117e>
    5faa:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5fac:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5fae:	6803      	ldr	r3, [r0, #0]
    5fb0:	4610      	mov	r0, r2
    5fb2:	ea4f 71e0 	mov.w	r1, r0, asr #31
    5fb6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5fb8:	e9c3 0100 	strd	r0, r1, [r3]
    5fbc:	f102 0a04 	add.w	sl, r2, #4
    5fc0:	e41e      	b.n	5800 <_vfprintf_r+0xd0>
    5fc2:	9216      	str	r2, [sp, #88]	; 0x58
    5fc4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5fc6:	f012 0320 	ands.w	r3, r2, #32
    5fca:	f000 80ef 	beq.w	61ac <_vfprintf_r+0xa7c>
    5fce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5fd0:	1dda      	adds	r2, r3, #7
    5fd2:	2300      	movs	r3, #0
    5fd4:	f022 0207 	bic.w	r2, r2, #7
    5fd8:	f102 0c08 	add.w	ip, r2, #8
    5fdc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    5fe0:	e9d2 ab00 	ldrd	sl, fp, [r2]
    5fe4:	ea5a 000b 	orrs.w	r0, sl, fp
    5fe8:	bf0c      	ite	eq
    5fea:	2200      	moveq	r2, #0
    5fec:	2201      	movne	r2, #1
    5fee:	e531      	b.n	5a54 <_vfprintf_r+0x324>
    5ff0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5ff2:	2178      	movs	r1, #120	; 0x78
    5ff4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5ff8:	9116      	str	r1, [sp, #88]	; 0x58
    5ffa:	6803      	ldr	r3, [r0, #0]
    5ffc:	f64a 40b0 	movw	r0, #44208	; 0xacb0
    6000:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    6004:	2130      	movs	r1, #48	; 0x30
    6006:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    600a:	f04c 0c02 	orr.w	ip, ip, #2
    600e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6010:	1e1a      	subs	r2, r3, #0
    6012:	bf18      	it	ne
    6014:	2201      	movne	r2, #1
    6016:	f2c0 0000 	movt	r0, #0
    601a:	469a      	mov	sl, r3
    601c:	f04f 0b00 	mov.w	fp, #0
    6020:	3104      	adds	r1, #4
    6022:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    6026:	9019      	str	r0, [sp, #100]	; 0x64
    6028:	2302      	movs	r3, #2
    602a:	910b      	str	r1, [sp, #44]	; 0x2c
    602c:	e512      	b.n	5a54 <_vfprintf_r+0x324>
    602e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6030:	9216      	str	r2, [sp, #88]	; 0x58
    6032:	f04f 0200 	mov.w	r2, #0
    6036:	1d18      	adds	r0, r3, #4
    6038:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    603c:	681b      	ldr	r3, [r3, #0]
    603e:	900b      	str	r0, [sp, #44]	; 0x2c
    6040:	9313      	str	r3, [sp, #76]	; 0x4c
    6042:	2b00      	cmp	r3, #0
    6044:	f000 86c6 	beq.w	6dd4 <_vfprintf_r+0x16a4>
    6048:	2f00      	cmp	r7, #0
    604a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    604c:	f2c0 868f 	blt.w	6d6e <_vfprintf_r+0x163e>
    6050:	2100      	movs	r1, #0
    6052:	463a      	mov	r2, r7
    6054:	f002 fdc2 	bl	8bdc <memchr>
    6058:	4603      	mov	r3, r0
    605a:	2800      	cmp	r0, #0
    605c:	f000 86f5 	beq.w	6e4a <_vfprintf_r+0x171a>
    6060:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6062:	1a1b      	subs	r3, r3, r0
    6064:	9310      	str	r3, [sp, #64]	; 0x40
    6066:	42bb      	cmp	r3, r7
    6068:	f340 85be 	ble.w	6be8 <_vfprintf_r+0x14b8>
    606c:	9710      	str	r7, [sp, #64]	; 0x40
    606e:	2100      	movs	r1, #0
    6070:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    6074:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6078:	970c      	str	r7, [sp, #48]	; 0x30
    607a:	9117      	str	r1, [sp, #92]	; 0x5c
    607c:	e527      	b.n	5ace <_vfprintf_r+0x39e>
    607e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6082:	9216      	str	r2, [sp, #88]	; 0x58
    6084:	f01c 0f20 	tst.w	ip, #32
    6088:	d023      	beq.n	60d2 <_vfprintf_r+0x9a2>
    608a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    608c:	2301      	movs	r3, #1
    608e:	1dc2      	adds	r2, r0, #7
    6090:	f022 0207 	bic.w	r2, r2, #7
    6094:	f102 0108 	add.w	r1, r2, #8
    6098:	910b      	str	r1, [sp, #44]	; 0x2c
    609a:	e9d2 ab00 	ldrd	sl, fp, [r2]
    609e:	ea5a 020b 	orrs.w	r2, sl, fp
    60a2:	bf0c      	ite	eq
    60a4:	2200      	moveq	r2, #0
    60a6:	2201      	movne	r2, #1
    60a8:	e4d4      	b.n	5a54 <_vfprintf_r+0x324>
    60aa:	990a      	ldr	r1, [sp, #40]	; 0x28
    60ac:	462b      	mov	r3, r5
    60ae:	f041 0120 	orr.w	r1, r1, #32
    60b2:	910a      	str	r1, [sp, #40]	; 0x28
    60b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    60b6:	782a      	ldrb	r2, [r5, #0]
    60b8:	910b      	str	r1, [sp, #44]	; 0x2c
    60ba:	f7ff bbe4 	b.w	5886 <_vfprintf_r+0x156>
    60be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    60c0:	9216      	str	r2, [sp, #88]	; 0x58
    60c2:	f043 0310 	orr.w	r3, r3, #16
    60c6:	930a      	str	r3, [sp, #40]	; 0x28
    60c8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    60cc:	f01c 0f20 	tst.w	ip, #32
    60d0:	d1db      	bne.n	608a <_vfprintf_r+0x95a>
    60d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    60d4:	f013 0f10 	tst.w	r3, #16
    60d8:	f000 83d5 	beq.w	6886 <_vfprintf_r+0x1156>
    60dc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    60de:	2301      	movs	r3, #1
    60e0:	1d02      	adds	r2, r0, #4
    60e2:	920b      	str	r2, [sp, #44]	; 0x2c
    60e4:	6801      	ldr	r1, [r0, #0]
    60e6:	1e0a      	subs	r2, r1, #0
    60e8:	bf18      	it	ne
    60ea:	2201      	movne	r2, #1
    60ec:	468a      	mov	sl, r1
    60ee:	f04f 0b00 	mov.w	fp, #0
    60f2:	e4af      	b.n	5a54 <_vfprintf_r+0x324>
    60f4:	980a      	ldr	r0, [sp, #40]	; 0x28
    60f6:	9216      	str	r2, [sp, #88]	; 0x58
    60f8:	f64a 428c 	movw	r2, #44172	; 0xac8c
    60fc:	f010 0f20 	tst.w	r0, #32
    6100:	f2c0 0200 	movt	r2, #0
    6104:	9219      	str	r2, [sp, #100]	; 0x64
    6106:	f47f ac92 	bne.w	5a2e <_vfprintf_r+0x2fe>
    610a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    610c:	f013 0f10 	tst.w	r3, #16
    6110:	f040 831a 	bne.w	6748 <_vfprintf_r+0x1018>
    6114:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6116:	f012 0f40 	tst.w	r2, #64	; 0x40
    611a:	f000 8315 	beq.w	6748 <_vfprintf_r+0x1018>
    611e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6120:	f103 0c04 	add.w	ip, r3, #4
    6124:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    6128:	f8b3 a000 	ldrh.w	sl, [r3]
    612c:	46d2      	mov	sl, sl
    612e:	f04f 0b00 	mov.w	fp, #0
    6132:	e485      	b.n	5a40 <_vfprintf_r+0x310>
    6134:	9216      	str	r2, [sp, #88]	; 0x58
    6136:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    613a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    613c:	f04f 0c01 	mov.w	ip, #1
    6140:	f04f 0000 	mov.w	r0, #0
    6144:	3104      	adds	r1, #4
    6146:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    614a:	6813      	ldr	r3, [r2, #0]
    614c:	3204      	adds	r2, #4
    614e:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    6152:	920b      	str	r2, [sp, #44]	; 0x2c
    6154:	9113      	str	r1, [sp, #76]	; 0x4c
    6156:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    615a:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    615e:	e62f      	b.n	5dc0 <_vfprintf_r+0x690>
    6160:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6164:	9216      	str	r2, [sp, #88]	; 0x58
    6166:	f01c 0f20 	tst.w	ip, #32
    616a:	f47f aea3 	bne.w	5eb4 <_vfprintf_r+0x784>
    616e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6170:	f012 0f10 	tst.w	r2, #16
    6174:	f040 82f1 	bne.w	675a <_vfprintf_r+0x102a>
    6178:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    617a:	f012 0f40 	tst.w	r2, #64	; 0x40
    617e:	f000 82ec 	beq.w	675a <_vfprintf_r+0x102a>
    6182:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6184:	f103 0c04 	add.w	ip, r3, #4
    6188:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    618c:	f9b3 a000 	ldrsh.w	sl, [r3]
    6190:	46d2      	mov	sl, sl
    6192:	ea4f 7bea 	mov.w	fp, sl, asr #31
    6196:	e696      	b.n	5ec6 <_vfprintf_r+0x796>
    6198:	990a      	ldr	r1, [sp, #40]	; 0x28
    619a:	9216      	str	r2, [sp, #88]	; 0x58
    619c:	f041 0110 	orr.w	r1, r1, #16
    61a0:	910a      	str	r1, [sp, #40]	; 0x28
    61a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    61a4:	f012 0320 	ands.w	r3, r2, #32
    61a8:	f47f af11 	bne.w	5fce <_vfprintf_r+0x89e>
    61ac:	990a      	ldr	r1, [sp, #40]	; 0x28
    61ae:	f011 0210 	ands.w	r2, r1, #16
    61b2:	f000 8354 	beq.w	685e <_vfprintf_r+0x112e>
    61b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    61b8:	f102 0c04 	add.w	ip, r2, #4
    61bc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    61c0:	6811      	ldr	r1, [r2, #0]
    61c2:	1e0a      	subs	r2, r1, #0
    61c4:	bf18      	it	ne
    61c6:	2201      	movne	r2, #1
    61c8:	468a      	mov	sl, r1
    61ca:	f04f 0b00 	mov.w	fp, #0
    61ce:	e441      	b.n	5a54 <_vfprintf_r+0x324>
    61d0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    61d2:	2a65      	cmp	r2, #101	; 0x65
    61d4:	f340 8128 	ble.w	6428 <_vfprintf_r+0xcf8>
    61d8:	9812      	ldr	r0, [sp, #72]	; 0x48
    61da:	2200      	movs	r2, #0
    61dc:	2300      	movs	r3, #0
    61de:	991b      	ldr	r1, [sp, #108]	; 0x6c
    61e0:	f7fd fa90 	bl	3704 <__aeabi_dcmpeq>
    61e4:	2800      	cmp	r0, #0
    61e6:	f000 81be 	beq.w	6566 <_vfprintf_r+0xe36>
    61ea:	2301      	movs	r3, #1
    61ec:	6063      	str	r3, [r4, #4]
    61ee:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    61f2:	f64a 43cc 	movw	r3, #44236	; 0xaccc
    61f6:	f2c0 0300 	movt	r3, #0
    61fa:	6023      	str	r3, [r4, #0]
    61fc:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6200:	3201      	adds	r2, #1
    6202:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6206:	3301      	adds	r3, #1
    6208:	2a07      	cmp	r2, #7
    620a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    620e:	bfd8      	it	le
    6210:	f104 0308 	addle.w	r3, r4, #8
    6214:	f300 839b 	bgt.w	694e <_vfprintf_r+0x121e>
    6218:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    621c:	981a      	ldr	r0, [sp, #104]	; 0x68
    621e:	4282      	cmp	r2, r0
    6220:	db04      	blt.n	622c <_vfprintf_r+0xafc>
    6222:	990a      	ldr	r1, [sp, #40]	; 0x28
    6224:	f011 0f01 	tst.w	r1, #1
    6228:	f43f ad49 	beq.w	5cbe <_vfprintf_r+0x58e>
    622c:	2201      	movs	r2, #1
    622e:	605a      	str	r2, [r3, #4]
    6230:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6234:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6238:	3201      	adds	r2, #1
    623a:	981d      	ldr	r0, [sp, #116]	; 0x74
    623c:	3101      	adds	r1, #1
    623e:	2a07      	cmp	r2, #7
    6240:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6244:	6018      	str	r0, [r3, #0]
    6246:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    624a:	f300 855f 	bgt.w	6d0c <_vfprintf_r+0x15dc>
    624e:	3308      	adds	r3, #8
    6250:	991a      	ldr	r1, [sp, #104]	; 0x68
    6252:	1e4f      	subs	r7, r1, #1
    6254:	2f00      	cmp	r7, #0
    6256:	f77f ad32 	ble.w	5cbe <_vfprintf_r+0x58e>
    625a:	2f10      	cmp	r7, #16
    625c:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 6794 <_vfprintf_r+0x1064>
    6260:	f340 82ea 	ble.w	6838 <_vfprintf_r+0x1108>
    6264:	4642      	mov	r2, r8
    6266:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    626a:	46a8      	mov	r8, r5
    626c:	2410      	movs	r4, #16
    626e:	f10a 0a0c 	add.w	sl, sl, #12
    6272:	4615      	mov	r5, r2
    6274:	e003      	b.n	627e <_vfprintf_r+0xb4e>
    6276:	3f10      	subs	r7, #16
    6278:	2f10      	cmp	r7, #16
    627a:	f340 82da 	ble.w	6832 <_vfprintf_r+0x1102>
    627e:	605c      	str	r4, [r3, #4]
    6280:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6284:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6288:	3201      	adds	r2, #1
    628a:	601d      	str	r5, [r3, #0]
    628c:	3110      	adds	r1, #16
    628e:	2a07      	cmp	r2, #7
    6290:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6294:	f103 0308 	add.w	r3, r3, #8
    6298:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    629c:	ddeb      	ble.n	6276 <_vfprintf_r+0xb46>
    629e:	4648      	mov	r0, r9
    62a0:	4631      	mov	r1, r6
    62a2:	4652      	mov	r2, sl
    62a4:	f7ff fa36 	bl	5714 <__sprint_r>
    62a8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    62ac:	3304      	adds	r3, #4
    62ae:	2800      	cmp	r0, #0
    62b0:	d0e1      	beq.n	6276 <_vfprintf_r+0xb46>
    62b2:	f7ff bb5d 	b.w	5970 <_vfprintf_r+0x240>
    62b6:	b97b      	cbnz	r3, 62d8 <_vfprintf_r+0xba8>
    62b8:	990a      	ldr	r1, [sp, #40]	; 0x28
    62ba:	f011 0f01 	tst.w	r1, #1
    62be:	d00b      	beq.n	62d8 <_vfprintf_r+0xba8>
    62c0:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    62c4:	2330      	movs	r3, #48	; 0x30
    62c6:	3204      	adds	r2, #4
    62c8:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    62cc:	3227      	adds	r2, #39	; 0x27
    62ce:	2301      	movs	r3, #1
    62d0:	9213      	str	r2, [sp, #76]	; 0x4c
    62d2:	9310      	str	r3, [sp, #64]	; 0x40
    62d4:	f7ff bbf3 	b.w	5abe <_vfprintf_r+0x38e>
    62d8:	9818      	ldr	r0, [sp, #96]	; 0x60
    62da:	2100      	movs	r1, #0
    62dc:	9110      	str	r1, [sp, #64]	; 0x40
    62de:	9013      	str	r0, [sp, #76]	; 0x4c
    62e0:	f7ff bbed 	b.w	5abe <_vfprintf_r+0x38e>
    62e4:	980f      	ldr	r0, [sp, #60]	; 0x3c
    62e6:	990c      	ldr	r1, [sp, #48]	; 0x30
    62e8:	1a47      	subs	r7, r0, r1
    62ea:	2f00      	cmp	r7, #0
    62ec:	f77f ac84 	ble.w	5bf8 <_vfprintf_r+0x4c8>
    62f0:	2f10      	cmp	r7, #16
    62f2:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 6794 <_vfprintf_r+0x1064>
    62f6:	dd2e      	ble.n	6356 <_vfprintf_r+0xc26>
    62f8:	4643      	mov	r3, r8
    62fa:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    62fe:	46a8      	mov	r8, r5
    6300:	f04f 0a10 	mov.w	sl, #16
    6304:	f10b 0b0c 	add.w	fp, fp, #12
    6308:	461d      	mov	r5, r3
    630a:	e002      	b.n	6312 <_vfprintf_r+0xbe2>
    630c:	3f10      	subs	r7, #16
    630e:	2f10      	cmp	r7, #16
    6310:	dd1e      	ble.n	6350 <_vfprintf_r+0xc20>
    6312:	f8c4 a004 	str.w	sl, [r4, #4]
    6316:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    631a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    631e:	3301      	adds	r3, #1
    6320:	6025      	str	r5, [r4, #0]
    6322:	3210      	adds	r2, #16
    6324:	2b07      	cmp	r3, #7
    6326:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    632a:	f104 0408 	add.w	r4, r4, #8
    632e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6332:	ddeb      	ble.n	630c <_vfprintf_r+0xbdc>
    6334:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6338:	4648      	mov	r0, r9
    633a:	4631      	mov	r1, r6
    633c:	465a      	mov	r2, fp
    633e:	3404      	adds	r4, #4
    6340:	f7ff f9e8 	bl	5714 <__sprint_r>
    6344:	2800      	cmp	r0, #0
    6346:	f47f ab13 	bne.w	5970 <_vfprintf_r+0x240>
    634a:	3f10      	subs	r7, #16
    634c:	2f10      	cmp	r7, #16
    634e:	dce0      	bgt.n	6312 <_vfprintf_r+0xbe2>
    6350:	462b      	mov	r3, r5
    6352:	4645      	mov	r5, r8
    6354:	4698      	mov	r8, r3
    6356:	6067      	str	r7, [r4, #4]
    6358:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    635c:	f8c4 8000 	str.w	r8, [r4]
    6360:	1c5a      	adds	r2, r3, #1
    6362:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6366:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    636a:	19db      	adds	r3, r3, r7
    636c:	2a07      	cmp	r2, #7
    636e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6372:	f300 823a 	bgt.w	67ea <_vfprintf_r+0x10ba>
    6376:	3408      	adds	r4, #8
    6378:	e43e      	b.n	5bf8 <_vfprintf_r+0x4c8>
    637a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    637c:	6063      	str	r3, [r4, #4]
    637e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6382:	6021      	str	r1, [r4, #0]
    6384:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6388:	3201      	adds	r2, #1
    638a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    638e:	18cb      	adds	r3, r1, r3
    6390:	2a07      	cmp	r2, #7
    6392:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6396:	f300 8549 	bgt.w	6e2c <_vfprintf_r+0x16fc>
    639a:	3408      	adds	r4, #8
    639c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    639e:	2301      	movs	r3, #1
    63a0:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    63a4:	6063      	str	r3, [r4, #4]
    63a6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    63aa:	6022      	str	r2, [r4, #0]
    63ac:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    63b0:	3301      	adds	r3, #1
    63b2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    63b6:	3201      	adds	r2, #1
    63b8:	2b07      	cmp	r3, #7
    63ba:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    63be:	bfd8      	it	le
    63c0:	f104 0308 	addle.w	r3, r4, #8
    63c4:	f300 8523 	bgt.w	6e0e <_vfprintf_r+0x16de>
    63c8:	9813      	ldr	r0, [sp, #76]	; 0x4c
    63ca:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    63ce:	19c7      	adds	r7, r0, r7
    63d0:	981a      	ldr	r0, [sp, #104]	; 0x68
    63d2:	601f      	str	r7, [r3, #0]
    63d4:	1a81      	subs	r1, r0, r2
    63d6:	6059      	str	r1, [r3, #4]
    63d8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    63dc:	1a8a      	subs	r2, r1, r2
    63de:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    63e2:	1812      	adds	r2, r2, r0
    63e4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    63e8:	3101      	adds	r1, #1
    63ea:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    63ee:	2907      	cmp	r1, #7
    63f0:	f340 8232 	ble.w	6858 <_vfprintf_r+0x1128>
    63f4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    63f8:	4648      	mov	r0, r9
    63fa:	4631      	mov	r1, r6
    63fc:	320c      	adds	r2, #12
    63fe:	f7ff f989 	bl	5714 <__sprint_r>
    6402:	2800      	cmp	r0, #0
    6404:	f47f aab4 	bne.w	5970 <_vfprintf_r+0x240>
    6408:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    640c:	3304      	adds	r3, #4
    640e:	e456      	b.n	5cbe <_vfprintf_r+0x58e>
    6410:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6414:	4648      	mov	r0, r9
    6416:	4631      	mov	r1, r6
    6418:	320c      	adds	r2, #12
    641a:	f7ff f97b 	bl	5714 <__sprint_r>
    641e:	2800      	cmp	r0, #0
    6420:	f43f acb4 	beq.w	5d8c <_vfprintf_r+0x65c>
    6424:	f7ff baa4 	b.w	5970 <_vfprintf_r+0x240>
    6428:	991a      	ldr	r1, [sp, #104]	; 0x68
    642a:	2901      	cmp	r1, #1
    642c:	dd4c      	ble.n	64c8 <_vfprintf_r+0xd98>
    642e:	2301      	movs	r3, #1
    6430:	6063      	str	r3, [r4, #4]
    6432:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6436:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    643a:	3301      	adds	r3, #1
    643c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    643e:	3201      	adds	r2, #1
    6440:	2b07      	cmp	r3, #7
    6442:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6446:	6020      	str	r0, [r4, #0]
    6448:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    644c:	f300 81b2 	bgt.w	67b4 <_vfprintf_r+0x1084>
    6450:	3408      	adds	r4, #8
    6452:	2301      	movs	r3, #1
    6454:	6063      	str	r3, [r4, #4]
    6456:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    645a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    645e:	3301      	adds	r3, #1
    6460:	991d      	ldr	r1, [sp, #116]	; 0x74
    6462:	3201      	adds	r2, #1
    6464:	2b07      	cmp	r3, #7
    6466:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    646a:	6021      	str	r1, [r4, #0]
    646c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6470:	f300 8192 	bgt.w	6798 <_vfprintf_r+0x1068>
    6474:	3408      	adds	r4, #8
    6476:	9812      	ldr	r0, [sp, #72]	; 0x48
    6478:	2200      	movs	r2, #0
    647a:	2300      	movs	r3, #0
    647c:	991b      	ldr	r1, [sp, #108]	; 0x6c
    647e:	f7fd f941 	bl	3704 <__aeabi_dcmpeq>
    6482:	2800      	cmp	r0, #0
    6484:	f040 811d 	bne.w	66c2 <_vfprintf_r+0xf92>
    6488:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    648a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    648c:	1e5a      	subs	r2, r3, #1
    648e:	6062      	str	r2, [r4, #4]
    6490:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6494:	1c41      	adds	r1, r0, #1
    6496:	6021      	str	r1, [r4, #0]
    6498:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    649c:	3301      	adds	r3, #1
    649e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    64a2:	188a      	adds	r2, r1, r2
    64a4:	2b07      	cmp	r3, #7
    64a6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    64aa:	dc21      	bgt.n	64f0 <_vfprintf_r+0xdc0>
    64ac:	3408      	adds	r4, #8
    64ae:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    64b0:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    64b4:	981c      	ldr	r0, [sp, #112]	; 0x70
    64b6:	6022      	str	r2, [r4, #0]
    64b8:	6063      	str	r3, [r4, #4]
    64ba:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    64be:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    64c2:	3301      	adds	r3, #1
    64c4:	f7ff bbf0 	b.w	5ca8 <_vfprintf_r+0x578>
    64c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    64ca:	f012 0f01 	tst.w	r2, #1
    64ce:	d1ae      	bne.n	642e <_vfprintf_r+0xcfe>
    64d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    64d2:	2301      	movs	r3, #1
    64d4:	6063      	str	r3, [r4, #4]
    64d6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    64da:	6022      	str	r2, [r4, #0]
    64dc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    64e0:	3301      	adds	r3, #1
    64e2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    64e6:	3201      	adds	r2, #1
    64e8:	2b07      	cmp	r3, #7
    64ea:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    64ee:	dddd      	ble.n	64ac <_vfprintf_r+0xd7c>
    64f0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    64f4:	4648      	mov	r0, r9
    64f6:	4631      	mov	r1, r6
    64f8:	320c      	adds	r2, #12
    64fa:	f7ff f90b 	bl	5714 <__sprint_r>
    64fe:	2800      	cmp	r0, #0
    6500:	f47f aa36 	bne.w	5970 <_vfprintf_r+0x240>
    6504:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6508:	3404      	adds	r4, #4
    650a:	e7d0      	b.n	64ae <_vfprintf_r+0xd7e>
    650c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6510:	4648      	mov	r0, r9
    6512:	4631      	mov	r1, r6
    6514:	320c      	adds	r2, #12
    6516:	f7ff f8fd 	bl	5714 <__sprint_r>
    651a:	2800      	cmp	r0, #0
    651c:	f47f aa28 	bne.w	5970 <_vfprintf_r+0x240>
    6520:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6524:	3404      	adds	r4, #4
    6526:	f7ff bbb0 	b.w	5c8a <_vfprintf_r+0x55a>
    652a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    652e:	4648      	mov	r0, r9
    6530:	4631      	mov	r1, r6
    6532:	320c      	adds	r2, #12
    6534:	f7ff f8ee 	bl	5714 <__sprint_r>
    6538:	2800      	cmp	r0, #0
    653a:	f47f aa19 	bne.w	5970 <_vfprintf_r+0x240>
    653e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6542:	3404      	adds	r4, #4
    6544:	f7ff bb3c 	b.w	5bc0 <_vfprintf_r+0x490>
    6548:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    654c:	4648      	mov	r0, r9
    654e:	4631      	mov	r1, r6
    6550:	320c      	adds	r2, #12
    6552:	f7ff f8df 	bl	5714 <__sprint_r>
    6556:	2800      	cmp	r0, #0
    6558:	f47f aa0a 	bne.w	5970 <_vfprintf_r+0x240>
    655c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6560:	3404      	adds	r4, #4
    6562:	f7ff bb43 	b.w	5bec <_vfprintf_r+0x4bc>
    6566:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    656a:	2b00      	cmp	r3, #0
    656c:	f340 81fd 	ble.w	696a <_vfprintf_r+0x123a>
    6570:	991a      	ldr	r1, [sp, #104]	; 0x68
    6572:	428b      	cmp	r3, r1
    6574:	f6ff af01 	blt.w	637a <_vfprintf_r+0xc4a>
    6578:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    657a:	6061      	str	r1, [r4, #4]
    657c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6580:	6022      	str	r2, [r4, #0]
    6582:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6586:	3301      	adds	r3, #1
    6588:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    658c:	1852      	adds	r2, r2, r1
    658e:	2b07      	cmp	r3, #7
    6590:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6594:	bfd8      	it	le
    6596:	f104 0308 	addle.w	r3, r4, #8
    659a:	f300 8429 	bgt.w	6df0 <_vfprintf_r+0x16c0>
    659e:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    65a2:	981a      	ldr	r0, [sp, #104]	; 0x68
    65a4:	1a24      	subs	r4, r4, r0
    65a6:	2c00      	cmp	r4, #0
    65a8:	f340 81b3 	ble.w	6912 <_vfprintf_r+0x11e2>
    65ac:	2c10      	cmp	r4, #16
    65ae:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 6794 <_vfprintf_r+0x1064>
    65b2:	f340 819d 	ble.w	68f0 <_vfprintf_r+0x11c0>
    65b6:	4642      	mov	r2, r8
    65b8:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    65bc:	46a8      	mov	r8, r5
    65be:	2710      	movs	r7, #16
    65c0:	f10a 0a0c 	add.w	sl, sl, #12
    65c4:	4615      	mov	r5, r2
    65c6:	e003      	b.n	65d0 <_vfprintf_r+0xea0>
    65c8:	3c10      	subs	r4, #16
    65ca:	2c10      	cmp	r4, #16
    65cc:	f340 818d 	ble.w	68ea <_vfprintf_r+0x11ba>
    65d0:	605f      	str	r7, [r3, #4]
    65d2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    65d6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    65da:	3201      	adds	r2, #1
    65dc:	601d      	str	r5, [r3, #0]
    65de:	3110      	adds	r1, #16
    65e0:	2a07      	cmp	r2, #7
    65e2:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    65e6:	f103 0308 	add.w	r3, r3, #8
    65ea:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    65ee:	ddeb      	ble.n	65c8 <_vfprintf_r+0xe98>
    65f0:	4648      	mov	r0, r9
    65f2:	4631      	mov	r1, r6
    65f4:	4652      	mov	r2, sl
    65f6:	f7ff f88d 	bl	5714 <__sprint_r>
    65fa:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    65fe:	3304      	adds	r3, #4
    6600:	2800      	cmp	r0, #0
    6602:	d0e1      	beq.n	65c8 <_vfprintf_r+0xe98>
    6604:	f7ff b9b4 	b.w	5970 <_vfprintf_r+0x240>
    6608:	9a18      	ldr	r2, [sp, #96]	; 0x60
    660a:	9819      	ldr	r0, [sp, #100]	; 0x64
    660c:	4613      	mov	r3, r2
    660e:	9213      	str	r2, [sp, #76]	; 0x4c
    6610:	f00a 020f 	and.w	r2, sl, #15
    6614:	ea4f 111a 	mov.w	r1, sl, lsr #4
    6618:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    661c:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    6620:	5c82      	ldrb	r2, [r0, r2]
    6622:	468a      	mov	sl, r1
    6624:	46e3      	mov	fp, ip
    6626:	ea5a 0c0b 	orrs.w	ip, sl, fp
    662a:	f803 2d01 	strb.w	r2, [r3, #-1]!
    662e:	d1ef      	bne.n	6610 <_vfprintf_r+0xee0>
    6630:	9818      	ldr	r0, [sp, #96]	; 0x60
    6632:	9313      	str	r3, [sp, #76]	; 0x4c
    6634:	1ac0      	subs	r0, r0, r3
    6636:	9010      	str	r0, [sp, #64]	; 0x40
    6638:	f7ff ba41 	b.w	5abe <_vfprintf_r+0x38e>
    663c:	2209      	movs	r2, #9
    663e:	2300      	movs	r3, #0
    6640:	4552      	cmp	r2, sl
    6642:	eb73 000b 	sbcs.w	r0, r3, fp
    6646:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    664a:	d21f      	bcs.n	668c <_vfprintf_r+0xf5c>
    664c:	4623      	mov	r3, r4
    664e:	4644      	mov	r4, r8
    6650:	46b8      	mov	r8, r7
    6652:	461f      	mov	r7, r3
    6654:	4650      	mov	r0, sl
    6656:	4659      	mov	r1, fp
    6658:	220a      	movs	r2, #10
    665a:	2300      	movs	r3, #0
    665c:	f003 fe9e 	bl	a39c <__aeabi_uldivmod>
    6660:	2300      	movs	r3, #0
    6662:	4650      	mov	r0, sl
    6664:	4659      	mov	r1, fp
    6666:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    666a:	220a      	movs	r2, #10
    666c:	f804 cd01 	strb.w	ip, [r4, #-1]!
    6670:	f003 fe94 	bl	a39c <__aeabi_uldivmod>
    6674:	2209      	movs	r2, #9
    6676:	2300      	movs	r3, #0
    6678:	4682      	mov	sl, r0
    667a:	468b      	mov	fp, r1
    667c:	4552      	cmp	r2, sl
    667e:	eb73 030b 	sbcs.w	r3, r3, fp
    6682:	d3e7      	bcc.n	6654 <_vfprintf_r+0xf24>
    6684:	463b      	mov	r3, r7
    6686:	4647      	mov	r7, r8
    6688:	46a0      	mov	r8, r4
    668a:	461c      	mov	r4, r3
    668c:	f108 30ff 	add.w	r0, r8, #4294967295
    6690:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    6694:	9013      	str	r0, [sp, #76]	; 0x4c
    6696:	f808 ac01 	strb.w	sl, [r8, #-1]
    669a:	9918      	ldr	r1, [sp, #96]	; 0x60
    669c:	1a09      	subs	r1, r1, r0
    669e:	9110      	str	r1, [sp, #64]	; 0x40
    66a0:	f7ff ba0d 	b.w	5abe <_vfprintf_r+0x38e>
    66a4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    66a8:	4648      	mov	r0, r9
    66aa:	4631      	mov	r1, r6
    66ac:	320c      	adds	r2, #12
    66ae:	f7ff f831 	bl	5714 <__sprint_r>
    66b2:	2800      	cmp	r0, #0
    66b4:	f47f a95c 	bne.w	5970 <_vfprintf_r+0x240>
    66b8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    66bc:	3404      	adds	r4, #4
    66be:	f7ff ba68 	b.w	5b92 <_vfprintf_r+0x462>
    66c2:	991a      	ldr	r1, [sp, #104]	; 0x68
    66c4:	1e4f      	subs	r7, r1, #1
    66c6:	2f00      	cmp	r7, #0
    66c8:	f77f aef1 	ble.w	64ae <_vfprintf_r+0xd7e>
    66cc:	2f10      	cmp	r7, #16
    66ce:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 6794 <_vfprintf_r+0x1064>
    66d2:	dd4e      	ble.n	6772 <_vfprintf_r+0x1042>
    66d4:	4643      	mov	r3, r8
    66d6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    66da:	46a8      	mov	r8, r5
    66dc:	f04f 0a10 	mov.w	sl, #16
    66e0:	f10b 0b0c 	add.w	fp, fp, #12
    66e4:	461d      	mov	r5, r3
    66e6:	e002      	b.n	66ee <_vfprintf_r+0xfbe>
    66e8:	3f10      	subs	r7, #16
    66ea:	2f10      	cmp	r7, #16
    66ec:	dd3e      	ble.n	676c <_vfprintf_r+0x103c>
    66ee:	f8c4 a004 	str.w	sl, [r4, #4]
    66f2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    66f6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    66fa:	3301      	adds	r3, #1
    66fc:	6025      	str	r5, [r4, #0]
    66fe:	3210      	adds	r2, #16
    6700:	2b07      	cmp	r3, #7
    6702:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6706:	f104 0408 	add.w	r4, r4, #8
    670a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    670e:	ddeb      	ble.n	66e8 <_vfprintf_r+0xfb8>
    6710:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6714:	4648      	mov	r0, r9
    6716:	4631      	mov	r1, r6
    6718:	465a      	mov	r2, fp
    671a:	3404      	adds	r4, #4
    671c:	f7fe fffa 	bl	5714 <__sprint_r>
    6720:	2800      	cmp	r0, #0
    6722:	d0e1      	beq.n	66e8 <_vfprintf_r+0xfb8>
    6724:	f7ff b924 	b.w	5970 <_vfprintf_r+0x240>
    6728:	9816      	ldr	r0, [sp, #88]	; 0x58
    672a:	2130      	movs	r1, #48	; 0x30
    672c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6730:	2201      	movs	r2, #1
    6732:	2302      	movs	r3, #2
    6734:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    6738:	f04c 0c02 	orr.w	ip, ip, #2
    673c:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    6740:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    6744:	f7ff b986 	b.w	5a54 <_vfprintf_r+0x324>
    6748:	980b      	ldr	r0, [sp, #44]	; 0x2c
    674a:	1d01      	adds	r1, r0, #4
    674c:	6803      	ldr	r3, [r0, #0]
    674e:	910b      	str	r1, [sp, #44]	; 0x2c
    6750:	469a      	mov	sl, r3
    6752:	f04f 0b00 	mov.w	fp, #0
    6756:	f7ff b973 	b.w	5a40 <_vfprintf_r+0x310>
    675a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    675c:	1d01      	adds	r1, r0, #4
    675e:	6803      	ldr	r3, [r0, #0]
    6760:	910b      	str	r1, [sp, #44]	; 0x2c
    6762:	469a      	mov	sl, r3
    6764:	ea4f 7bea 	mov.w	fp, sl, asr #31
    6768:	f7ff bbad 	b.w	5ec6 <_vfprintf_r+0x796>
    676c:	462b      	mov	r3, r5
    676e:	4645      	mov	r5, r8
    6770:	4698      	mov	r8, r3
    6772:	6067      	str	r7, [r4, #4]
    6774:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6778:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    677c:	3301      	adds	r3, #1
    677e:	f8c4 8000 	str.w	r8, [r4]
    6782:	19d2      	adds	r2, r2, r7
    6784:	2b07      	cmp	r3, #7
    6786:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    678a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    678e:	f77f ae8d 	ble.w	64ac <_vfprintf_r+0xd7c>
    6792:	e6ad      	b.n	64f0 <_vfprintf_r+0xdc0>
    6794:	0000ace0 	.word	0x0000ace0
    6798:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    679c:	4648      	mov	r0, r9
    679e:	4631      	mov	r1, r6
    67a0:	320c      	adds	r2, #12
    67a2:	f7fe ffb7 	bl	5714 <__sprint_r>
    67a6:	2800      	cmp	r0, #0
    67a8:	f47f a8e2 	bne.w	5970 <_vfprintf_r+0x240>
    67ac:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    67b0:	3404      	adds	r4, #4
    67b2:	e660      	b.n	6476 <_vfprintf_r+0xd46>
    67b4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    67b8:	4648      	mov	r0, r9
    67ba:	4631      	mov	r1, r6
    67bc:	320c      	adds	r2, #12
    67be:	f7fe ffa9 	bl	5714 <__sprint_r>
    67c2:	2800      	cmp	r0, #0
    67c4:	f47f a8d4 	bne.w	5970 <_vfprintf_r+0x240>
    67c8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    67cc:	3404      	adds	r4, #4
    67ce:	e640      	b.n	6452 <_vfprintf_r+0xd22>
    67d0:	2830      	cmp	r0, #48	; 0x30
    67d2:	f000 82ec 	beq.w	6dae <_vfprintf_r+0x167e>
    67d6:	9813      	ldr	r0, [sp, #76]	; 0x4c
    67d8:	2330      	movs	r3, #48	; 0x30
    67da:	f800 3d01 	strb.w	r3, [r0, #-1]!
    67de:	9918      	ldr	r1, [sp, #96]	; 0x60
    67e0:	9013      	str	r0, [sp, #76]	; 0x4c
    67e2:	1a09      	subs	r1, r1, r0
    67e4:	9110      	str	r1, [sp, #64]	; 0x40
    67e6:	f7ff b96a 	b.w	5abe <_vfprintf_r+0x38e>
    67ea:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    67ee:	4648      	mov	r0, r9
    67f0:	4631      	mov	r1, r6
    67f2:	320c      	adds	r2, #12
    67f4:	f7fe ff8e 	bl	5714 <__sprint_r>
    67f8:	2800      	cmp	r0, #0
    67fa:	f47f a8b9 	bne.w	5970 <_vfprintf_r+0x240>
    67fe:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6802:	3404      	adds	r4, #4
    6804:	f7ff b9f8 	b.w	5bf8 <_vfprintf_r+0x4c8>
    6808:	f1da 0a00 	rsbs	sl, sl, #0
    680c:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    6810:	232d      	movs	r3, #45	; 0x2d
    6812:	ea5a 0c0b 	orrs.w	ip, sl, fp
    6816:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    681a:	bf0c      	ite	eq
    681c:	2200      	moveq	r2, #0
    681e:	2201      	movne	r2, #1
    6820:	2301      	movs	r3, #1
    6822:	f7ff b91b 	b.w	5a5c <_vfprintf_r+0x32c>
    6826:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6828:	462b      	mov	r3, r5
    682a:	782a      	ldrb	r2, [r5, #0]
    682c:	910b      	str	r1, [sp, #44]	; 0x2c
    682e:	f7ff b82a 	b.w	5886 <_vfprintf_r+0x156>
    6832:	462a      	mov	r2, r5
    6834:	4645      	mov	r5, r8
    6836:	4690      	mov	r8, r2
    6838:	605f      	str	r7, [r3, #4]
    683a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    683e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6842:	3201      	adds	r2, #1
    6844:	f8c3 8000 	str.w	r8, [r3]
    6848:	19c9      	adds	r1, r1, r7
    684a:	2a07      	cmp	r2, #7
    684c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6850:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6854:	f73f adce 	bgt.w	63f4 <_vfprintf_r+0xcc4>
    6858:	3308      	adds	r3, #8
    685a:	f7ff ba30 	b.w	5cbe <_vfprintf_r+0x58e>
    685e:	980a      	ldr	r0, [sp, #40]	; 0x28
    6860:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    6864:	f000 81ed 	beq.w	6c42 <_vfprintf_r+0x1512>
    6868:	990b      	ldr	r1, [sp, #44]	; 0x2c
    686a:	4613      	mov	r3, r2
    686c:	1d0a      	adds	r2, r1, #4
    686e:	920b      	str	r2, [sp, #44]	; 0x2c
    6870:	f8b1 a000 	ldrh.w	sl, [r1]
    6874:	f1ba 0200 	subs.w	r2, sl, #0
    6878:	bf18      	it	ne
    687a:	2201      	movne	r2, #1
    687c:	46d2      	mov	sl, sl
    687e:	f04f 0b00 	mov.w	fp, #0
    6882:	f7ff b8e7 	b.w	5a54 <_vfprintf_r+0x324>
    6886:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6888:	f013 0f40 	tst.w	r3, #64	; 0x40
    688c:	f000 81cc 	beq.w	6c28 <_vfprintf_r+0x14f8>
    6890:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6892:	2301      	movs	r3, #1
    6894:	1d01      	adds	r1, r0, #4
    6896:	910b      	str	r1, [sp, #44]	; 0x2c
    6898:	f8b0 a000 	ldrh.w	sl, [r0]
    689c:	f1ba 0200 	subs.w	r2, sl, #0
    68a0:	bf18      	it	ne
    68a2:	2201      	movne	r2, #1
    68a4:	46d2      	mov	sl, sl
    68a6:	f04f 0b00 	mov.w	fp, #0
    68aa:	f7ff b8d3 	b.w	5a54 <_vfprintf_r+0x324>
    68ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    68b0:	f013 0f10 	tst.w	r3, #16
    68b4:	f000 81a4 	beq.w	6c00 <_vfprintf_r+0x14d0>
    68b8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    68ba:	9911      	ldr	r1, [sp, #68]	; 0x44
    68bc:	f100 0a04 	add.w	sl, r0, #4
    68c0:	6803      	ldr	r3, [r0, #0]
    68c2:	6019      	str	r1, [r3, #0]
    68c4:	f7fe bf9c 	b.w	5800 <_vfprintf_r+0xd0>
    68c8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    68ca:	1dc3      	adds	r3, r0, #7
    68cc:	f023 0307 	bic.w	r3, r3, #7
    68d0:	f103 0108 	add.w	r1, r3, #8
    68d4:	910b      	str	r1, [sp, #44]	; 0x2c
    68d6:	f8d3 8004 	ldr.w	r8, [r3, #4]
    68da:	f8d3 a000 	ldr.w	sl, [r3]
    68de:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    68e2:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    68e6:	f7ff bb11 	b.w	5f0c <_vfprintf_r+0x7dc>
    68ea:	462a      	mov	r2, r5
    68ec:	4645      	mov	r5, r8
    68ee:	4690      	mov	r8, r2
    68f0:	605c      	str	r4, [r3, #4]
    68f2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    68f6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    68fa:	3201      	adds	r2, #1
    68fc:	f8c3 8000 	str.w	r8, [r3]
    6900:	1909      	adds	r1, r1, r4
    6902:	2a07      	cmp	r2, #7
    6904:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6908:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    690c:	f300 82ea 	bgt.w	6ee4 <_vfprintf_r+0x17b4>
    6910:	3308      	adds	r3, #8
    6912:	990a      	ldr	r1, [sp, #40]	; 0x28
    6914:	f011 0f01 	tst.w	r1, #1
    6918:	f43f a9d1 	beq.w	5cbe <_vfprintf_r+0x58e>
    691c:	2201      	movs	r2, #1
    691e:	605a      	str	r2, [r3, #4]
    6920:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6924:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6928:	3201      	adds	r2, #1
    692a:	981d      	ldr	r0, [sp, #116]	; 0x74
    692c:	3101      	adds	r1, #1
    692e:	2a07      	cmp	r2, #7
    6930:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6934:	6018      	str	r0, [r3, #0]
    6936:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    693a:	f73f ad5b 	bgt.w	63f4 <_vfprintf_r+0xcc4>
    693e:	3308      	adds	r3, #8
    6940:	f7ff b9bd 	b.w	5cbe <_vfprintf_r+0x58e>
    6944:	232d      	movs	r3, #45	; 0x2d
    6946:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    694a:	f7ff baf2 	b.w	5f32 <_vfprintf_r+0x802>
    694e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6952:	4648      	mov	r0, r9
    6954:	4631      	mov	r1, r6
    6956:	320c      	adds	r2, #12
    6958:	f7fe fedc 	bl	5714 <__sprint_r>
    695c:	2800      	cmp	r0, #0
    695e:	f47f a807 	bne.w	5970 <_vfprintf_r+0x240>
    6962:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6966:	3304      	adds	r3, #4
    6968:	e456      	b.n	6218 <_vfprintf_r+0xae8>
    696a:	2301      	movs	r3, #1
    696c:	6063      	str	r3, [r4, #4]
    696e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6972:	f64a 43cc 	movw	r3, #44236	; 0xaccc
    6976:	f2c0 0300 	movt	r3, #0
    697a:	6023      	str	r3, [r4, #0]
    697c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6980:	3201      	adds	r2, #1
    6982:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6986:	3301      	adds	r3, #1
    6988:	2a07      	cmp	r2, #7
    698a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    698e:	bfd8      	it	le
    6990:	f104 0308 	addle.w	r3, r4, #8
    6994:	f300 8187 	bgt.w	6ca6 <_vfprintf_r+0x1576>
    6998:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    699c:	b93a      	cbnz	r2, 69ae <_vfprintf_r+0x127e>
    699e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    69a0:	b92a      	cbnz	r2, 69ae <_vfprintf_r+0x127e>
    69a2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    69a6:	f01c 0f01 	tst.w	ip, #1
    69aa:	f43f a988 	beq.w	5cbe <_vfprintf_r+0x58e>
    69ae:	2201      	movs	r2, #1
    69b0:	605a      	str	r2, [r3, #4]
    69b2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    69b6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    69ba:	3201      	adds	r2, #1
    69bc:	981d      	ldr	r0, [sp, #116]	; 0x74
    69be:	3101      	adds	r1, #1
    69c0:	2a07      	cmp	r2, #7
    69c2:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    69c6:	6018      	str	r0, [r3, #0]
    69c8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    69cc:	f300 8179 	bgt.w	6cc2 <_vfprintf_r+0x1592>
    69d0:	3308      	adds	r3, #8
    69d2:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    69d6:	427f      	negs	r7, r7
    69d8:	2f00      	cmp	r7, #0
    69da:	f340 81b3 	ble.w	6d44 <_vfprintf_r+0x1614>
    69de:	2f10      	cmp	r7, #16
    69e0:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 7034 <_vfprintf_r+0x1904>
    69e4:	f340 81d2 	ble.w	6d8c <_vfprintf_r+0x165c>
    69e8:	4642      	mov	r2, r8
    69ea:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    69ee:	46a8      	mov	r8, r5
    69f0:	2410      	movs	r4, #16
    69f2:	f10a 0a0c 	add.w	sl, sl, #12
    69f6:	4615      	mov	r5, r2
    69f8:	e003      	b.n	6a02 <_vfprintf_r+0x12d2>
    69fa:	3f10      	subs	r7, #16
    69fc:	2f10      	cmp	r7, #16
    69fe:	f340 81c2 	ble.w	6d86 <_vfprintf_r+0x1656>
    6a02:	605c      	str	r4, [r3, #4]
    6a04:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6a08:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6a0c:	3201      	adds	r2, #1
    6a0e:	601d      	str	r5, [r3, #0]
    6a10:	3110      	adds	r1, #16
    6a12:	2a07      	cmp	r2, #7
    6a14:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6a18:	f103 0308 	add.w	r3, r3, #8
    6a1c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6a20:	ddeb      	ble.n	69fa <_vfprintf_r+0x12ca>
    6a22:	4648      	mov	r0, r9
    6a24:	4631      	mov	r1, r6
    6a26:	4652      	mov	r2, sl
    6a28:	f7fe fe74 	bl	5714 <__sprint_r>
    6a2c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6a30:	3304      	adds	r3, #4
    6a32:	2800      	cmp	r0, #0
    6a34:	d0e1      	beq.n	69fa <_vfprintf_r+0x12ca>
    6a36:	f7fe bf9b 	b.w	5970 <_vfprintf_r+0x240>
    6a3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6a3c:	1c6b      	adds	r3, r5, #1
    6a3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6a40:	f042 0220 	orr.w	r2, r2, #32
    6a44:	920a      	str	r2, [sp, #40]	; 0x28
    6a46:	786a      	ldrb	r2, [r5, #1]
    6a48:	910b      	str	r1, [sp, #44]	; 0x2c
    6a4a:	f7fe bf1c 	b.w	5886 <_vfprintf_r+0x156>
    6a4e:	4650      	mov	r0, sl
    6a50:	4641      	mov	r1, r8
    6a52:	f003 f923 	bl	9c9c <__isnand>
    6a56:	2800      	cmp	r0, #0
    6a58:	f040 80ff 	bne.w	6c5a <_vfprintf_r+0x152a>
    6a5c:	f1b7 3fff 	cmp.w	r7, #4294967295
    6a60:	f000 8251 	beq.w	6f06 <_vfprintf_r+0x17d6>
    6a64:	9816      	ldr	r0, [sp, #88]	; 0x58
    6a66:	2867      	cmp	r0, #103	; 0x67
    6a68:	bf14      	ite	ne
    6a6a:	2300      	movne	r3, #0
    6a6c:	2301      	moveq	r3, #1
    6a6e:	2847      	cmp	r0, #71	; 0x47
    6a70:	bf08      	it	eq
    6a72:	f043 0301 	orreq.w	r3, r3, #1
    6a76:	b113      	cbz	r3, 6a7e <_vfprintf_r+0x134e>
    6a78:	2f00      	cmp	r7, #0
    6a7a:	bf08      	it	eq
    6a7c:	2701      	moveq	r7, #1
    6a7e:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    6a82:	4643      	mov	r3, r8
    6a84:	4652      	mov	r2, sl
    6a86:	990a      	ldr	r1, [sp, #40]	; 0x28
    6a88:	e9c0 2300 	strd	r2, r3, [r0]
    6a8c:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    6a90:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    6a94:	910a      	str	r1, [sp, #40]	; 0x28
    6a96:	2b00      	cmp	r3, #0
    6a98:	f2c0 8264 	blt.w	6f64 <_vfprintf_r+0x1834>
    6a9c:	2100      	movs	r1, #0
    6a9e:	9117      	str	r1, [sp, #92]	; 0x5c
    6aa0:	9816      	ldr	r0, [sp, #88]	; 0x58
    6aa2:	2866      	cmp	r0, #102	; 0x66
    6aa4:	bf14      	ite	ne
    6aa6:	2300      	movne	r3, #0
    6aa8:	2301      	moveq	r3, #1
    6aaa:	2846      	cmp	r0, #70	; 0x46
    6aac:	bf08      	it	eq
    6aae:	f043 0301 	orreq.w	r3, r3, #1
    6ab2:	9310      	str	r3, [sp, #64]	; 0x40
    6ab4:	2b00      	cmp	r3, #0
    6ab6:	f000 81d1 	beq.w	6e5c <_vfprintf_r+0x172c>
    6aba:	46bc      	mov	ip, r7
    6abc:	2303      	movs	r3, #3
    6abe:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    6ac2:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    6ac6:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    6aca:	4648      	mov	r0, r9
    6acc:	9300      	str	r3, [sp, #0]
    6ace:	9102      	str	r1, [sp, #8]
    6ad0:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    6ad4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6ad8:	310c      	adds	r1, #12
    6ada:	f8cd c004 	str.w	ip, [sp, #4]
    6ade:	9103      	str	r1, [sp, #12]
    6ae0:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    6ae4:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    6ae8:	9104      	str	r1, [sp, #16]
    6aea:	f000 fbc5 	bl	7278 <_dtoa_r>
    6aee:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6af0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    6af4:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    6af8:	bf18      	it	ne
    6afa:	2301      	movne	r3, #1
    6afc:	2a47      	cmp	r2, #71	; 0x47
    6afe:	bf0c      	ite	eq
    6b00:	2300      	moveq	r3, #0
    6b02:	f003 0301 	andne.w	r3, r3, #1
    6b06:	9013      	str	r0, [sp, #76]	; 0x4c
    6b08:	b933      	cbnz	r3, 6b18 <_vfprintf_r+0x13e8>
    6b0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6b0c:	f013 0f01 	tst.w	r3, #1
    6b10:	bf08      	it	eq
    6b12:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    6b16:	d016      	beq.n	6b46 <_vfprintf_r+0x1416>
    6b18:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6b1a:	9910      	ldr	r1, [sp, #64]	; 0x40
    6b1c:	eb00 0b0c 	add.w	fp, r0, ip
    6b20:	b131      	cbz	r1, 6b30 <_vfprintf_r+0x1400>
    6b22:	7803      	ldrb	r3, [r0, #0]
    6b24:	2b30      	cmp	r3, #48	; 0x30
    6b26:	f000 80da 	beq.w	6cde <_vfprintf_r+0x15ae>
    6b2a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    6b2e:	449b      	add	fp, r3
    6b30:	4650      	mov	r0, sl
    6b32:	2200      	movs	r2, #0
    6b34:	2300      	movs	r3, #0
    6b36:	4641      	mov	r1, r8
    6b38:	f7fc fde4 	bl	3704 <__aeabi_dcmpeq>
    6b3c:	2800      	cmp	r0, #0
    6b3e:	f000 81c2 	beq.w	6ec6 <_vfprintf_r+0x1796>
    6b42:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    6b46:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6b48:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6b4a:	2a67      	cmp	r2, #103	; 0x67
    6b4c:	bf14      	ite	ne
    6b4e:	2300      	movne	r3, #0
    6b50:	2301      	moveq	r3, #1
    6b52:	2a47      	cmp	r2, #71	; 0x47
    6b54:	bf08      	it	eq
    6b56:	f043 0301 	orreq.w	r3, r3, #1
    6b5a:	ebc0 000b 	rsb	r0, r0, fp
    6b5e:	901a      	str	r0, [sp, #104]	; 0x68
    6b60:	2b00      	cmp	r3, #0
    6b62:	f000 818a 	beq.w	6e7a <_vfprintf_r+0x174a>
    6b66:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    6b6a:	f111 0f03 	cmn.w	r1, #3
    6b6e:	9110      	str	r1, [sp, #64]	; 0x40
    6b70:	db02      	blt.n	6b78 <_vfprintf_r+0x1448>
    6b72:	428f      	cmp	r7, r1
    6b74:	f280 818c 	bge.w	6e90 <_vfprintf_r+0x1760>
    6b78:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6b7a:	3a02      	subs	r2, #2
    6b7c:	9216      	str	r2, [sp, #88]	; 0x58
    6b7e:	9910      	ldr	r1, [sp, #64]	; 0x40
    6b80:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6b82:	1e4b      	subs	r3, r1, #1
    6b84:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    6b88:	2b00      	cmp	r3, #0
    6b8a:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    6b8e:	f2c0 8234 	blt.w	6ffa <_vfprintf_r+0x18ca>
    6b92:	222b      	movs	r2, #43	; 0x2b
    6b94:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    6b98:	2b09      	cmp	r3, #9
    6b9a:	f300 81b6 	bgt.w	6f0a <_vfprintf_r+0x17da>
    6b9e:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    6ba2:	3330      	adds	r3, #48	; 0x30
    6ba4:	3204      	adds	r2, #4
    6ba6:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    6baa:	2330      	movs	r3, #48	; 0x30
    6bac:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    6bb0:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    6bb4:	981a      	ldr	r0, [sp, #104]	; 0x68
    6bb6:	991a      	ldr	r1, [sp, #104]	; 0x68
    6bb8:	1ad3      	subs	r3, r2, r3
    6bba:	1818      	adds	r0, r3, r0
    6bbc:	931c      	str	r3, [sp, #112]	; 0x70
    6bbe:	2901      	cmp	r1, #1
    6bc0:	9010      	str	r0, [sp, #64]	; 0x40
    6bc2:	f340 8210 	ble.w	6fe6 <_vfprintf_r+0x18b6>
    6bc6:	9810      	ldr	r0, [sp, #64]	; 0x40
    6bc8:	3001      	adds	r0, #1
    6bca:	9010      	str	r0, [sp, #64]	; 0x40
    6bcc:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    6bd0:	910c      	str	r1, [sp, #48]	; 0x30
    6bd2:	9817      	ldr	r0, [sp, #92]	; 0x5c
    6bd4:	2800      	cmp	r0, #0
    6bd6:	f000 816e 	beq.w	6eb6 <_vfprintf_r+0x1786>
    6bda:	232d      	movs	r3, #45	; 0x2d
    6bdc:	2100      	movs	r1, #0
    6bde:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    6be2:	9117      	str	r1, [sp, #92]	; 0x5c
    6be4:	f7fe bf74 	b.w	5ad0 <_vfprintf_r+0x3a0>
    6be8:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6bea:	f04f 0c00 	mov.w	ip, #0
    6bee:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6bf2:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    6bf6:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    6bfa:	920c      	str	r2, [sp, #48]	; 0x30
    6bfc:	f7fe bf67 	b.w	5ace <_vfprintf_r+0x39e>
    6c00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6c02:	f012 0f40 	tst.w	r2, #64	; 0x40
    6c06:	bf17      	itett	ne
    6c08:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    6c0a:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    6c0c:	9911      	ldrne	r1, [sp, #68]	; 0x44
    6c0e:	f100 0a04 	addne.w	sl, r0, #4
    6c12:	bf11      	iteee	ne
    6c14:	6803      	ldrne	r3, [r0, #0]
    6c16:	f102 0a04 	addeq.w	sl, r2, #4
    6c1a:	6813      	ldreq	r3, [r2, #0]
    6c1c:	9811      	ldreq	r0, [sp, #68]	; 0x44
    6c1e:	bf14      	ite	ne
    6c20:	8019      	strhne	r1, [r3, #0]
    6c22:	6018      	streq	r0, [r3, #0]
    6c24:	f7fe bdec 	b.w	5800 <_vfprintf_r+0xd0>
    6c28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6c2a:	1d13      	adds	r3, r2, #4
    6c2c:	930b      	str	r3, [sp, #44]	; 0x2c
    6c2e:	6811      	ldr	r1, [r2, #0]
    6c30:	2301      	movs	r3, #1
    6c32:	1e0a      	subs	r2, r1, #0
    6c34:	bf18      	it	ne
    6c36:	2201      	movne	r2, #1
    6c38:	468a      	mov	sl, r1
    6c3a:	f04f 0b00 	mov.w	fp, #0
    6c3e:	f7fe bf09 	b.w	5a54 <_vfprintf_r+0x324>
    6c42:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6c44:	1d02      	adds	r2, r0, #4
    6c46:	920b      	str	r2, [sp, #44]	; 0x2c
    6c48:	6801      	ldr	r1, [r0, #0]
    6c4a:	1e0a      	subs	r2, r1, #0
    6c4c:	bf18      	it	ne
    6c4e:	2201      	movne	r2, #1
    6c50:	468a      	mov	sl, r1
    6c52:	f04f 0b00 	mov.w	fp, #0
    6c56:	f7fe befd 	b.w	5a54 <_vfprintf_r+0x324>
    6c5a:	f64a 42ac 	movw	r2, #44204	; 0xacac
    6c5e:	f64a 43a8 	movw	r3, #44200	; 0xaca8
    6c62:	9916      	ldr	r1, [sp, #88]	; 0x58
    6c64:	f2c0 0300 	movt	r3, #0
    6c68:	f2c0 0200 	movt	r2, #0
    6c6c:	2003      	movs	r0, #3
    6c6e:	2947      	cmp	r1, #71	; 0x47
    6c70:	bfd8      	it	le
    6c72:	461a      	movle	r2, r3
    6c74:	9213      	str	r2, [sp, #76]	; 0x4c
    6c76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6c78:	900c      	str	r0, [sp, #48]	; 0x30
    6c7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    6c7e:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    6c82:	920a      	str	r2, [sp, #40]	; 0x28
    6c84:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6c88:	9010      	str	r0, [sp, #64]	; 0x40
    6c8a:	f7fe bf20 	b.w	5ace <_vfprintf_r+0x39e>
    6c8e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6c92:	4648      	mov	r0, r9
    6c94:	4631      	mov	r1, r6
    6c96:	320c      	adds	r2, #12
    6c98:	f7fe fd3c 	bl	5714 <__sprint_r>
    6c9c:	2800      	cmp	r0, #0
    6c9e:	f47e ae67 	bne.w	5970 <_vfprintf_r+0x240>
    6ca2:	f7fe be62 	b.w	596a <_vfprintf_r+0x23a>
    6ca6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6caa:	4648      	mov	r0, r9
    6cac:	4631      	mov	r1, r6
    6cae:	320c      	adds	r2, #12
    6cb0:	f7fe fd30 	bl	5714 <__sprint_r>
    6cb4:	2800      	cmp	r0, #0
    6cb6:	f47e ae5b 	bne.w	5970 <_vfprintf_r+0x240>
    6cba:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6cbe:	3304      	adds	r3, #4
    6cc0:	e66a      	b.n	6998 <_vfprintf_r+0x1268>
    6cc2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6cc6:	4648      	mov	r0, r9
    6cc8:	4631      	mov	r1, r6
    6cca:	320c      	adds	r2, #12
    6ccc:	f7fe fd22 	bl	5714 <__sprint_r>
    6cd0:	2800      	cmp	r0, #0
    6cd2:	f47e ae4d 	bne.w	5970 <_vfprintf_r+0x240>
    6cd6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6cda:	3304      	adds	r3, #4
    6cdc:	e679      	b.n	69d2 <_vfprintf_r+0x12a2>
    6cde:	4650      	mov	r0, sl
    6ce0:	2200      	movs	r2, #0
    6ce2:	2300      	movs	r3, #0
    6ce4:	4641      	mov	r1, r8
    6ce6:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    6cea:	f7fc fd0b 	bl	3704 <__aeabi_dcmpeq>
    6cee:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    6cf2:	2800      	cmp	r0, #0
    6cf4:	f47f af19 	bne.w	6b2a <_vfprintf_r+0x13fa>
    6cf8:	f1cc 0301 	rsb	r3, ip, #1
    6cfc:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    6d00:	e715      	b.n	6b2e <_vfprintf_r+0x13fe>
    6d02:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6d04:	4252      	negs	r2, r2
    6d06:	920f      	str	r2, [sp, #60]	; 0x3c
    6d08:	f7ff b887 	b.w	5e1a <_vfprintf_r+0x6ea>
    6d0c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6d10:	4648      	mov	r0, r9
    6d12:	4631      	mov	r1, r6
    6d14:	320c      	adds	r2, #12
    6d16:	f7fe fcfd 	bl	5714 <__sprint_r>
    6d1a:	2800      	cmp	r0, #0
    6d1c:	f47e ae28 	bne.w	5970 <_vfprintf_r+0x240>
    6d20:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6d24:	3304      	adds	r3, #4
    6d26:	f7ff ba93 	b.w	6250 <_vfprintf_r+0xb20>
    6d2a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6d2e:	4648      	mov	r0, r9
    6d30:	4631      	mov	r1, r6
    6d32:	320c      	adds	r2, #12
    6d34:	f7fe fcee 	bl	5714 <__sprint_r>
    6d38:	2800      	cmp	r0, #0
    6d3a:	f47e ae19 	bne.w	5970 <_vfprintf_r+0x240>
    6d3e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6d42:	3304      	adds	r3, #4
    6d44:	991a      	ldr	r1, [sp, #104]	; 0x68
    6d46:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6d48:	6059      	str	r1, [r3, #4]
    6d4a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6d4e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6d52:	6018      	str	r0, [r3, #0]
    6d54:	3201      	adds	r2, #1
    6d56:	981a      	ldr	r0, [sp, #104]	; 0x68
    6d58:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6d5c:	1809      	adds	r1, r1, r0
    6d5e:	2a07      	cmp	r2, #7
    6d60:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6d64:	f73f ab46 	bgt.w	63f4 <_vfprintf_r+0xcc4>
    6d68:	3308      	adds	r3, #8
    6d6a:	f7fe bfa8 	b.w	5cbe <_vfprintf_r+0x58e>
    6d6e:	2100      	movs	r1, #0
    6d70:	9117      	str	r1, [sp, #92]	; 0x5c
    6d72:	f7fd f9cb 	bl	410c <strlen>
    6d76:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6d7a:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    6d7e:	9010      	str	r0, [sp, #64]	; 0x40
    6d80:	920c      	str	r2, [sp, #48]	; 0x30
    6d82:	f7fe bea4 	b.w	5ace <_vfprintf_r+0x39e>
    6d86:	462a      	mov	r2, r5
    6d88:	4645      	mov	r5, r8
    6d8a:	4690      	mov	r8, r2
    6d8c:	605f      	str	r7, [r3, #4]
    6d8e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6d92:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6d96:	3201      	adds	r2, #1
    6d98:	f8c3 8000 	str.w	r8, [r3]
    6d9c:	19c9      	adds	r1, r1, r7
    6d9e:	2a07      	cmp	r2, #7
    6da0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6da4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6da8:	dcbf      	bgt.n	6d2a <_vfprintf_r+0x15fa>
    6daa:	3308      	adds	r3, #8
    6dac:	e7ca      	b.n	6d44 <_vfprintf_r+0x1614>
    6dae:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6db0:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6db2:	1a51      	subs	r1, r2, r1
    6db4:	9110      	str	r1, [sp, #64]	; 0x40
    6db6:	f7fe be82 	b.w	5abe <_vfprintf_r+0x38e>
    6dba:	4648      	mov	r0, r9
    6dbc:	4631      	mov	r1, r6
    6dbe:	f000 f949 	bl	7054 <__swsetup_r>
    6dc2:	2800      	cmp	r0, #0
    6dc4:	f47e add8 	bne.w	5978 <_vfprintf_r+0x248>
    6dc8:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    6dcc:	fa1f f38c 	uxth.w	r3, ip
    6dd0:	f7fe bcf6 	b.w	57c0 <_vfprintf_r+0x90>
    6dd4:	2f06      	cmp	r7, #6
    6dd6:	bf28      	it	cs
    6dd8:	2706      	movcs	r7, #6
    6dda:	f64a 41c4 	movw	r1, #44228	; 0xacc4
    6dde:	f2c0 0100 	movt	r1, #0
    6de2:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    6de6:	9710      	str	r7, [sp, #64]	; 0x40
    6de8:	9113      	str	r1, [sp, #76]	; 0x4c
    6dea:	920c      	str	r2, [sp, #48]	; 0x30
    6dec:	f7fe bfe8 	b.w	5dc0 <_vfprintf_r+0x690>
    6df0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6df4:	4648      	mov	r0, r9
    6df6:	4631      	mov	r1, r6
    6df8:	320c      	adds	r2, #12
    6dfa:	f7fe fc8b 	bl	5714 <__sprint_r>
    6dfe:	2800      	cmp	r0, #0
    6e00:	f47e adb6 	bne.w	5970 <_vfprintf_r+0x240>
    6e04:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6e08:	3304      	adds	r3, #4
    6e0a:	f7ff bbc8 	b.w	659e <_vfprintf_r+0xe6e>
    6e0e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6e12:	4648      	mov	r0, r9
    6e14:	4631      	mov	r1, r6
    6e16:	320c      	adds	r2, #12
    6e18:	f7fe fc7c 	bl	5714 <__sprint_r>
    6e1c:	2800      	cmp	r0, #0
    6e1e:	f47e ada7 	bne.w	5970 <_vfprintf_r+0x240>
    6e22:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6e26:	3304      	adds	r3, #4
    6e28:	f7ff bace 	b.w	63c8 <_vfprintf_r+0xc98>
    6e2c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6e30:	4648      	mov	r0, r9
    6e32:	4631      	mov	r1, r6
    6e34:	320c      	adds	r2, #12
    6e36:	f7fe fc6d 	bl	5714 <__sprint_r>
    6e3a:	2800      	cmp	r0, #0
    6e3c:	f47e ad98 	bne.w	5970 <_vfprintf_r+0x240>
    6e40:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6e44:	3404      	adds	r4, #4
    6e46:	f7ff baa9 	b.w	639c <_vfprintf_r+0xc6c>
    6e4a:	9710      	str	r7, [sp, #64]	; 0x40
    6e4c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    6e50:	9017      	str	r0, [sp, #92]	; 0x5c
    6e52:	970c      	str	r7, [sp, #48]	; 0x30
    6e54:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6e58:	f7fe be39 	b.w	5ace <_vfprintf_r+0x39e>
    6e5c:	9916      	ldr	r1, [sp, #88]	; 0x58
    6e5e:	2965      	cmp	r1, #101	; 0x65
    6e60:	bf14      	ite	ne
    6e62:	2300      	movne	r3, #0
    6e64:	2301      	moveq	r3, #1
    6e66:	2945      	cmp	r1, #69	; 0x45
    6e68:	bf08      	it	eq
    6e6a:	f043 0301 	orreq.w	r3, r3, #1
    6e6e:	2b00      	cmp	r3, #0
    6e70:	d046      	beq.n	6f00 <_vfprintf_r+0x17d0>
    6e72:	f107 0c01 	add.w	ip, r7, #1
    6e76:	2302      	movs	r3, #2
    6e78:	e621      	b.n	6abe <_vfprintf_r+0x138e>
    6e7a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6e7c:	2b65      	cmp	r3, #101	; 0x65
    6e7e:	dd76      	ble.n	6f6e <_vfprintf_r+0x183e>
    6e80:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6e82:	2a66      	cmp	r2, #102	; 0x66
    6e84:	bf1c      	itt	ne
    6e86:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    6e8a:	9310      	strne	r3, [sp, #64]	; 0x40
    6e8c:	f000 8083 	beq.w	6f96 <_vfprintf_r+0x1866>
    6e90:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    6e92:	9810      	ldr	r0, [sp, #64]	; 0x40
    6e94:	4283      	cmp	r3, r0
    6e96:	dc6e      	bgt.n	6f76 <_vfprintf_r+0x1846>
    6e98:	990a      	ldr	r1, [sp, #40]	; 0x28
    6e9a:	f011 0f01 	tst.w	r1, #1
    6e9e:	f040 808e 	bne.w	6fbe <_vfprintf_r+0x188e>
    6ea2:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    6ea6:	2367      	movs	r3, #103	; 0x67
    6ea8:	920c      	str	r2, [sp, #48]	; 0x30
    6eaa:	9316      	str	r3, [sp, #88]	; 0x58
    6eac:	e691      	b.n	6bd2 <_vfprintf_r+0x14a2>
    6eae:	2700      	movs	r7, #0
    6eb0:	461d      	mov	r5, r3
    6eb2:	f7fe bce9 	b.w	5888 <_vfprintf_r+0x158>
    6eb6:	9910      	ldr	r1, [sp, #64]	; 0x40
    6eb8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6ebc:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    6ec0:	910c      	str	r1, [sp, #48]	; 0x30
    6ec2:	f7fe be04 	b.w	5ace <_vfprintf_r+0x39e>
    6ec6:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    6eca:	459b      	cmp	fp, r3
    6ecc:	bf98      	it	ls
    6ece:	469b      	movls	fp, r3
    6ed0:	f67f ae39 	bls.w	6b46 <_vfprintf_r+0x1416>
    6ed4:	2230      	movs	r2, #48	; 0x30
    6ed6:	f803 2b01 	strb.w	r2, [r3], #1
    6eda:	459b      	cmp	fp, r3
    6edc:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    6ee0:	d8f9      	bhi.n	6ed6 <_vfprintf_r+0x17a6>
    6ee2:	e630      	b.n	6b46 <_vfprintf_r+0x1416>
    6ee4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6ee8:	4648      	mov	r0, r9
    6eea:	4631      	mov	r1, r6
    6eec:	320c      	adds	r2, #12
    6eee:	f7fe fc11 	bl	5714 <__sprint_r>
    6ef2:	2800      	cmp	r0, #0
    6ef4:	f47e ad3c 	bne.w	5970 <_vfprintf_r+0x240>
    6ef8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6efc:	3304      	adds	r3, #4
    6efe:	e508      	b.n	6912 <_vfprintf_r+0x11e2>
    6f00:	46bc      	mov	ip, r7
    6f02:	3302      	adds	r3, #2
    6f04:	e5db      	b.n	6abe <_vfprintf_r+0x138e>
    6f06:	3707      	adds	r7, #7
    6f08:	e5b9      	b.n	6a7e <_vfprintf_r+0x134e>
    6f0a:	f246 6c67 	movw	ip, #26215	; 0x6667
    6f0e:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    6f12:	3103      	adds	r1, #3
    6f14:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    6f18:	fb8c 2003 	smull	r2, r0, ip, r3
    6f1c:	17da      	asrs	r2, r3, #31
    6f1e:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    6f22:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    6f26:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    6f2a:	4613      	mov	r3, r2
    6f2c:	3030      	adds	r0, #48	; 0x30
    6f2e:	2a09      	cmp	r2, #9
    6f30:	f801 0d01 	strb.w	r0, [r1, #-1]!
    6f34:	dcf0      	bgt.n	6f18 <_vfprintf_r+0x17e8>
    6f36:	3330      	adds	r3, #48	; 0x30
    6f38:	1e48      	subs	r0, r1, #1
    6f3a:	b2da      	uxtb	r2, r3
    6f3c:	f801 2c01 	strb.w	r2, [r1, #-1]
    6f40:	9b07      	ldr	r3, [sp, #28]
    6f42:	4283      	cmp	r3, r0
    6f44:	d96a      	bls.n	701c <_vfprintf_r+0x18ec>
    6f46:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    6f4a:	3303      	adds	r3, #3
    6f4c:	e001      	b.n	6f52 <_vfprintf_r+0x1822>
    6f4e:	f811 2b01 	ldrb.w	r2, [r1], #1
    6f52:	f803 2c01 	strb.w	r2, [r3, #-1]
    6f56:	461a      	mov	r2, r3
    6f58:	f8dd c01c 	ldr.w	ip, [sp, #28]
    6f5c:	3301      	adds	r3, #1
    6f5e:	458c      	cmp	ip, r1
    6f60:	d8f5      	bhi.n	6f4e <_vfprintf_r+0x181e>
    6f62:	e625      	b.n	6bb0 <_vfprintf_r+0x1480>
    6f64:	222d      	movs	r2, #45	; 0x2d
    6f66:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    6f6a:	9217      	str	r2, [sp, #92]	; 0x5c
    6f6c:	e598      	b.n	6aa0 <_vfprintf_r+0x1370>
    6f6e:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    6f72:	9010      	str	r0, [sp, #64]	; 0x40
    6f74:	e603      	b.n	6b7e <_vfprintf_r+0x144e>
    6f76:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6f78:	991a      	ldr	r1, [sp, #104]	; 0x68
    6f7a:	2b00      	cmp	r3, #0
    6f7c:	bfda      	itte	le
    6f7e:	9810      	ldrle	r0, [sp, #64]	; 0x40
    6f80:	f1c0 0302 	rsble	r3, r0, #2
    6f84:	2301      	movgt	r3, #1
    6f86:	185b      	adds	r3, r3, r1
    6f88:	2267      	movs	r2, #103	; 0x67
    6f8a:	9310      	str	r3, [sp, #64]	; 0x40
    6f8c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    6f90:	9216      	str	r2, [sp, #88]	; 0x58
    6f92:	930c      	str	r3, [sp, #48]	; 0x30
    6f94:	e61d      	b.n	6bd2 <_vfprintf_r+0x14a2>
    6f96:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    6f9a:	2800      	cmp	r0, #0
    6f9c:	9010      	str	r0, [sp, #64]	; 0x40
    6f9e:	dd31      	ble.n	7004 <_vfprintf_r+0x18d4>
    6fa0:	b91f      	cbnz	r7, 6faa <_vfprintf_r+0x187a>
    6fa2:	990a      	ldr	r1, [sp, #40]	; 0x28
    6fa4:	f011 0f01 	tst.w	r1, #1
    6fa8:	d00e      	beq.n	6fc8 <_vfprintf_r+0x1898>
    6faa:	9810      	ldr	r0, [sp, #64]	; 0x40
    6fac:	2166      	movs	r1, #102	; 0x66
    6fae:	9116      	str	r1, [sp, #88]	; 0x58
    6fb0:	1c43      	adds	r3, r0, #1
    6fb2:	19db      	adds	r3, r3, r7
    6fb4:	9310      	str	r3, [sp, #64]	; 0x40
    6fb6:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    6fba:	920c      	str	r2, [sp, #48]	; 0x30
    6fbc:	e609      	b.n	6bd2 <_vfprintf_r+0x14a2>
    6fbe:	9810      	ldr	r0, [sp, #64]	; 0x40
    6fc0:	2167      	movs	r1, #103	; 0x67
    6fc2:	9116      	str	r1, [sp, #88]	; 0x58
    6fc4:	3001      	adds	r0, #1
    6fc6:	9010      	str	r0, [sp, #64]	; 0x40
    6fc8:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    6fcc:	920c      	str	r2, [sp, #48]	; 0x30
    6fce:	e600      	b.n	6bd2 <_vfprintf_r+0x14a2>
    6fd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6fd2:	781a      	ldrb	r2, [r3, #0]
    6fd4:	680f      	ldr	r7, [r1, #0]
    6fd6:	3104      	adds	r1, #4
    6fd8:	910b      	str	r1, [sp, #44]	; 0x2c
    6fda:	2f00      	cmp	r7, #0
    6fdc:	bfb8      	it	lt
    6fde:	f04f 37ff 	movlt.w	r7, #4294967295
    6fe2:	f7fe bc50 	b.w	5886 <_vfprintf_r+0x156>
    6fe6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6fe8:	f012 0f01 	tst.w	r2, #1
    6fec:	bf04      	itt	eq
    6fee:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    6ff2:	930c      	streq	r3, [sp, #48]	; 0x30
    6ff4:	f43f aded 	beq.w	6bd2 <_vfprintf_r+0x14a2>
    6ff8:	e5e5      	b.n	6bc6 <_vfprintf_r+0x1496>
    6ffa:	222d      	movs	r2, #45	; 0x2d
    6ffc:	425b      	negs	r3, r3
    6ffe:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    7002:	e5c9      	b.n	6b98 <_vfprintf_r+0x1468>
    7004:	b977      	cbnz	r7, 7024 <_vfprintf_r+0x18f4>
    7006:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7008:	f013 0f01 	tst.w	r3, #1
    700c:	d10a      	bne.n	7024 <_vfprintf_r+0x18f4>
    700e:	f04f 0c01 	mov.w	ip, #1
    7012:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    7016:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    701a:	e5da      	b.n	6bd2 <_vfprintf_r+0x14a2>
    701c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    7020:	3202      	adds	r2, #2
    7022:	e5c5      	b.n	6bb0 <_vfprintf_r+0x1480>
    7024:	3702      	adds	r7, #2
    7026:	2166      	movs	r1, #102	; 0x66
    7028:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    702c:	9710      	str	r7, [sp, #64]	; 0x40
    702e:	9116      	str	r1, [sp, #88]	; 0x58
    7030:	920c      	str	r2, [sp, #48]	; 0x30
    7032:	e5ce      	b.n	6bd2 <_vfprintf_r+0x14a2>
    7034:	0000ace0 	.word	0x0000ace0

00007038 <vfprintf>:
    7038:	b410      	push	{r4}
    703a:	f240 0454 	movw	r4, #84	; 0x54
    703e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7042:	468c      	mov	ip, r1
    7044:	4613      	mov	r3, r2
    7046:	4601      	mov	r1, r0
    7048:	4662      	mov	r2, ip
    704a:	6820      	ldr	r0, [r4, #0]
    704c:	bc10      	pop	{r4}
    704e:	f7fe bb6f 	b.w	5730 <_vfprintf_r>
    7052:	bf00      	nop

00007054 <__swsetup_r>:
    7054:	b570      	push	{r4, r5, r6, lr}
    7056:	f240 0554 	movw	r5, #84	; 0x54
    705a:	f2c2 0500 	movt	r5, #8192	; 0x2000
    705e:	4606      	mov	r6, r0
    7060:	460c      	mov	r4, r1
    7062:	6828      	ldr	r0, [r5, #0]
    7064:	b110      	cbz	r0, 706c <__swsetup_r+0x18>
    7066:	6983      	ldr	r3, [r0, #24]
    7068:	2b00      	cmp	r3, #0
    706a:	d036      	beq.n	70da <__swsetup_r+0x86>
    706c:	f64a 5300 	movw	r3, #44288	; 0xad00
    7070:	f2c0 0300 	movt	r3, #0
    7074:	429c      	cmp	r4, r3
    7076:	d038      	beq.n	70ea <__swsetup_r+0x96>
    7078:	f64a 5320 	movw	r3, #44320	; 0xad20
    707c:	f2c0 0300 	movt	r3, #0
    7080:	429c      	cmp	r4, r3
    7082:	d041      	beq.n	7108 <__swsetup_r+0xb4>
    7084:	f64a 5340 	movw	r3, #44352	; 0xad40
    7088:	f2c0 0300 	movt	r3, #0
    708c:	429c      	cmp	r4, r3
    708e:	bf04      	itt	eq
    7090:	682b      	ldreq	r3, [r5, #0]
    7092:	68dc      	ldreq	r4, [r3, #12]
    7094:	89a2      	ldrh	r2, [r4, #12]
    7096:	4611      	mov	r1, r2
    7098:	b293      	uxth	r3, r2
    709a:	f013 0f08 	tst.w	r3, #8
    709e:	4618      	mov	r0, r3
    70a0:	bf18      	it	ne
    70a2:	6922      	ldrne	r2, [r4, #16]
    70a4:	d033      	beq.n	710e <__swsetup_r+0xba>
    70a6:	b31a      	cbz	r2, 70f0 <__swsetup_r+0x9c>
    70a8:	f013 0101 	ands.w	r1, r3, #1
    70ac:	d007      	beq.n	70be <__swsetup_r+0x6a>
    70ae:	6963      	ldr	r3, [r4, #20]
    70b0:	2100      	movs	r1, #0
    70b2:	60a1      	str	r1, [r4, #8]
    70b4:	425b      	negs	r3, r3
    70b6:	61a3      	str	r3, [r4, #24]
    70b8:	b142      	cbz	r2, 70cc <__swsetup_r+0x78>
    70ba:	2000      	movs	r0, #0
    70bc:	bd70      	pop	{r4, r5, r6, pc}
    70be:	f013 0f02 	tst.w	r3, #2
    70c2:	bf08      	it	eq
    70c4:	6961      	ldreq	r1, [r4, #20]
    70c6:	60a1      	str	r1, [r4, #8]
    70c8:	2a00      	cmp	r2, #0
    70ca:	d1f6      	bne.n	70ba <__swsetup_r+0x66>
    70cc:	89a3      	ldrh	r3, [r4, #12]
    70ce:	f013 0f80 	tst.w	r3, #128	; 0x80
    70d2:	d0f2      	beq.n	70ba <__swsetup_r+0x66>
    70d4:	f04f 30ff 	mov.w	r0, #4294967295
    70d8:	bd70      	pop	{r4, r5, r6, pc}
    70da:	f001 f989 	bl	83f0 <__sinit>
    70de:	f64a 5300 	movw	r3, #44288	; 0xad00
    70e2:	f2c0 0300 	movt	r3, #0
    70e6:	429c      	cmp	r4, r3
    70e8:	d1c6      	bne.n	7078 <__swsetup_r+0x24>
    70ea:	682b      	ldr	r3, [r5, #0]
    70ec:	685c      	ldr	r4, [r3, #4]
    70ee:	e7d1      	b.n	7094 <__swsetup_r+0x40>
    70f0:	f403 7120 	and.w	r1, r3, #640	; 0x280
    70f4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    70f8:	d0d6      	beq.n	70a8 <__swsetup_r+0x54>
    70fa:	4630      	mov	r0, r6
    70fc:	4621      	mov	r1, r4
    70fe:	f001 fcff 	bl	8b00 <__smakebuf_r>
    7102:	89a3      	ldrh	r3, [r4, #12]
    7104:	6922      	ldr	r2, [r4, #16]
    7106:	e7cf      	b.n	70a8 <__swsetup_r+0x54>
    7108:	682b      	ldr	r3, [r5, #0]
    710a:	689c      	ldr	r4, [r3, #8]
    710c:	e7c2      	b.n	7094 <__swsetup_r+0x40>
    710e:	f013 0f10 	tst.w	r3, #16
    7112:	d0df      	beq.n	70d4 <__swsetup_r+0x80>
    7114:	f013 0f04 	tst.w	r3, #4
    7118:	bf08      	it	eq
    711a:	6922      	ldreq	r2, [r4, #16]
    711c:	d017      	beq.n	714e <__swsetup_r+0xfa>
    711e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7120:	b151      	cbz	r1, 7138 <__swsetup_r+0xe4>
    7122:	f104 0344 	add.w	r3, r4, #68	; 0x44
    7126:	4299      	cmp	r1, r3
    7128:	d003      	beq.n	7132 <__swsetup_r+0xde>
    712a:	4630      	mov	r0, r6
    712c:	f001 f9e4 	bl	84f8 <_free_r>
    7130:	89a2      	ldrh	r2, [r4, #12]
    7132:	b290      	uxth	r0, r2
    7134:	2300      	movs	r3, #0
    7136:	6363      	str	r3, [r4, #52]	; 0x34
    7138:	6922      	ldr	r2, [r4, #16]
    713a:	f64f 71db 	movw	r1, #65499	; 0xffdb
    713e:	f2c0 0100 	movt	r1, #0
    7142:	2300      	movs	r3, #0
    7144:	ea00 0101 	and.w	r1, r0, r1
    7148:	6063      	str	r3, [r4, #4]
    714a:	81a1      	strh	r1, [r4, #12]
    714c:	6022      	str	r2, [r4, #0]
    714e:	f041 0308 	orr.w	r3, r1, #8
    7152:	81a3      	strh	r3, [r4, #12]
    7154:	b29b      	uxth	r3, r3
    7156:	e7a6      	b.n	70a6 <__swsetup_r+0x52>

00007158 <quorem>:
    7158:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    715c:	6903      	ldr	r3, [r0, #16]
    715e:	690e      	ldr	r6, [r1, #16]
    7160:	4682      	mov	sl, r0
    7162:	4689      	mov	r9, r1
    7164:	429e      	cmp	r6, r3
    7166:	f300 8083 	bgt.w	7270 <quorem+0x118>
    716a:	1cf2      	adds	r2, r6, #3
    716c:	f101 0514 	add.w	r5, r1, #20
    7170:	f100 0414 	add.w	r4, r0, #20
    7174:	3e01      	subs	r6, #1
    7176:	0092      	lsls	r2, r2, #2
    7178:	188b      	adds	r3, r1, r2
    717a:	1812      	adds	r2, r2, r0
    717c:	f103 0804 	add.w	r8, r3, #4
    7180:	6859      	ldr	r1, [r3, #4]
    7182:	6850      	ldr	r0, [r2, #4]
    7184:	3101      	adds	r1, #1
    7186:	f002 ffcb 	bl	a120 <__aeabi_uidiv>
    718a:	4607      	mov	r7, r0
    718c:	2800      	cmp	r0, #0
    718e:	d039      	beq.n	7204 <quorem+0xac>
    7190:	2300      	movs	r3, #0
    7192:	469c      	mov	ip, r3
    7194:	461a      	mov	r2, r3
    7196:	58e9      	ldr	r1, [r5, r3]
    7198:	58e0      	ldr	r0, [r4, r3]
    719a:	fa1f fe81 	uxth.w	lr, r1
    719e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    71a2:	b281      	uxth	r1, r0
    71a4:	fb0e ce07 	mla	lr, lr, r7, ip
    71a8:	1851      	adds	r1, r2, r1
    71aa:	fb0b fc07 	mul.w	ip, fp, r7
    71ae:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    71b2:	fa1f fe8e 	uxth.w	lr, lr
    71b6:	ebce 0101 	rsb	r1, lr, r1
    71ba:	fa1f f28c 	uxth.w	r2, ip
    71be:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    71c2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    71c6:	fa1f fe81 	uxth.w	lr, r1
    71ca:	eb02 4221 	add.w	r2, r2, r1, asr #16
    71ce:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    71d2:	50e1      	str	r1, [r4, r3]
    71d4:	3304      	adds	r3, #4
    71d6:	1412      	asrs	r2, r2, #16
    71d8:	1959      	adds	r1, r3, r5
    71da:	4588      	cmp	r8, r1
    71dc:	d2db      	bcs.n	7196 <quorem+0x3e>
    71de:	1d32      	adds	r2, r6, #4
    71e0:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    71e4:	6859      	ldr	r1, [r3, #4]
    71e6:	b969      	cbnz	r1, 7204 <quorem+0xac>
    71e8:	429c      	cmp	r4, r3
    71ea:	d209      	bcs.n	7200 <quorem+0xa8>
    71ec:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    71f0:	b112      	cbz	r2, 71f8 <quorem+0xa0>
    71f2:	e005      	b.n	7200 <quorem+0xa8>
    71f4:	681a      	ldr	r2, [r3, #0]
    71f6:	b91a      	cbnz	r2, 7200 <quorem+0xa8>
    71f8:	3b04      	subs	r3, #4
    71fa:	3e01      	subs	r6, #1
    71fc:	429c      	cmp	r4, r3
    71fe:	d3f9      	bcc.n	71f4 <quorem+0x9c>
    7200:	f8ca 6010 	str.w	r6, [sl, #16]
    7204:	4649      	mov	r1, r9
    7206:	4650      	mov	r0, sl
    7208:	f001 ff02 	bl	9010 <__mcmp>
    720c:	2800      	cmp	r0, #0
    720e:	db2c      	blt.n	726a <quorem+0x112>
    7210:	2300      	movs	r3, #0
    7212:	3701      	adds	r7, #1
    7214:	469c      	mov	ip, r3
    7216:	58ea      	ldr	r2, [r5, r3]
    7218:	58e0      	ldr	r0, [r4, r3]
    721a:	b291      	uxth	r1, r2
    721c:	0c12      	lsrs	r2, r2, #16
    721e:	fa1f f980 	uxth.w	r9, r0
    7222:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    7226:	ebc1 0109 	rsb	r1, r1, r9
    722a:	4461      	add	r1, ip
    722c:	eb02 4221 	add.w	r2, r2, r1, asr #16
    7230:	b289      	uxth	r1, r1
    7232:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    7236:	50e1      	str	r1, [r4, r3]
    7238:	3304      	adds	r3, #4
    723a:	ea4f 4c22 	mov.w	ip, r2, asr #16
    723e:	195a      	adds	r2, r3, r5
    7240:	4590      	cmp	r8, r2
    7242:	d2e8      	bcs.n	7216 <quorem+0xbe>
    7244:	1d32      	adds	r2, r6, #4
    7246:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    724a:	6859      	ldr	r1, [r3, #4]
    724c:	b969      	cbnz	r1, 726a <quorem+0x112>
    724e:	429c      	cmp	r4, r3
    7250:	d209      	bcs.n	7266 <quorem+0x10e>
    7252:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    7256:	b112      	cbz	r2, 725e <quorem+0x106>
    7258:	e005      	b.n	7266 <quorem+0x10e>
    725a:	681a      	ldr	r2, [r3, #0]
    725c:	b91a      	cbnz	r2, 7266 <quorem+0x10e>
    725e:	3b04      	subs	r3, #4
    7260:	3e01      	subs	r6, #1
    7262:	429c      	cmp	r4, r3
    7264:	d3f9      	bcc.n	725a <quorem+0x102>
    7266:	f8ca 6010 	str.w	r6, [sl, #16]
    726a:	4638      	mov	r0, r7
    726c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7270:	2000      	movs	r0, #0
    7272:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7276:	bf00      	nop

00007278 <_dtoa_r>:
    7278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    727c:	6a46      	ldr	r6, [r0, #36]	; 0x24
    727e:	b0a1      	sub	sp, #132	; 0x84
    7280:	4604      	mov	r4, r0
    7282:	4690      	mov	r8, r2
    7284:	4699      	mov	r9, r3
    7286:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    7288:	2e00      	cmp	r6, #0
    728a:	f000 8423 	beq.w	7ad4 <_dtoa_r+0x85c>
    728e:	6832      	ldr	r2, [r6, #0]
    7290:	b182      	cbz	r2, 72b4 <_dtoa_r+0x3c>
    7292:	6a61      	ldr	r1, [r4, #36]	; 0x24
    7294:	f04f 0c01 	mov.w	ip, #1
    7298:	6876      	ldr	r6, [r6, #4]
    729a:	4620      	mov	r0, r4
    729c:	680b      	ldr	r3, [r1, #0]
    729e:	6056      	str	r6, [r2, #4]
    72a0:	684a      	ldr	r2, [r1, #4]
    72a2:	4619      	mov	r1, r3
    72a4:	fa0c f202 	lsl.w	r2, ip, r2
    72a8:	609a      	str	r2, [r3, #8]
    72aa:	f001 ffeb 	bl	9284 <_Bfree>
    72ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
    72b0:	2200      	movs	r2, #0
    72b2:	601a      	str	r2, [r3, #0]
    72b4:	f1b9 0600 	subs.w	r6, r9, #0
    72b8:	db38      	blt.n	732c <_dtoa_r+0xb4>
    72ba:	2300      	movs	r3, #0
    72bc:	602b      	str	r3, [r5, #0]
    72be:	f240 0300 	movw	r3, #0
    72c2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    72c6:	461a      	mov	r2, r3
    72c8:	ea06 0303 	and.w	r3, r6, r3
    72cc:	4293      	cmp	r3, r2
    72ce:	d017      	beq.n	7300 <_dtoa_r+0x88>
    72d0:	2200      	movs	r2, #0
    72d2:	2300      	movs	r3, #0
    72d4:	4640      	mov	r0, r8
    72d6:	4649      	mov	r1, r9
    72d8:	e9cd 8906 	strd	r8, r9, [sp, #24]
    72dc:	f7fc fa12 	bl	3704 <__aeabi_dcmpeq>
    72e0:	2800      	cmp	r0, #0
    72e2:	d029      	beq.n	7338 <_dtoa_r+0xc0>
    72e4:	982c      	ldr	r0, [sp, #176]	; 0xb0
    72e6:	2301      	movs	r3, #1
    72e8:	992e      	ldr	r1, [sp, #184]	; 0xb8
    72ea:	6003      	str	r3, [r0, #0]
    72ec:	2900      	cmp	r1, #0
    72ee:	f000 80d0 	beq.w	7492 <_dtoa_r+0x21a>
    72f2:	4b79      	ldr	r3, [pc, #484]	; (74d8 <_dtoa_r+0x260>)
    72f4:	1e58      	subs	r0, r3, #1
    72f6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    72f8:	6013      	str	r3, [r2, #0]
    72fa:	b021      	add	sp, #132	; 0x84
    72fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7300:	982c      	ldr	r0, [sp, #176]	; 0xb0
    7302:	f242 730f 	movw	r3, #9999	; 0x270f
    7306:	6003      	str	r3, [r0, #0]
    7308:	f1b8 0f00 	cmp.w	r8, #0
    730c:	f000 8095 	beq.w	743a <_dtoa_r+0x1c2>
    7310:	f64a 40fc 	movw	r0, #44284	; 0xacfc
    7314:	f2c0 0000 	movt	r0, #0
    7318:	992e      	ldr	r1, [sp, #184]	; 0xb8
    731a:	2900      	cmp	r1, #0
    731c:	d0ed      	beq.n	72fa <_dtoa_r+0x82>
    731e:	78c2      	ldrb	r2, [r0, #3]
    7320:	1cc3      	adds	r3, r0, #3
    7322:	2a00      	cmp	r2, #0
    7324:	d0e7      	beq.n	72f6 <_dtoa_r+0x7e>
    7326:	f100 0308 	add.w	r3, r0, #8
    732a:	e7e4      	b.n	72f6 <_dtoa_r+0x7e>
    732c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    7330:	2301      	movs	r3, #1
    7332:	46b1      	mov	r9, r6
    7334:	602b      	str	r3, [r5, #0]
    7336:	e7c2      	b.n	72be <_dtoa_r+0x46>
    7338:	4620      	mov	r0, r4
    733a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    733e:	a91e      	add	r1, sp, #120	; 0x78
    7340:	9100      	str	r1, [sp, #0]
    7342:	a91f      	add	r1, sp, #124	; 0x7c
    7344:	9101      	str	r1, [sp, #4]
    7346:	f001 ffef 	bl	9328 <__d2b>
    734a:	f3c6 550a 	ubfx	r5, r6, #20, #11
    734e:	4683      	mov	fp, r0
    7350:	2d00      	cmp	r5, #0
    7352:	d07e      	beq.n	7452 <_dtoa_r+0x1da>
    7354:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    7358:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    735c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    735e:	3d07      	subs	r5, #7
    7360:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    7364:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    7368:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    736c:	2300      	movs	r3, #0
    736e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    7372:	9319      	str	r3, [sp, #100]	; 0x64
    7374:	f240 0300 	movw	r3, #0
    7378:	2200      	movs	r2, #0
    737a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    737e:	f7fb fda5 	bl	2ecc <__aeabi_dsub>
    7382:	a34f      	add	r3, pc, #316	; (adr r3, 74c0 <_dtoa_r+0x248>)
    7384:	e9d3 2300 	ldrd	r2, r3, [r3]
    7388:	f7fb ff54 	bl	3234 <__aeabi_dmul>
    738c:	a34e      	add	r3, pc, #312	; (adr r3, 74c8 <_dtoa_r+0x250>)
    738e:	e9d3 2300 	ldrd	r2, r3, [r3]
    7392:	f7fb fd9d 	bl	2ed0 <__adddf3>
    7396:	e9cd 0108 	strd	r0, r1, [sp, #32]
    739a:	4628      	mov	r0, r5
    739c:	f7fb fee4 	bl	3168 <__aeabi_i2d>
    73a0:	a34b      	add	r3, pc, #300	; (adr r3, 74d0 <_dtoa_r+0x258>)
    73a2:	e9d3 2300 	ldrd	r2, r3, [r3]
    73a6:	f7fb ff45 	bl	3234 <__aeabi_dmul>
    73aa:	4602      	mov	r2, r0
    73ac:	460b      	mov	r3, r1
    73ae:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    73b2:	f7fb fd8d 	bl	2ed0 <__adddf3>
    73b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
    73ba:	f7fc f9d5 	bl	3768 <__aeabi_d2iz>
    73be:	2200      	movs	r2, #0
    73c0:	2300      	movs	r3, #0
    73c2:	4606      	mov	r6, r0
    73c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    73c8:	f7fc f9a6 	bl	3718 <__aeabi_dcmplt>
    73cc:	b140      	cbz	r0, 73e0 <_dtoa_r+0x168>
    73ce:	4630      	mov	r0, r6
    73d0:	f7fb feca 	bl	3168 <__aeabi_i2d>
    73d4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    73d8:	f7fc f994 	bl	3704 <__aeabi_dcmpeq>
    73dc:	b900      	cbnz	r0, 73e0 <_dtoa_r+0x168>
    73de:	3e01      	subs	r6, #1
    73e0:	2e16      	cmp	r6, #22
    73e2:	d95b      	bls.n	749c <_dtoa_r+0x224>
    73e4:	2301      	movs	r3, #1
    73e6:	9318      	str	r3, [sp, #96]	; 0x60
    73e8:	3f01      	subs	r7, #1
    73ea:	ebb7 0a05 	subs.w	sl, r7, r5
    73ee:	bf42      	ittt	mi
    73f0:	f1ca 0a00 	rsbmi	sl, sl, #0
    73f4:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    73f8:	f04f 0a00 	movmi.w	sl, #0
    73fc:	d401      	bmi.n	7402 <_dtoa_r+0x18a>
    73fe:	2200      	movs	r2, #0
    7400:	920f      	str	r2, [sp, #60]	; 0x3c
    7402:	2e00      	cmp	r6, #0
    7404:	f2c0 8371 	blt.w	7aea <_dtoa_r+0x872>
    7408:	44b2      	add	sl, r6
    740a:	2300      	movs	r3, #0
    740c:	9617      	str	r6, [sp, #92]	; 0x5c
    740e:	9315      	str	r3, [sp, #84]	; 0x54
    7410:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    7412:	2b09      	cmp	r3, #9
    7414:	d862      	bhi.n	74dc <_dtoa_r+0x264>
    7416:	2b05      	cmp	r3, #5
    7418:	f340 8677 	ble.w	810a <_dtoa_r+0xe92>
    741c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    741e:	2700      	movs	r7, #0
    7420:	3804      	subs	r0, #4
    7422:	902a      	str	r0, [sp, #168]	; 0xa8
    7424:	992a      	ldr	r1, [sp, #168]	; 0xa8
    7426:	1e8b      	subs	r3, r1, #2
    7428:	2b03      	cmp	r3, #3
    742a:	f200 83dd 	bhi.w	7be8 <_dtoa_r+0x970>
    742e:	e8df f013 	tbh	[pc, r3, lsl #1]
    7432:	03a5      	.short	0x03a5
    7434:	03d503d8 	.word	0x03d503d8
    7438:	03c4      	.short	0x03c4
    743a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    743e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    7442:	2e00      	cmp	r6, #0
    7444:	f47f af64 	bne.w	7310 <_dtoa_r+0x98>
    7448:	f64a 40f0 	movw	r0, #44272	; 0xacf0
    744c:	f2c0 0000 	movt	r0, #0
    7450:	e762      	b.n	7318 <_dtoa_r+0xa0>
    7452:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    7454:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    7456:	18fb      	adds	r3, r7, r3
    7458:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    745c:	1c9d      	adds	r5, r3, #2
    745e:	2d20      	cmp	r5, #32
    7460:	bfdc      	itt	le
    7462:	f1c5 0020 	rsble	r0, r5, #32
    7466:	fa08 f000 	lslle.w	r0, r8, r0
    746a:	dd08      	ble.n	747e <_dtoa_r+0x206>
    746c:	3b1e      	subs	r3, #30
    746e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    7472:	fa16 f202 	lsls.w	r2, r6, r2
    7476:	fa28 f303 	lsr.w	r3, r8, r3
    747a:	ea42 0003 	orr.w	r0, r2, r3
    747e:	f7fb fe63 	bl	3148 <__aeabi_ui2d>
    7482:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    7486:	2201      	movs	r2, #1
    7488:	3d03      	subs	r5, #3
    748a:	9219      	str	r2, [sp, #100]	; 0x64
    748c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    7490:	e770      	b.n	7374 <_dtoa_r+0xfc>
    7492:	f64a 40cc 	movw	r0, #44236	; 0xaccc
    7496:	f2c0 0000 	movt	r0, #0
    749a:	e72e      	b.n	72fa <_dtoa_r+0x82>
    749c:	f64a 53a8 	movw	r3, #44456	; 0xada8
    74a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    74a4:	f2c0 0300 	movt	r3, #0
    74a8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    74ac:	e9d3 2300 	ldrd	r2, r3, [r3]
    74b0:	f7fc f932 	bl	3718 <__aeabi_dcmplt>
    74b4:	2800      	cmp	r0, #0
    74b6:	f040 8320 	bne.w	7afa <_dtoa_r+0x882>
    74ba:	9018      	str	r0, [sp, #96]	; 0x60
    74bc:	e794      	b.n	73e8 <_dtoa_r+0x170>
    74be:	bf00      	nop
    74c0:	636f4361 	.word	0x636f4361
    74c4:	3fd287a7 	.word	0x3fd287a7
    74c8:	8b60c8b3 	.word	0x8b60c8b3
    74cc:	3fc68a28 	.word	0x3fc68a28
    74d0:	509f79fb 	.word	0x509f79fb
    74d4:	3fd34413 	.word	0x3fd34413
    74d8:	0000accd 	.word	0x0000accd
    74dc:	2300      	movs	r3, #0
    74de:	f04f 30ff 	mov.w	r0, #4294967295
    74e2:	461f      	mov	r7, r3
    74e4:	2101      	movs	r1, #1
    74e6:	932a      	str	r3, [sp, #168]	; 0xa8
    74e8:	9011      	str	r0, [sp, #68]	; 0x44
    74ea:	9116      	str	r1, [sp, #88]	; 0x58
    74ec:	9008      	str	r0, [sp, #32]
    74ee:	932b      	str	r3, [sp, #172]	; 0xac
    74f0:	6a65      	ldr	r5, [r4, #36]	; 0x24
    74f2:	2300      	movs	r3, #0
    74f4:	606b      	str	r3, [r5, #4]
    74f6:	4620      	mov	r0, r4
    74f8:	6869      	ldr	r1, [r5, #4]
    74fa:	f001 fedf 	bl	92bc <_Balloc>
    74fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7500:	6028      	str	r0, [r5, #0]
    7502:	681b      	ldr	r3, [r3, #0]
    7504:	9310      	str	r3, [sp, #64]	; 0x40
    7506:	2f00      	cmp	r7, #0
    7508:	f000 815b 	beq.w	77c2 <_dtoa_r+0x54a>
    750c:	2e00      	cmp	r6, #0
    750e:	f340 842a 	ble.w	7d66 <_dtoa_r+0xaee>
    7512:	f64a 53a8 	movw	r3, #44456	; 0xada8
    7516:	f006 020f 	and.w	r2, r6, #15
    751a:	f2c0 0300 	movt	r3, #0
    751e:	1135      	asrs	r5, r6, #4
    7520:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    7524:	f015 0f10 	tst.w	r5, #16
    7528:	e9d3 0100 	ldrd	r0, r1, [r3]
    752c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7530:	f000 82e7 	beq.w	7b02 <_dtoa_r+0x88a>
    7534:	f64a 6380 	movw	r3, #44672	; 0xae80
    7538:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    753c:	f2c0 0300 	movt	r3, #0
    7540:	f005 050f 	and.w	r5, r5, #15
    7544:	f04f 0803 	mov.w	r8, #3
    7548:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    754c:	f7fb ff9c 	bl	3488 <__aeabi_ddiv>
    7550:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    7554:	b1bd      	cbz	r5, 7586 <_dtoa_r+0x30e>
    7556:	f64a 6780 	movw	r7, #44672	; 0xae80
    755a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    755e:	f2c0 0700 	movt	r7, #0
    7562:	f015 0f01 	tst.w	r5, #1
    7566:	4610      	mov	r0, r2
    7568:	4619      	mov	r1, r3
    756a:	d007      	beq.n	757c <_dtoa_r+0x304>
    756c:	e9d7 2300 	ldrd	r2, r3, [r7]
    7570:	f108 0801 	add.w	r8, r8, #1
    7574:	f7fb fe5e 	bl	3234 <__aeabi_dmul>
    7578:	4602      	mov	r2, r0
    757a:	460b      	mov	r3, r1
    757c:	3708      	adds	r7, #8
    757e:	106d      	asrs	r5, r5, #1
    7580:	d1ef      	bne.n	7562 <_dtoa_r+0x2ea>
    7582:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    7586:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    758a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    758e:	f7fb ff7b 	bl	3488 <__aeabi_ddiv>
    7592:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7596:	9918      	ldr	r1, [sp, #96]	; 0x60
    7598:	2900      	cmp	r1, #0
    759a:	f000 80de 	beq.w	775a <_dtoa_r+0x4e2>
    759e:	f240 0300 	movw	r3, #0
    75a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    75a6:	2200      	movs	r2, #0
    75a8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    75ac:	f04f 0500 	mov.w	r5, #0
    75b0:	f7fc f8b2 	bl	3718 <__aeabi_dcmplt>
    75b4:	b108      	cbz	r0, 75ba <_dtoa_r+0x342>
    75b6:	f04f 0501 	mov.w	r5, #1
    75ba:	9a08      	ldr	r2, [sp, #32]
    75bc:	2a00      	cmp	r2, #0
    75be:	bfd4      	ite	le
    75c0:	2500      	movle	r5, #0
    75c2:	f005 0501 	andgt.w	r5, r5, #1
    75c6:	2d00      	cmp	r5, #0
    75c8:	f000 80c7 	beq.w	775a <_dtoa_r+0x4e2>
    75cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
    75ce:	2b00      	cmp	r3, #0
    75d0:	f340 80f5 	ble.w	77be <_dtoa_r+0x546>
    75d4:	f240 0300 	movw	r3, #0
    75d8:	2200      	movs	r2, #0
    75da:	f2c4 0324 	movt	r3, #16420	; 0x4024
    75de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    75e2:	f7fb fe27 	bl	3234 <__aeabi_dmul>
    75e6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    75ea:	f108 0001 	add.w	r0, r8, #1
    75ee:	1e71      	subs	r1, r6, #1
    75f0:	9112      	str	r1, [sp, #72]	; 0x48
    75f2:	f7fb fdb9 	bl	3168 <__aeabi_i2d>
    75f6:	4602      	mov	r2, r0
    75f8:	460b      	mov	r3, r1
    75fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    75fe:	f7fb fe19 	bl	3234 <__aeabi_dmul>
    7602:	f240 0300 	movw	r3, #0
    7606:	2200      	movs	r2, #0
    7608:	f2c4 031c 	movt	r3, #16412	; 0x401c
    760c:	f7fb fc60 	bl	2ed0 <__adddf3>
    7610:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    7614:	4680      	mov	r8, r0
    7616:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    761a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    761c:	2b00      	cmp	r3, #0
    761e:	f000 83ad 	beq.w	7d7c <_dtoa_r+0xb04>
    7622:	f64a 53a8 	movw	r3, #44456	; 0xada8
    7626:	f240 0100 	movw	r1, #0
    762a:	f2c0 0300 	movt	r3, #0
    762e:	2000      	movs	r0, #0
    7630:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    7634:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    7638:	f8cd c00c 	str.w	ip, [sp, #12]
    763c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    7640:	f7fb ff22 	bl	3488 <__aeabi_ddiv>
    7644:	4642      	mov	r2, r8
    7646:	464b      	mov	r3, r9
    7648:	9d10      	ldr	r5, [sp, #64]	; 0x40
    764a:	f7fb fc3f 	bl	2ecc <__aeabi_dsub>
    764e:	4680      	mov	r8, r0
    7650:	4689      	mov	r9, r1
    7652:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7656:	f7fc f887 	bl	3768 <__aeabi_d2iz>
    765a:	4607      	mov	r7, r0
    765c:	f7fb fd84 	bl	3168 <__aeabi_i2d>
    7660:	4602      	mov	r2, r0
    7662:	460b      	mov	r3, r1
    7664:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7668:	f7fb fc30 	bl	2ecc <__aeabi_dsub>
    766c:	f107 0330 	add.w	r3, r7, #48	; 0x30
    7670:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7674:	4640      	mov	r0, r8
    7676:	f805 3b01 	strb.w	r3, [r5], #1
    767a:	4649      	mov	r1, r9
    767c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7680:	f7fc f868 	bl	3754 <__aeabi_dcmpgt>
    7684:	2800      	cmp	r0, #0
    7686:	f040 8213 	bne.w	7ab0 <_dtoa_r+0x838>
    768a:	f240 0100 	movw	r1, #0
    768e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7692:	2000      	movs	r0, #0
    7694:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    7698:	f7fb fc18 	bl	2ecc <__aeabi_dsub>
    769c:	4602      	mov	r2, r0
    769e:	460b      	mov	r3, r1
    76a0:	4640      	mov	r0, r8
    76a2:	4649      	mov	r1, r9
    76a4:	f7fc f856 	bl	3754 <__aeabi_dcmpgt>
    76a8:	f8dd c00c 	ldr.w	ip, [sp, #12]
    76ac:	2800      	cmp	r0, #0
    76ae:	f040 83e7 	bne.w	7e80 <_dtoa_r+0xc08>
    76b2:	f1bc 0f01 	cmp.w	ip, #1
    76b6:	f340 8082 	ble.w	77be <_dtoa_r+0x546>
    76ba:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    76be:	2701      	movs	r7, #1
    76c0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    76c4:	961d      	str	r6, [sp, #116]	; 0x74
    76c6:	4666      	mov	r6, ip
    76c8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    76cc:	940c      	str	r4, [sp, #48]	; 0x30
    76ce:	e010      	b.n	76f2 <_dtoa_r+0x47a>
    76d0:	f240 0100 	movw	r1, #0
    76d4:	2000      	movs	r0, #0
    76d6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    76da:	f7fb fbf7 	bl	2ecc <__aeabi_dsub>
    76de:	4642      	mov	r2, r8
    76e0:	464b      	mov	r3, r9
    76e2:	f7fc f819 	bl	3718 <__aeabi_dcmplt>
    76e6:	2800      	cmp	r0, #0
    76e8:	f040 83c7 	bne.w	7e7a <_dtoa_r+0xc02>
    76ec:	42b7      	cmp	r7, r6
    76ee:	f280 848b 	bge.w	8008 <_dtoa_r+0xd90>
    76f2:	f240 0300 	movw	r3, #0
    76f6:	4640      	mov	r0, r8
    76f8:	4649      	mov	r1, r9
    76fa:	2200      	movs	r2, #0
    76fc:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7700:	3501      	adds	r5, #1
    7702:	f7fb fd97 	bl	3234 <__aeabi_dmul>
    7706:	f240 0300 	movw	r3, #0
    770a:	2200      	movs	r2, #0
    770c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7710:	4680      	mov	r8, r0
    7712:	4689      	mov	r9, r1
    7714:	4650      	mov	r0, sl
    7716:	4659      	mov	r1, fp
    7718:	f7fb fd8c 	bl	3234 <__aeabi_dmul>
    771c:	468b      	mov	fp, r1
    771e:	4682      	mov	sl, r0
    7720:	f7fc f822 	bl	3768 <__aeabi_d2iz>
    7724:	4604      	mov	r4, r0
    7726:	f7fb fd1f 	bl	3168 <__aeabi_i2d>
    772a:	3430      	adds	r4, #48	; 0x30
    772c:	4602      	mov	r2, r0
    772e:	460b      	mov	r3, r1
    7730:	4650      	mov	r0, sl
    7732:	4659      	mov	r1, fp
    7734:	f7fb fbca 	bl	2ecc <__aeabi_dsub>
    7738:	9a10      	ldr	r2, [sp, #64]	; 0x40
    773a:	464b      	mov	r3, r9
    773c:	55d4      	strb	r4, [r2, r7]
    773e:	4642      	mov	r2, r8
    7740:	3701      	adds	r7, #1
    7742:	4682      	mov	sl, r0
    7744:	468b      	mov	fp, r1
    7746:	f7fb ffe7 	bl	3718 <__aeabi_dcmplt>
    774a:	4652      	mov	r2, sl
    774c:	465b      	mov	r3, fp
    774e:	2800      	cmp	r0, #0
    7750:	d0be      	beq.n	76d0 <_dtoa_r+0x458>
    7752:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    7756:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    7758:	e1aa      	b.n	7ab0 <_dtoa_r+0x838>
    775a:	4640      	mov	r0, r8
    775c:	f7fb fd04 	bl	3168 <__aeabi_i2d>
    7760:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7764:	f7fb fd66 	bl	3234 <__aeabi_dmul>
    7768:	f240 0300 	movw	r3, #0
    776c:	2200      	movs	r2, #0
    776e:	f2c4 031c 	movt	r3, #16412	; 0x401c
    7772:	f7fb fbad 	bl	2ed0 <__adddf3>
    7776:	9a08      	ldr	r2, [sp, #32]
    7778:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    777c:	4680      	mov	r8, r0
    777e:	46a9      	mov	r9, r5
    7780:	2a00      	cmp	r2, #0
    7782:	f040 82ec 	bne.w	7d5e <_dtoa_r+0xae6>
    7786:	f240 0300 	movw	r3, #0
    778a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    778e:	2200      	movs	r2, #0
    7790:	f2c4 0314 	movt	r3, #16404	; 0x4014
    7794:	f7fb fb9a 	bl	2ecc <__aeabi_dsub>
    7798:	4642      	mov	r2, r8
    779a:	462b      	mov	r3, r5
    779c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    77a0:	f7fb ffd8 	bl	3754 <__aeabi_dcmpgt>
    77a4:	2800      	cmp	r0, #0
    77a6:	f040 824a 	bne.w	7c3e <_dtoa_r+0x9c6>
    77aa:	4642      	mov	r2, r8
    77ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    77b0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    77b4:	f7fb ffb0 	bl	3718 <__aeabi_dcmplt>
    77b8:	2800      	cmp	r0, #0
    77ba:	f040 81d5 	bne.w	7b68 <_dtoa_r+0x8f0>
    77be:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    77c2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    77c4:	ea6f 0703 	mvn.w	r7, r3
    77c8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    77cc:	2e0e      	cmp	r6, #14
    77ce:	bfcc      	ite	gt
    77d0:	2700      	movgt	r7, #0
    77d2:	f007 0701 	andle.w	r7, r7, #1
    77d6:	2f00      	cmp	r7, #0
    77d8:	f000 80b7 	beq.w	794a <_dtoa_r+0x6d2>
    77dc:	982b      	ldr	r0, [sp, #172]	; 0xac
    77de:	f64a 53a8 	movw	r3, #44456	; 0xada8
    77e2:	f2c0 0300 	movt	r3, #0
    77e6:	9908      	ldr	r1, [sp, #32]
    77e8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    77ec:	0fc2      	lsrs	r2, r0, #31
    77ee:	2900      	cmp	r1, #0
    77f0:	bfcc      	ite	gt
    77f2:	2200      	movgt	r2, #0
    77f4:	f002 0201 	andle.w	r2, r2, #1
    77f8:	e9d3 0100 	ldrd	r0, r1, [r3]
    77fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
    7800:	2a00      	cmp	r2, #0
    7802:	f040 81a0 	bne.w	7b46 <_dtoa_r+0x8ce>
    7806:	4602      	mov	r2, r0
    7808:	460b      	mov	r3, r1
    780a:	4640      	mov	r0, r8
    780c:	4649      	mov	r1, r9
    780e:	f7fb fe3b 	bl	3488 <__aeabi_ddiv>
    7812:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7814:	f7fb ffa8 	bl	3768 <__aeabi_d2iz>
    7818:	4682      	mov	sl, r0
    781a:	f7fb fca5 	bl	3168 <__aeabi_i2d>
    781e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    7822:	f7fb fd07 	bl	3234 <__aeabi_dmul>
    7826:	4602      	mov	r2, r0
    7828:	460b      	mov	r3, r1
    782a:	4640      	mov	r0, r8
    782c:	4649      	mov	r1, r9
    782e:	f7fb fb4d 	bl	2ecc <__aeabi_dsub>
    7832:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    7836:	f805 3b01 	strb.w	r3, [r5], #1
    783a:	9a08      	ldr	r2, [sp, #32]
    783c:	2a01      	cmp	r2, #1
    783e:	4680      	mov	r8, r0
    7840:	4689      	mov	r9, r1
    7842:	d052      	beq.n	78ea <_dtoa_r+0x672>
    7844:	f240 0300 	movw	r3, #0
    7848:	2200      	movs	r2, #0
    784a:	f2c4 0324 	movt	r3, #16420	; 0x4024
    784e:	f7fb fcf1 	bl	3234 <__aeabi_dmul>
    7852:	2200      	movs	r2, #0
    7854:	2300      	movs	r3, #0
    7856:	e9cd 0106 	strd	r0, r1, [sp, #24]
    785a:	f7fb ff53 	bl	3704 <__aeabi_dcmpeq>
    785e:	2800      	cmp	r0, #0
    7860:	f040 81eb 	bne.w	7c3a <_dtoa_r+0x9c2>
    7864:	9810      	ldr	r0, [sp, #64]	; 0x40
    7866:	f04f 0801 	mov.w	r8, #1
    786a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    786e:	46a3      	mov	fp, r4
    7870:	1c87      	adds	r7, r0, #2
    7872:	960f      	str	r6, [sp, #60]	; 0x3c
    7874:	f8dd 9020 	ldr.w	r9, [sp, #32]
    7878:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    787c:	e00a      	b.n	7894 <_dtoa_r+0x61c>
    787e:	f7fb fcd9 	bl	3234 <__aeabi_dmul>
    7882:	2200      	movs	r2, #0
    7884:	2300      	movs	r3, #0
    7886:	4604      	mov	r4, r0
    7888:	460d      	mov	r5, r1
    788a:	f7fb ff3b 	bl	3704 <__aeabi_dcmpeq>
    788e:	2800      	cmp	r0, #0
    7890:	f040 81ce 	bne.w	7c30 <_dtoa_r+0x9b8>
    7894:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    7898:	4620      	mov	r0, r4
    789a:	4629      	mov	r1, r5
    789c:	f108 0801 	add.w	r8, r8, #1
    78a0:	f7fb fdf2 	bl	3488 <__aeabi_ddiv>
    78a4:	463e      	mov	r6, r7
    78a6:	f7fb ff5f 	bl	3768 <__aeabi_d2iz>
    78aa:	4682      	mov	sl, r0
    78ac:	f7fb fc5c 	bl	3168 <__aeabi_i2d>
    78b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    78b4:	f7fb fcbe 	bl	3234 <__aeabi_dmul>
    78b8:	4602      	mov	r2, r0
    78ba:	460b      	mov	r3, r1
    78bc:	4620      	mov	r0, r4
    78be:	4629      	mov	r1, r5
    78c0:	f7fb fb04 	bl	2ecc <__aeabi_dsub>
    78c4:	2200      	movs	r2, #0
    78c6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    78ca:	f807 cc01 	strb.w	ip, [r7, #-1]
    78ce:	3701      	adds	r7, #1
    78d0:	45c1      	cmp	r9, r8
    78d2:	f240 0300 	movw	r3, #0
    78d6:	f2c4 0324 	movt	r3, #16420	; 0x4024
    78da:	d1d0      	bne.n	787e <_dtoa_r+0x606>
    78dc:	4635      	mov	r5, r6
    78de:	465c      	mov	r4, fp
    78e0:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    78e2:	4680      	mov	r8, r0
    78e4:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    78e8:	4689      	mov	r9, r1
    78ea:	4642      	mov	r2, r8
    78ec:	464b      	mov	r3, r9
    78ee:	4640      	mov	r0, r8
    78f0:	4649      	mov	r1, r9
    78f2:	f7fb faed 	bl	2ed0 <__adddf3>
    78f6:	4680      	mov	r8, r0
    78f8:	4689      	mov	r9, r1
    78fa:	4642      	mov	r2, r8
    78fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    7900:	464b      	mov	r3, r9
    7902:	f7fb ff09 	bl	3718 <__aeabi_dcmplt>
    7906:	b960      	cbnz	r0, 7922 <_dtoa_r+0x6aa>
    7908:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    790c:	4642      	mov	r2, r8
    790e:	464b      	mov	r3, r9
    7910:	f7fb fef8 	bl	3704 <__aeabi_dcmpeq>
    7914:	2800      	cmp	r0, #0
    7916:	f000 8190 	beq.w	7c3a <_dtoa_r+0x9c2>
    791a:	f01a 0f01 	tst.w	sl, #1
    791e:	f000 818c 	beq.w	7c3a <_dtoa_r+0x9c2>
    7922:	9910      	ldr	r1, [sp, #64]	; 0x40
    7924:	e000      	b.n	7928 <_dtoa_r+0x6b0>
    7926:	461d      	mov	r5, r3
    7928:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    792c:	1e6b      	subs	r3, r5, #1
    792e:	2a39      	cmp	r2, #57	; 0x39
    7930:	f040 8367 	bne.w	8002 <_dtoa_r+0xd8a>
    7934:	428b      	cmp	r3, r1
    7936:	d1f6      	bne.n	7926 <_dtoa_r+0x6ae>
    7938:	9910      	ldr	r1, [sp, #64]	; 0x40
    793a:	2330      	movs	r3, #48	; 0x30
    793c:	3601      	adds	r6, #1
    793e:	2231      	movs	r2, #49	; 0x31
    7940:	700b      	strb	r3, [r1, #0]
    7942:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7944:	701a      	strb	r2, [r3, #0]
    7946:	9612      	str	r6, [sp, #72]	; 0x48
    7948:	e0b2      	b.n	7ab0 <_dtoa_r+0x838>
    794a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    794c:	2a00      	cmp	r2, #0
    794e:	f040 80df 	bne.w	7b10 <_dtoa_r+0x898>
    7952:	9f15      	ldr	r7, [sp, #84]	; 0x54
    7954:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    7956:	920c      	str	r2, [sp, #48]	; 0x30
    7958:	2d00      	cmp	r5, #0
    795a:	bfd4      	ite	le
    795c:	2300      	movle	r3, #0
    795e:	2301      	movgt	r3, #1
    7960:	f1ba 0f00 	cmp.w	sl, #0
    7964:	bfd4      	ite	le
    7966:	2300      	movle	r3, #0
    7968:	f003 0301 	andgt.w	r3, r3, #1
    796c:	b14b      	cbz	r3, 7982 <_dtoa_r+0x70a>
    796e:	45aa      	cmp	sl, r5
    7970:	bfb4      	ite	lt
    7972:	4653      	movlt	r3, sl
    7974:	462b      	movge	r3, r5
    7976:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7978:	ebc3 0a0a 	rsb	sl, r3, sl
    797c:	1aed      	subs	r5, r5, r3
    797e:	1ac0      	subs	r0, r0, r3
    7980:	900f      	str	r0, [sp, #60]	; 0x3c
    7982:	9915      	ldr	r1, [sp, #84]	; 0x54
    7984:	2900      	cmp	r1, #0
    7986:	dd1c      	ble.n	79c2 <_dtoa_r+0x74a>
    7988:	9a16      	ldr	r2, [sp, #88]	; 0x58
    798a:	2a00      	cmp	r2, #0
    798c:	f000 82e9 	beq.w	7f62 <_dtoa_r+0xcea>
    7990:	2f00      	cmp	r7, #0
    7992:	dd12      	ble.n	79ba <_dtoa_r+0x742>
    7994:	990c      	ldr	r1, [sp, #48]	; 0x30
    7996:	463a      	mov	r2, r7
    7998:	4620      	mov	r0, r4
    799a:	f001 feef 	bl	977c <__pow5mult>
    799e:	465a      	mov	r2, fp
    79a0:	900c      	str	r0, [sp, #48]	; 0x30
    79a2:	4620      	mov	r0, r4
    79a4:	990c      	ldr	r1, [sp, #48]	; 0x30
    79a6:	f001 fe01 	bl	95ac <__multiply>
    79aa:	4659      	mov	r1, fp
    79ac:	4603      	mov	r3, r0
    79ae:	4620      	mov	r0, r4
    79b0:	9303      	str	r3, [sp, #12]
    79b2:	f001 fc67 	bl	9284 <_Bfree>
    79b6:	9b03      	ldr	r3, [sp, #12]
    79b8:	469b      	mov	fp, r3
    79ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
    79bc:	1bda      	subs	r2, r3, r7
    79be:	f040 8311 	bne.w	7fe4 <_dtoa_r+0xd6c>
    79c2:	2101      	movs	r1, #1
    79c4:	4620      	mov	r0, r4
    79c6:	f001 fe8b 	bl	96e0 <__i2b>
    79ca:	9006      	str	r0, [sp, #24]
    79cc:	9817      	ldr	r0, [sp, #92]	; 0x5c
    79ce:	2800      	cmp	r0, #0
    79d0:	dd05      	ble.n	79de <_dtoa_r+0x766>
    79d2:	9906      	ldr	r1, [sp, #24]
    79d4:	4620      	mov	r0, r4
    79d6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    79d8:	f001 fed0 	bl	977c <__pow5mult>
    79dc:	9006      	str	r0, [sp, #24]
    79de:	992a      	ldr	r1, [sp, #168]	; 0xa8
    79e0:	2901      	cmp	r1, #1
    79e2:	f340 810a 	ble.w	7bfa <_dtoa_r+0x982>
    79e6:	2700      	movs	r7, #0
    79e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    79ea:	2b00      	cmp	r3, #0
    79ec:	f040 8261 	bne.w	7eb2 <_dtoa_r+0xc3a>
    79f0:	2301      	movs	r3, #1
    79f2:	4453      	add	r3, sl
    79f4:	f013 031f 	ands.w	r3, r3, #31
    79f8:	f040 812a 	bne.w	7c50 <_dtoa_r+0x9d8>
    79fc:	231c      	movs	r3, #28
    79fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7a00:	449a      	add	sl, r3
    7a02:	18ed      	adds	r5, r5, r3
    7a04:	18d2      	adds	r2, r2, r3
    7a06:	920f      	str	r2, [sp, #60]	; 0x3c
    7a08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7a0a:	2b00      	cmp	r3, #0
    7a0c:	dd05      	ble.n	7a1a <_dtoa_r+0x7a2>
    7a0e:	4659      	mov	r1, fp
    7a10:	461a      	mov	r2, r3
    7a12:	4620      	mov	r0, r4
    7a14:	f001 fd6c 	bl	94f0 <__lshift>
    7a18:	4683      	mov	fp, r0
    7a1a:	f1ba 0f00 	cmp.w	sl, #0
    7a1e:	dd05      	ble.n	7a2c <_dtoa_r+0x7b4>
    7a20:	9906      	ldr	r1, [sp, #24]
    7a22:	4652      	mov	r2, sl
    7a24:	4620      	mov	r0, r4
    7a26:	f001 fd63 	bl	94f0 <__lshift>
    7a2a:	9006      	str	r0, [sp, #24]
    7a2c:	9818      	ldr	r0, [sp, #96]	; 0x60
    7a2e:	2800      	cmp	r0, #0
    7a30:	f040 8229 	bne.w	7e86 <_dtoa_r+0xc0e>
    7a34:	982a      	ldr	r0, [sp, #168]	; 0xa8
    7a36:	9908      	ldr	r1, [sp, #32]
    7a38:	2802      	cmp	r0, #2
    7a3a:	bfd4      	ite	le
    7a3c:	2300      	movle	r3, #0
    7a3e:	2301      	movgt	r3, #1
    7a40:	2900      	cmp	r1, #0
    7a42:	bfcc      	ite	gt
    7a44:	2300      	movgt	r3, #0
    7a46:	f003 0301 	andle.w	r3, r3, #1
    7a4a:	2b00      	cmp	r3, #0
    7a4c:	f000 810c 	beq.w	7c68 <_dtoa_r+0x9f0>
    7a50:	2900      	cmp	r1, #0
    7a52:	f040 808c 	bne.w	7b6e <_dtoa_r+0x8f6>
    7a56:	2205      	movs	r2, #5
    7a58:	9906      	ldr	r1, [sp, #24]
    7a5a:	9b08      	ldr	r3, [sp, #32]
    7a5c:	4620      	mov	r0, r4
    7a5e:	f001 fe49 	bl	96f4 <__multadd>
    7a62:	9006      	str	r0, [sp, #24]
    7a64:	4658      	mov	r0, fp
    7a66:	9906      	ldr	r1, [sp, #24]
    7a68:	f001 fad2 	bl	9010 <__mcmp>
    7a6c:	2800      	cmp	r0, #0
    7a6e:	dd7e      	ble.n	7b6e <_dtoa_r+0x8f6>
    7a70:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7a72:	3601      	adds	r6, #1
    7a74:	2700      	movs	r7, #0
    7a76:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    7a7a:	2331      	movs	r3, #49	; 0x31
    7a7c:	f805 3b01 	strb.w	r3, [r5], #1
    7a80:	9906      	ldr	r1, [sp, #24]
    7a82:	4620      	mov	r0, r4
    7a84:	f001 fbfe 	bl	9284 <_Bfree>
    7a88:	f1ba 0f00 	cmp.w	sl, #0
    7a8c:	f000 80d5 	beq.w	7c3a <_dtoa_r+0x9c2>
    7a90:	1e3b      	subs	r3, r7, #0
    7a92:	bf18      	it	ne
    7a94:	2301      	movne	r3, #1
    7a96:	4557      	cmp	r7, sl
    7a98:	bf0c      	ite	eq
    7a9a:	2300      	moveq	r3, #0
    7a9c:	f003 0301 	andne.w	r3, r3, #1
    7aa0:	2b00      	cmp	r3, #0
    7aa2:	f040 80d0 	bne.w	7c46 <_dtoa_r+0x9ce>
    7aa6:	4651      	mov	r1, sl
    7aa8:	4620      	mov	r0, r4
    7aaa:	f001 fbeb 	bl	9284 <_Bfree>
    7aae:	9612      	str	r6, [sp, #72]	; 0x48
    7ab0:	4620      	mov	r0, r4
    7ab2:	4659      	mov	r1, fp
    7ab4:	f001 fbe6 	bl	9284 <_Bfree>
    7ab8:	9a12      	ldr	r2, [sp, #72]	; 0x48
    7aba:	1c53      	adds	r3, r2, #1
    7abc:	2200      	movs	r2, #0
    7abe:	702a      	strb	r2, [r5, #0]
    7ac0:	982c      	ldr	r0, [sp, #176]	; 0xb0
    7ac2:	992e      	ldr	r1, [sp, #184]	; 0xb8
    7ac4:	6003      	str	r3, [r0, #0]
    7ac6:	2900      	cmp	r1, #0
    7ac8:	f000 81d4 	beq.w	7e74 <_dtoa_r+0xbfc>
    7acc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    7ace:	9810      	ldr	r0, [sp, #64]	; 0x40
    7ad0:	6015      	str	r5, [r2, #0]
    7ad2:	e412      	b.n	72fa <_dtoa_r+0x82>
    7ad4:	2010      	movs	r0, #16
    7ad6:	f7fb febf 	bl	3858 <malloc>
    7ada:	60c6      	str	r6, [r0, #12]
    7adc:	6046      	str	r6, [r0, #4]
    7ade:	6086      	str	r6, [r0, #8]
    7ae0:	6006      	str	r6, [r0, #0]
    7ae2:	4606      	mov	r6, r0
    7ae4:	6260      	str	r0, [r4, #36]	; 0x24
    7ae6:	f7ff bbd2 	b.w	728e <_dtoa_r+0x16>
    7aea:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7aec:	4271      	negs	r1, r6
    7aee:	2200      	movs	r2, #0
    7af0:	9115      	str	r1, [sp, #84]	; 0x54
    7af2:	1b80      	subs	r0, r0, r6
    7af4:	9217      	str	r2, [sp, #92]	; 0x5c
    7af6:	900f      	str	r0, [sp, #60]	; 0x3c
    7af8:	e48a      	b.n	7410 <_dtoa_r+0x198>
    7afa:	2100      	movs	r1, #0
    7afc:	3e01      	subs	r6, #1
    7afe:	9118      	str	r1, [sp, #96]	; 0x60
    7b00:	e472      	b.n	73e8 <_dtoa_r+0x170>
    7b02:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    7b06:	f04f 0802 	mov.w	r8, #2
    7b0a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    7b0e:	e521      	b.n	7554 <_dtoa_r+0x2dc>
    7b10:	982a      	ldr	r0, [sp, #168]	; 0xa8
    7b12:	2801      	cmp	r0, #1
    7b14:	f340 826c 	ble.w	7ff0 <_dtoa_r+0xd78>
    7b18:	9a08      	ldr	r2, [sp, #32]
    7b1a:	9815      	ldr	r0, [sp, #84]	; 0x54
    7b1c:	1e53      	subs	r3, r2, #1
    7b1e:	4298      	cmp	r0, r3
    7b20:	f2c0 8258 	blt.w	7fd4 <_dtoa_r+0xd5c>
    7b24:	1ac7      	subs	r7, r0, r3
    7b26:	9b08      	ldr	r3, [sp, #32]
    7b28:	2b00      	cmp	r3, #0
    7b2a:	bfa8      	it	ge
    7b2c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    7b2e:	f2c0 8273 	blt.w	8018 <_dtoa_r+0xda0>
    7b32:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7b34:	4620      	mov	r0, r4
    7b36:	2101      	movs	r1, #1
    7b38:	449a      	add	sl, r3
    7b3a:	18d2      	adds	r2, r2, r3
    7b3c:	920f      	str	r2, [sp, #60]	; 0x3c
    7b3e:	f001 fdcf 	bl	96e0 <__i2b>
    7b42:	900c      	str	r0, [sp, #48]	; 0x30
    7b44:	e708      	b.n	7958 <_dtoa_r+0x6e0>
    7b46:	9b08      	ldr	r3, [sp, #32]
    7b48:	b973      	cbnz	r3, 7b68 <_dtoa_r+0x8f0>
    7b4a:	f240 0300 	movw	r3, #0
    7b4e:	2200      	movs	r2, #0
    7b50:	f2c4 0314 	movt	r3, #16404	; 0x4014
    7b54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    7b58:	f7fb fb6c 	bl	3234 <__aeabi_dmul>
    7b5c:	4642      	mov	r2, r8
    7b5e:	464b      	mov	r3, r9
    7b60:	f7fb fdee 	bl	3740 <__aeabi_dcmpge>
    7b64:	2800      	cmp	r0, #0
    7b66:	d06a      	beq.n	7c3e <_dtoa_r+0x9c6>
    7b68:	2200      	movs	r2, #0
    7b6a:	9206      	str	r2, [sp, #24]
    7b6c:	920c      	str	r2, [sp, #48]	; 0x30
    7b6e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    7b70:	2700      	movs	r7, #0
    7b72:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    7b76:	43de      	mvns	r6, r3
    7b78:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7b7a:	e781      	b.n	7a80 <_dtoa_r+0x808>
    7b7c:	2100      	movs	r1, #0
    7b7e:	9116      	str	r1, [sp, #88]	; 0x58
    7b80:	982b      	ldr	r0, [sp, #172]	; 0xac
    7b82:	2800      	cmp	r0, #0
    7b84:	f340 819f 	ble.w	7ec6 <_dtoa_r+0xc4e>
    7b88:	982b      	ldr	r0, [sp, #172]	; 0xac
    7b8a:	4601      	mov	r1, r0
    7b8c:	9011      	str	r0, [sp, #68]	; 0x44
    7b8e:	9008      	str	r0, [sp, #32]
    7b90:	6a65      	ldr	r5, [r4, #36]	; 0x24
    7b92:	2200      	movs	r2, #0
    7b94:	2917      	cmp	r1, #23
    7b96:	606a      	str	r2, [r5, #4]
    7b98:	f240 82ab 	bls.w	80f2 <_dtoa_r+0xe7a>
    7b9c:	2304      	movs	r3, #4
    7b9e:	005b      	lsls	r3, r3, #1
    7ba0:	3201      	adds	r2, #1
    7ba2:	f103 0014 	add.w	r0, r3, #20
    7ba6:	4288      	cmp	r0, r1
    7ba8:	d9f9      	bls.n	7b9e <_dtoa_r+0x926>
    7baa:	9b08      	ldr	r3, [sp, #32]
    7bac:	606a      	str	r2, [r5, #4]
    7bae:	2b0e      	cmp	r3, #14
    7bb0:	bf8c      	ite	hi
    7bb2:	2700      	movhi	r7, #0
    7bb4:	f007 0701 	andls.w	r7, r7, #1
    7bb8:	e49d      	b.n	74f6 <_dtoa_r+0x27e>
    7bba:	2201      	movs	r2, #1
    7bbc:	9216      	str	r2, [sp, #88]	; 0x58
    7bbe:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    7bc0:	18f3      	adds	r3, r6, r3
    7bc2:	9311      	str	r3, [sp, #68]	; 0x44
    7bc4:	1c59      	adds	r1, r3, #1
    7bc6:	2900      	cmp	r1, #0
    7bc8:	bfc8      	it	gt
    7bca:	9108      	strgt	r1, [sp, #32]
    7bcc:	dce0      	bgt.n	7b90 <_dtoa_r+0x918>
    7bce:	290e      	cmp	r1, #14
    7bd0:	bf8c      	ite	hi
    7bd2:	2700      	movhi	r7, #0
    7bd4:	f007 0701 	andls.w	r7, r7, #1
    7bd8:	9108      	str	r1, [sp, #32]
    7bda:	e489      	b.n	74f0 <_dtoa_r+0x278>
    7bdc:	2301      	movs	r3, #1
    7bde:	9316      	str	r3, [sp, #88]	; 0x58
    7be0:	e7ce      	b.n	7b80 <_dtoa_r+0x908>
    7be2:	2200      	movs	r2, #0
    7be4:	9216      	str	r2, [sp, #88]	; 0x58
    7be6:	e7ea      	b.n	7bbe <_dtoa_r+0x946>
    7be8:	f04f 33ff 	mov.w	r3, #4294967295
    7bec:	2700      	movs	r7, #0
    7bee:	2001      	movs	r0, #1
    7bf0:	9311      	str	r3, [sp, #68]	; 0x44
    7bf2:	9016      	str	r0, [sp, #88]	; 0x58
    7bf4:	9308      	str	r3, [sp, #32]
    7bf6:	972b      	str	r7, [sp, #172]	; 0xac
    7bf8:	e47a      	b.n	74f0 <_dtoa_r+0x278>
    7bfa:	f1b8 0f00 	cmp.w	r8, #0
    7bfe:	f47f aef2 	bne.w	79e6 <_dtoa_r+0x76e>
    7c02:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    7c06:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    7c0a:	2b00      	cmp	r3, #0
    7c0c:	f47f aeeb 	bne.w	79e6 <_dtoa_r+0x76e>
    7c10:	f240 0300 	movw	r3, #0
    7c14:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    7c18:	ea09 0303 	and.w	r3, r9, r3
    7c1c:	2b00      	cmp	r3, #0
    7c1e:	f43f aee2 	beq.w	79e6 <_dtoa_r+0x76e>
    7c22:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7c24:	f10a 0a01 	add.w	sl, sl, #1
    7c28:	2701      	movs	r7, #1
    7c2a:	3201      	adds	r2, #1
    7c2c:	920f      	str	r2, [sp, #60]	; 0x3c
    7c2e:	e6db      	b.n	79e8 <_dtoa_r+0x770>
    7c30:	4635      	mov	r5, r6
    7c32:	465c      	mov	r4, fp
    7c34:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    7c36:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    7c3a:	9612      	str	r6, [sp, #72]	; 0x48
    7c3c:	e738      	b.n	7ab0 <_dtoa_r+0x838>
    7c3e:	2000      	movs	r0, #0
    7c40:	9006      	str	r0, [sp, #24]
    7c42:	900c      	str	r0, [sp, #48]	; 0x30
    7c44:	e714      	b.n	7a70 <_dtoa_r+0x7f8>
    7c46:	4639      	mov	r1, r7
    7c48:	4620      	mov	r0, r4
    7c4a:	f001 fb1b 	bl	9284 <_Bfree>
    7c4e:	e72a      	b.n	7aa6 <_dtoa_r+0x82e>
    7c50:	f1c3 0320 	rsb	r3, r3, #32
    7c54:	2b04      	cmp	r3, #4
    7c56:	f340 8254 	ble.w	8102 <_dtoa_r+0xe8a>
    7c5a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7c5c:	3b04      	subs	r3, #4
    7c5e:	449a      	add	sl, r3
    7c60:	18ed      	adds	r5, r5, r3
    7c62:	18c9      	adds	r1, r1, r3
    7c64:	910f      	str	r1, [sp, #60]	; 0x3c
    7c66:	e6cf      	b.n	7a08 <_dtoa_r+0x790>
    7c68:	9916      	ldr	r1, [sp, #88]	; 0x58
    7c6a:	2900      	cmp	r1, #0
    7c6c:	f000 8131 	beq.w	7ed2 <_dtoa_r+0xc5a>
    7c70:	2d00      	cmp	r5, #0
    7c72:	dd05      	ble.n	7c80 <_dtoa_r+0xa08>
    7c74:	990c      	ldr	r1, [sp, #48]	; 0x30
    7c76:	462a      	mov	r2, r5
    7c78:	4620      	mov	r0, r4
    7c7a:	f001 fc39 	bl	94f0 <__lshift>
    7c7e:	900c      	str	r0, [sp, #48]	; 0x30
    7c80:	2f00      	cmp	r7, #0
    7c82:	f040 81ea 	bne.w	805a <_dtoa_r+0xde2>
    7c86:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    7c8a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7c8c:	2301      	movs	r3, #1
    7c8e:	f008 0001 	and.w	r0, r8, #1
    7c92:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    7c94:	9011      	str	r0, [sp, #68]	; 0x44
    7c96:	950f      	str	r5, [sp, #60]	; 0x3c
    7c98:	461d      	mov	r5, r3
    7c9a:	960c      	str	r6, [sp, #48]	; 0x30
    7c9c:	9906      	ldr	r1, [sp, #24]
    7c9e:	4658      	mov	r0, fp
    7ca0:	f7ff fa5a 	bl	7158 <quorem>
    7ca4:	4639      	mov	r1, r7
    7ca6:	3030      	adds	r0, #48	; 0x30
    7ca8:	900b      	str	r0, [sp, #44]	; 0x2c
    7caa:	4658      	mov	r0, fp
    7cac:	f001 f9b0 	bl	9010 <__mcmp>
    7cb0:	9906      	ldr	r1, [sp, #24]
    7cb2:	4652      	mov	r2, sl
    7cb4:	4606      	mov	r6, r0
    7cb6:	4620      	mov	r0, r4
    7cb8:	f001 fb9e 	bl	93f8 <__mdiff>
    7cbc:	68c3      	ldr	r3, [r0, #12]
    7cbe:	4680      	mov	r8, r0
    7cc0:	2b00      	cmp	r3, #0
    7cc2:	d03d      	beq.n	7d40 <_dtoa_r+0xac8>
    7cc4:	f04f 0901 	mov.w	r9, #1
    7cc8:	4641      	mov	r1, r8
    7cca:	4620      	mov	r0, r4
    7ccc:	f001 fada 	bl	9284 <_Bfree>
    7cd0:	992a      	ldr	r1, [sp, #168]	; 0xa8
    7cd2:	ea59 0101 	orrs.w	r1, r9, r1
    7cd6:	d103      	bne.n	7ce0 <_dtoa_r+0xa68>
    7cd8:	9a11      	ldr	r2, [sp, #68]	; 0x44
    7cda:	2a00      	cmp	r2, #0
    7cdc:	f000 81eb 	beq.w	80b6 <_dtoa_r+0xe3e>
    7ce0:	2e00      	cmp	r6, #0
    7ce2:	f2c0 819e 	blt.w	8022 <_dtoa_r+0xdaa>
    7ce6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    7ce8:	4332      	orrs	r2, r6
    7cea:	d103      	bne.n	7cf4 <_dtoa_r+0xa7c>
    7cec:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7cee:	2b00      	cmp	r3, #0
    7cf0:	f000 8197 	beq.w	8022 <_dtoa_r+0xdaa>
    7cf4:	f1b9 0f00 	cmp.w	r9, #0
    7cf8:	f300 81ce 	bgt.w	8098 <_dtoa_r+0xe20>
    7cfc:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7cfe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7d00:	f801 2b01 	strb.w	r2, [r1], #1
    7d04:	9b08      	ldr	r3, [sp, #32]
    7d06:	910f      	str	r1, [sp, #60]	; 0x3c
    7d08:	429d      	cmp	r5, r3
    7d0a:	f000 81c2 	beq.w	8092 <_dtoa_r+0xe1a>
    7d0e:	4659      	mov	r1, fp
    7d10:	220a      	movs	r2, #10
    7d12:	2300      	movs	r3, #0
    7d14:	4620      	mov	r0, r4
    7d16:	f001 fced 	bl	96f4 <__multadd>
    7d1a:	4557      	cmp	r7, sl
    7d1c:	4639      	mov	r1, r7
    7d1e:	4683      	mov	fp, r0
    7d20:	d014      	beq.n	7d4c <_dtoa_r+0xad4>
    7d22:	220a      	movs	r2, #10
    7d24:	2300      	movs	r3, #0
    7d26:	4620      	mov	r0, r4
    7d28:	3501      	adds	r5, #1
    7d2a:	f001 fce3 	bl	96f4 <__multadd>
    7d2e:	4651      	mov	r1, sl
    7d30:	220a      	movs	r2, #10
    7d32:	2300      	movs	r3, #0
    7d34:	4607      	mov	r7, r0
    7d36:	4620      	mov	r0, r4
    7d38:	f001 fcdc 	bl	96f4 <__multadd>
    7d3c:	4682      	mov	sl, r0
    7d3e:	e7ad      	b.n	7c9c <_dtoa_r+0xa24>
    7d40:	4658      	mov	r0, fp
    7d42:	4641      	mov	r1, r8
    7d44:	f001 f964 	bl	9010 <__mcmp>
    7d48:	4681      	mov	r9, r0
    7d4a:	e7bd      	b.n	7cc8 <_dtoa_r+0xa50>
    7d4c:	4620      	mov	r0, r4
    7d4e:	220a      	movs	r2, #10
    7d50:	2300      	movs	r3, #0
    7d52:	3501      	adds	r5, #1
    7d54:	f001 fcce 	bl	96f4 <__multadd>
    7d58:	4607      	mov	r7, r0
    7d5a:	4682      	mov	sl, r0
    7d5c:	e79e      	b.n	7c9c <_dtoa_r+0xa24>
    7d5e:	9612      	str	r6, [sp, #72]	; 0x48
    7d60:	f8dd c020 	ldr.w	ip, [sp, #32]
    7d64:	e459      	b.n	761a <_dtoa_r+0x3a2>
    7d66:	4275      	negs	r5, r6
    7d68:	2d00      	cmp	r5, #0
    7d6a:	f040 8101 	bne.w	7f70 <_dtoa_r+0xcf8>
    7d6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    7d72:	f04f 0802 	mov.w	r8, #2
    7d76:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7d7a:	e40c      	b.n	7596 <_dtoa_r+0x31e>
    7d7c:	f64a 51a8 	movw	r1, #44456	; 0xada8
    7d80:	4642      	mov	r2, r8
    7d82:	f2c0 0100 	movt	r1, #0
    7d86:	464b      	mov	r3, r9
    7d88:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    7d8c:	f8cd c00c 	str.w	ip, [sp, #12]
    7d90:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7d92:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    7d96:	f7fb fa4d 	bl	3234 <__aeabi_dmul>
    7d9a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    7d9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7da2:	f7fb fce1 	bl	3768 <__aeabi_d2iz>
    7da6:	4607      	mov	r7, r0
    7da8:	f7fb f9de 	bl	3168 <__aeabi_i2d>
    7dac:	460b      	mov	r3, r1
    7dae:	4602      	mov	r2, r0
    7db0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7db4:	f7fb f88a 	bl	2ecc <__aeabi_dsub>
    7db8:	f107 0330 	add.w	r3, r7, #48	; 0x30
    7dbc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7dc0:	f805 3b01 	strb.w	r3, [r5], #1
    7dc4:	f8dd c00c 	ldr.w	ip, [sp, #12]
    7dc8:	f1bc 0f01 	cmp.w	ip, #1
    7dcc:	d029      	beq.n	7e22 <_dtoa_r+0xbaa>
    7dce:	46d1      	mov	r9, sl
    7dd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7dd4:	46b2      	mov	sl, r6
    7dd6:	9e10      	ldr	r6, [sp, #64]	; 0x40
    7dd8:	951c      	str	r5, [sp, #112]	; 0x70
    7dda:	2701      	movs	r7, #1
    7ddc:	4665      	mov	r5, ip
    7dde:	46a0      	mov	r8, r4
    7de0:	f240 0300 	movw	r3, #0
    7de4:	2200      	movs	r2, #0
    7de6:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7dea:	f7fb fa23 	bl	3234 <__aeabi_dmul>
    7dee:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7df2:	f7fb fcb9 	bl	3768 <__aeabi_d2iz>
    7df6:	4604      	mov	r4, r0
    7df8:	f7fb f9b6 	bl	3168 <__aeabi_i2d>
    7dfc:	3430      	adds	r4, #48	; 0x30
    7dfe:	4602      	mov	r2, r0
    7e00:	460b      	mov	r3, r1
    7e02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7e06:	f7fb f861 	bl	2ecc <__aeabi_dsub>
    7e0a:	55f4      	strb	r4, [r6, r7]
    7e0c:	3701      	adds	r7, #1
    7e0e:	42af      	cmp	r7, r5
    7e10:	d1e6      	bne.n	7de0 <_dtoa_r+0xb68>
    7e12:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    7e14:	3f01      	subs	r7, #1
    7e16:	4656      	mov	r6, sl
    7e18:	4644      	mov	r4, r8
    7e1a:	46ca      	mov	sl, r9
    7e1c:	19ed      	adds	r5, r5, r7
    7e1e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7e22:	f240 0300 	movw	r3, #0
    7e26:	2200      	movs	r2, #0
    7e28:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    7e2c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    7e30:	f7fb f84e 	bl	2ed0 <__adddf3>
    7e34:	4602      	mov	r2, r0
    7e36:	460b      	mov	r3, r1
    7e38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7e3c:	f7fb fc8a 	bl	3754 <__aeabi_dcmpgt>
    7e40:	b9f0      	cbnz	r0, 7e80 <_dtoa_r+0xc08>
    7e42:	f240 0100 	movw	r1, #0
    7e46:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    7e4a:	2000      	movs	r0, #0
    7e4c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    7e50:	f7fb f83c 	bl	2ecc <__aeabi_dsub>
    7e54:	4602      	mov	r2, r0
    7e56:	460b      	mov	r3, r1
    7e58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7e5c:	f7fb fc5c 	bl	3718 <__aeabi_dcmplt>
    7e60:	2800      	cmp	r0, #0
    7e62:	f43f acac 	beq.w	77be <_dtoa_r+0x546>
    7e66:	462b      	mov	r3, r5
    7e68:	461d      	mov	r5, r3
    7e6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    7e6e:	2a30      	cmp	r2, #48	; 0x30
    7e70:	d0fa      	beq.n	7e68 <_dtoa_r+0xbf0>
    7e72:	e61d      	b.n	7ab0 <_dtoa_r+0x838>
    7e74:	9810      	ldr	r0, [sp, #64]	; 0x40
    7e76:	f7ff ba40 	b.w	72fa <_dtoa_r+0x82>
    7e7a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    7e7e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    7e80:	9e12      	ldr	r6, [sp, #72]	; 0x48
    7e82:	9910      	ldr	r1, [sp, #64]	; 0x40
    7e84:	e550      	b.n	7928 <_dtoa_r+0x6b0>
    7e86:	4658      	mov	r0, fp
    7e88:	9906      	ldr	r1, [sp, #24]
    7e8a:	f001 f8c1 	bl	9010 <__mcmp>
    7e8e:	2800      	cmp	r0, #0
    7e90:	f6bf add0 	bge.w	7a34 <_dtoa_r+0x7bc>
    7e94:	4659      	mov	r1, fp
    7e96:	4620      	mov	r0, r4
    7e98:	220a      	movs	r2, #10
    7e9a:	2300      	movs	r3, #0
    7e9c:	f001 fc2a 	bl	96f4 <__multadd>
    7ea0:	9916      	ldr	r1, [sp, #88]	; 0x58
    7ea2:	3e01      	subs	r6, #1
    7ea4:	4683      	mov	fp, r0
    7ea6:	2900      	cmp	r1, #0
    7ea8:	f040 8119 	bne.w	80de <_dtoa_r+0xe66>
    7eac:	9a11      	ldr	r2, [sp, #68]	; 0x44
    7eae:	9208      	str	r2, [sp, #32]
    7eb0:	e5c0      	b.n	7a34 <_dtoa_r+0x7bc>
    7eb2:	9806      	ldr	r0, [sp, #24]
    7eb4:	6903      	ldr	r3, [r0, #16]
    7eb6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    7eba:	6918      	ldr	r0, [r3, #16]
    7ebc:	f001 f856 	bl	8f6c <__hi0bits>
    7ec0:	f1c0 0320 	rsb	r3, r0, #32
    7ec4:	e595      	b.n	79f2 <_dtoa_r+0x77a>
    7ec6:	2101      	movs	r1, #1
    7ec8:	9111      	str	r1, [sp, #68]	; 0x44
    7eca:	9108      	str	r1, [sp, #32]
    7ecc:	912b      	str	r1, [sp, #172]	; 0xac
    7ece:	f7ff bb0f 	b.w	74f0 <_dtoa_r+0x278>
    7ed2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7ed4:	46b1      	mov	r9, r6
    7ed6:	9f16      	ldr	r7, [sp, #88]	; 0x58
    7ed8:	46aa      	mov	sl, r5
    7eda:	f8dd 8018 	ldr.w	r8, [sp, #24]
    7ede:	9e08      	ldr	r6, [sp, #32]
    7ee0:	e002      	b.n	7ee8 <_dtoa_r+0xc70>
    7ee2:	f001 fc07 	bl	96f4 <__multadd>
    7ee6:	4683      	mov	fp, r0
    7ee8:	4641      	mov	r1, r8
    7eea:	4658      	mov	r0, fp
    7eec:	f7ff f934 	bl	7158 <quorem>
    7ef0:	3501      	adds	r5, #1
    7ef2:	220a      	movs	r2, #10
    7ef4:	2300      	movs	r3, #0
    7ef6:	4659      	mov	r1, fp
    7ef8:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    7efc:	f80a c007 	strb.w	ip, [sl, r7]
    7f00:	3701      	adds	r7, #1
    7f02:	4620      	mov	r0, r4
    7f04:	42be      	cmp	r6, r7
    7f06:	dcec      	bgt.n	7ee2 <_dtoa_r+0xc6a>
    7f08:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    7f0c:	464e      	mov	r6, r9
    7f0e:	2700      	movs	r7, #0
    7f10:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    7f14:	4659      	mov	r1, fp
    7f16:	2201      	movs	r2, #1
    7f18:	4620      	mov	r0, r4
    7f1a:	f001 fae9 	bl	94f0 <__lshift>
    7f1e:	9906      	ldr	r1, [sp, #24]
    7f20:	4683      	mov	fp, r0
    7f22:	f001 f875 	bl	9010 <__mcmp>
    7f26:	2800      	cmp	r0, #0
    7f28:	dd0f      	ble.n	7f4a <_dtoa_r+0xcd2>
    7f2a:	9910      	ldr	r1, [sp, #64]	; 0x40
    7f2c:	e000      	b.n	7f30 <_dtoa_r+0xcb8>
    7f2e:	461d      	mov	r5, r3
    7f30:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    7f34:	1e6b      	subs	r3, r5, #1
    7f36:	2a39      	cmp	r2, #57	; 0x39
    7f38:	f040 808c 	bne.w	8054 <_dtoa_r+0xddc>
    7f3c:	428b      	cmp	r3, r1
    7f3e:	d1f6      	bne.n	7f2e <_dtoa_r+0xcb6>
    7f40:	9910      	ldr	r1, [sp, #64]	; 0x40
    7f42:	2331      	movs	r3, #49	; 0x31
    7f44:	3601      	adds	r6, #1
    7f46:	700b      	strb	r3, [r1, #0]
    7f48:	e59a      	b.n	7a80 <_dtoa_r+0x808>
    7f4a:	d103      	bne.n	7f54 <_dtoa_r+0xcdc>
    7f4c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7f4e:	f010 0f01 	tst.w	r0, #1
    7f52:	d1ea      	bne.n	7f2a <_dtoa_r+0xcb2>
    7f54:	462b      	mov	r3, r5
    7f56:	461d      	mov	r5, r3
    7f58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    7f5c:	2a30      	cmp	r2, #48	; 0x30
    7f5e:	d0fa      	beq.n	7f56 <_dtoa_r+0xcde>
    7f60:	e58e      	b.n	7a80 <_dtoa_r+0x808>
    7f62:	4659      	mov	r1, fp
    7f64:	9a15      	ldr	r2, [sp, #84]	; 0x54
    7f66:	4620      	mov	r0, r4
    7f68:	f001 fc08 	bl	977c <__pow5mult>
    7f6c:	4683      	mov	fp, r0
    7f6e:	e528      	b.n	79c2 <_dtoa_r+0x74a>
    7f70:	f005 030f 	and.w	r3, r5, #15
    7f74:	f64a 52a8 	movw	r2, #44456	; 0xada8
    7f78:	f2c0 0200 	movt	r2, #0
    7f7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    7f80:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    7f84:	e9d3 2300 	ldrd	r2, r3, [r3]
    7f88:	f7fb f954 	bl	3234 <__aeabi_dmul>
    7f8c:	112d      	asrs	r5, r5, #4
    7f8e:	bf08      	it	eq
    7f90:	f04f 0802 	moveq.w	r8, #2
    7f94:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7f98:	f43f aafd 	beq.w	7596 <_dtoa_r+0x31e>
    7f9c:	f64a 6780 	movw	r7, #44672	; 0xae80
    7fa0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7fa4:	f04f 0802 	mov.w	r8, #2
    7fa8:	f2c0 0700 	movt	r7, #0
    7fac:	f015 0f01 	tst.w	r5, #1
    7fb0:	4610      	mov	r0, r2
    7fb2:	4619      	mov	r1, r3
    7fb4:	d007      	beq.n	7fc6 <_dtoa_r+0xd4e>
    7fb6:	e9d7 2300 	ldrd	r2, r3, [r7]
    7fba:	f108 0801 	add.w	r8, r8, #1
    7fbe:	f7fb f939 	bl	3234 <__aeabi_dmul>
    7fc2:	4602      	mov	r2, r0
    7fc4:	460b      	mov	r3, r1
    7fc6:	3708      	adds	r7, #8
    7fc8:	106d      	asrs	r5, r5, #1
    7fca:	d1ef      	bne.n	7fac <_dtoa_r+0xd34>
    7fcc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    7fd0:	f7ff bae1 	b.w	7596 <_dtoa_r+0x31e>
    7fd4:	9915      	ldr	r1, [sp, #84]	; 0x54
    7fd6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    7fd8:	1a5b      	subs	r3, r3, r1
    7fda:	18c9      	adds	r1, r1, r3
    7fdc:	18d2      	adds	r2, r2, r3
    7fde:	9115      	str	r1, [sp, #84]	; 0x54
    7fe0:	9217      	str	r2, [sp, #92]	; 0x5c
    7fe2:	e5a0      	b.n	7b26 <_dtoa_r+0x8ae>
    7fe4:	4659      	mov	r1, fp
    7fe6:	4620      	mov	r0, r4
    7fe8:	f001 fbc8 	bl	977c <__pow5mult>
    7fec:	4683      	mov	fp, r0
    7fee:	e4e8      	b.n	79c2 <_dtoa_r+0x74a>
    7ff0:	9919      	ldr	r1, [sp, #100]	; 0x64
    7ff2:	2900      	cmp	r1, #0
    7ff4:	d047      	beq.n	8086 <_dtoa_r+0xe0e>
    7ff6:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    7ffa:	9f15      	ldr	r7, [sp, #84]	; 0x54
    7ffc:	3303      	adds	r3, #3
    7ffe:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8000:	e597      	b.n	7b32 <_dtoa_r+0x8ba>
    8002:	3201      	adds	r2, #1
    8004:	b2d2      	uxtb	r2, r2
    8006:	e49d      	b.n	7944 <_dtoa_r+0x6cc>
    8008:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    800c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    8010:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    8012:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    8014:	f7ff bbd3 	b.w	77be <_dtoa_r+0x546>
    8018:	990f      	ldr	r1, [sp, #60]	; 0x3c
    801a:	2300      	movs	r3, #0
    801c:	9808      	ldr	r0, [sp, #32]
    801e:	1a0d      	subs	r5, r1, r0
    8020:	e587      	b.n	7b32 <_dtoa_r+0x8ba>
    8022:	f1b9 0f00 	cmp.w	r9, #0
    8026:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8028:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    802a:	dd0f      	ble.n	804c <_dtoa_r+0xdd4>
    802c:	4659      	mov	r1, fp
    802e:	2201      	movs	r2, #1
    8030:	4620      	mov	r0, r4
    8032:	f001 fa5d 	bl	94f0 <__lshift>
    8036:	9906      	ldr	r1, [sp, #24]
    8038:	4683      	mov	fp, r0
    803a:	f000 ffe9 	bl	9010 <__mcmp>
    803e:	2800      	cmp	r0, #0
    8040:	dd47      	ble.n	80d2 <_dtoa_r+0xe5a>
    8042:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8044:	2939      	cmp	r1, #57	; 0x39
    8046:	d031      	beq.n	80ac <_dtoa_r+0xe34>
    8048:	3101      	adds	r1, #1
    804a:	910b      	str	r1, [sp, #44]	; 0x2c
    804c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    804e:	f805 2b01 	strb.w	r2, [r5], #1
    8052:	e515      	b.n	7a80 <_dtoa_r+0x808>
    8054:	3201      	adds	r2, #1
    8056:	701a      	strb	r2, [r3, #0]
    8058:	e512      	b.n	7a80 <_dtoa_r+0x808>
    805a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    805c:	4620      	mov	r0, r4
    805e:	6851      	ldr	r1, [r2, #4]
    8060:	f001 f92c 	bl	92bc <_Balloc>
    8064:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    8066:	f103 010c 	add.w	r1, r3, #12
    806a:	691a      	ldr	r2, [r3, #16]
    806c:	3202      	adds	r2, #2
    806e:	0092      	lsls	r2, r2, #2
    8070:	4605      	mov	r5, r0
    8072:	300c      	adds	r0, #12
    8074:	f000 fdec 	bl	8c50 <memcpy>
    8078:	4620      	mov	r0, r4
    807a:	4629      	mov	r1, r5
    807c:	2201      	movs	r2, #1
    807e:	f001 fa37 	bl	94f0 <__lshift>
    8082:	4682      	mov	sl, r0
    8084:	e601      	b.n	7c8a <_dtoa_r+0xa12>
    8086:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    8088:	9f15      	ldr	r7, [sp, #84]	; 0x54
    808a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    808c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    8090:	e54f      	b.n	7b32 <_dtoa_r+0x8ba>
    8092:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8094:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    8096:	e73d      	b.n	7f14 <_dtoa_r+0xc9c>
    8098:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    809a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    809c:	2b39      	cmp	r3, #57	; 0x39
    809e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    80a0:	d004      	beq.n	80ac <_dtoa_r+0xe34>
    80a2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    80a4:	1c43      	adds	r3, r0, #1
    80a6:	f805 3b01 	strb.w	r3, [r5], #1
    80aa:	e4e9      	b.n	7a80 <_dtoa_r+0x808>
    80ac:	2339      	movs	r3, #57	; 0x39
    80ae:	f805 3b01 	strb.w	r3, [r5], #1
    80b2:	9910      	ldr	r1, [sp, #64]	; 0x40
    80b4:	e73c      	b.n	7f30 <_dtoa_r+0xcb8>
    80b6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    80b8:	4633      	mov	r3, r6
    80ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    80bc:	2839      	cmp	r0, #57	; 0x39
    80be:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    80c0:	d0f4      	beq.n	80ac <_dtoa_r+0xe34>
    80c2:	2b00      	cmp	r3, #0
    80c4:	dd01      	ble.n	80ca <_dtoa_r+0xe52>
    80c6:	3001      	adds	r0, #1
    80c8:	900b      	str	r0, [sp, #44]	; 0x2c
    80ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
    80cc:	f805 1b01 	strb.w	r1, [r5], #1
    80d0:	e4d6      	b.n	7a80 <_dtoa_r+0x808>
    80d2:	d1bb      	bne.n	804c <_dtoa_r+0xdd4>
    80d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    80d6:	f010 0f01 	tst.w	r0, #1
    80da:	d0b7      	beq.n	804c <_dtoa_r+0xdd4>
    80dc:	e7b1      	b.n	8042 <_dtoa_r+0xdca>
    80de:	2300      	movs	r3, #0
    80e0:	990c      	ldr	r1, [sp, #48]	; 0x30
    80e2:	4620      	mov	r0, r4
    80e4:	220a      	movs	r2, #10
    80e6:	f001 fb05 	bl	96f4 <__multadd>
    80ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
    80ec:	9308      	str	r3, [sp, #32]
    80ee:	900c      	str	r0, [sp, #48]	; 0x30
    80f0:	e4a0      	b.n	7a34 <_dtoa_r+0x7bc>
    80f2:	9908      	ldr	r1, [sp, #32]
    80f4:	290e      	cmp	r1, #14
    80f6:	bf8c      	ite	hi
    80f8:	2700      	movhi	r7, #0
    80fa:	f007 0701 	andls.w	r7, r7, #1
    80fe:	f7ff b9fa 	b.w	74f6 <_dtoa_r+0x27e>
    8102:	f43f ac81 	beq.w	7a08 <_dtoa_r+0x790>
    8106:	331c      	adds	r3, #28
    8108:	e479      	b.n	79fe <_dtoa_r+0x786>
    810a:	2701      	movs	r7, #1
    810c:	f7ff b98a 	b.w	7424 <_dtoa_r+0x1ac>

00008110 <_fflush_r>:
    8110:	690b      	ldr	r3, [r1, #16]
    8112:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8116:	460c      	mov	r4, r1
    8118:	4680      	mov	r8, r0
    811a:	2b00      	cmp	r3, #0
    811c:	d071      	beq.n	8202 <_fflush_r+0xf2>
    811e:	b110      	cbz	r0, 8126 <_fflush_r+0x16>
    8120:	6983      	ldr	r3, [r0, #24]
    8122:	2b00      	cmp	r3, #0
    8124:	d078      	beq.n	8218 <_fflush_r+0x108>
    8126:	f64a 5300 	movw	r3, #44288	; 0xad00
    812a:	f2c0 0300 	movt	r3, #0
    812e:	429c      	cmp	r4, r3
    8130:	bf08      	it	eq
    8132:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    8136:	d010      	beq.n	815a <_fflush_r+0x4a>
    8138:	f64a 5320 	movw	r3, #44320	; 0xad20
    813c:	f2c0 0300 	movt	r3, #0
    8140:	429c      	cmp	r4, r3
    8142:	bf08      	it	eq
    8144:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    8148:	d007      	beq.n	815a <_fflush_r+0x4a>
    814a:	f64a 5340 	movw	r3, #44352	; 0xad40
    814e:	f2c0 0300 	movt	r3, #0
    8152:	429c      	cmp	r4, r3
    8154:	bf08      	it	eq
    8156:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    815a:	89a3      	ldrh	r3, [r4, #12]
    815c:	b21a      	sxth	r2, r3
    815e:	f012 0f08 	tst.w	r2, #8
    8162:	d135      	bne.n	81d0 <_fflush_r+0xc0>
    8164:	6862      	ldr	r2, [r4, #4]
    8166:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    816a:	81a3      	strh	r3, [r4, #12]
    816c:	2a00      	cmp	r2, #0
    816e:	dd5e      	ble.n	822e <_fflush_r+0x11e>
    8170:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    8172:	2e00      	cmp	r6, #0
    8174:	d045      	beq.n	8202 <_fflush_r+0xf2>
    8176:	b29b      	uxth	r3, r3
    8178:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    817c:	bf18      	it	ne
    817e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    8180:	d059      	beq.n	8236 <_fflush_r+0x126>
    8182:	f013 0f04 	tst.w	r3, #4
    8186:	d14a      	bne.n	821e <_fflush_r+0x10e>
    8188:	2300      	movs	r3, #0
    818a:	4640      	mov	r0, r8
    818c:	6a21      	ldr	r1, [r4, #32]
    818e:	462a      	mov	r2, r5
    8190:	47b0      	blx	r6
    8192:	4285      	cmp	r5, r0
    8194:	d138      	bne.n	8208 <_fflush_r+0xf8>
    8196:	89a1      	ldrh	r1, [r4, #12]
    8198:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    819c:	6922      	ldr	r2, [r4, #16]
    819e:	f2c0 0300 	movt	r3, #0
    81a2:	ea01 0303 	and.w	r3, r1, r3
    81a6:	2100      	movs	r1, #0
    81a8:	6061      	str	r1, [r4, #4]
    81aa:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    81ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
    81b0:	81a3      	strh	r3, [r4, #12]
    81b2:	6022      	str	r2, [r4, #0]
    81b4:	bf18      	it	ne
    81b6:	6565      	strne	r5, [r4, #84]	; 0x54
    81b8:	b319      	cbz	r1, 8202 <_fflush_r+0xf2>
    81ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
    81be:	4299      	cmp	r1, r3
    81c0:	d002      	beq.n	81c8 <_fflush_r+0xb8>
    81c2:	4640      	mov	r0, r8
    81c4:	f000 f998 	bl	84f8 <_free_r>
    81c8:	2000      	movs	r0, #0
    81ca:	6360      	str	r0, [r4, #52]	; 0x34
    81cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    81d0:	6926      	ldr	r6, [r4, #16]
    81d2:	b1b6      	cbz	r6, 8202 <_fflush_r+0xf2>
    81d4:	6825      	ldr	r5, [r4, #0]
    81d6:	6026      	str	r6, [r4, #0]
    81d8:	1bad      	subs	r5, r5, r6
    81da:	f012 0f03 	tst.w	r2, #3
    81de:	bf0c      	ite	eq
    81e0:	6963      	ldreq	r3, [r4, #20]
    81e2:	2300      	movne	r3, #0
    81e4:	60a3      	str	r3, [r4, #8]
    81e6:	e00a      	b.n	81fe <_fflush_r+0xee>
    81e8:	4632      	mov	r2, r6
    81ea:	462b      	mov	r3, r5
    81ec:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    81ee:	4640      	mov	r0, r8
    81f0:	6a21      	ldr	r1, [r4, #32]
    81f2:	47b8      	blx	r7
    81f4:	2800      	cmp	r0, #0
    81f6:	ebc0 0505 	rsb	r5, r0, r5
    81fa:	4406      	add	r6, r0
    81fc:	dd04      	ble.n	8208 <_fflush_r+0xf8>
    81fe:	2d00      	cmp	r5, #0
    8200:	dcf2      	bgt.n	81e8 <_fflush_r+0xd8>
    8202:	2000      	movs	r0, #0
    8204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8208:	89a3      	ldrh	r3, [r4, #12]
    820a:	f04f 30ff 	mov.w	r0, #4294967295
    820e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    8212:	81a3      	strh	r3, [r4, #12]
    8214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8218:	f000 f8ea 	bl	83f0 <__sinit>
    821c:	e783      	b.n	8126 <_fflush_r+0x16>
    821e:	6862      	ldr	r2, [r4, #4]
    8220:	6b63      	ldr	r3, [r4, #52]	; 0x34
    8222:	1aad      	subs	r5, r5, r2
    8224:	2b00      	cmp	r3, #0
    8226:	d0af      	beq.n	8188 <_fflush_r+0x78>
    8228:	6c23      	ldr	r3, [r4, #64]	; 0x40
    822a:	1aed      	subs	r5, r5, r3
    822c:	e7ac      	b.n	8188 <_fflush_r+0x78>
    822e:	6c22      	ldr	r2, [r4, #64]	; 0x40
    8230:	2a00      	cmp	r2, #0
    8232:	dc9d      	bgt.n	8170 <_fflush_r+0x60>
    8234:	e7e5      	b.n	8202 <_fflush_r+0xf2>
    8236:	2301      	movs	r3, #1
    8238:	4640      	mov	r0, r8
    823a:	6a21      	ldr	r1, [r4, #32]
    823c:	47b0      	blx	r6
    823e:	f1b0 3fff 	cmp.w	r0, #4294967295
    8242:	4605      	mov	r5, r0
    8244:	d002      	beq.n	824c <_fflush_r+0x13c>
    8246:	89a3      	ldrh	r3, [r4, #12]
    8248:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    824a:	e79a      	b.n	8182 <_fflush_r+0x72>
    824c:	f8d8 3000 	ldr.w	r3, [r8]
    8250:	2b1d      	cmp	r3, #29
    8252:	d0d6      	beq.n	8202 <_fflush_r+0xf2>
    8254:	89a3      	ldrh	r3, [r4, #12]
    8256:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    825a:	81a3      	strh	r3, [r4, #12]
    825c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00008260 <fflush>:
    8260:	4601      	mov	r1, r0
    8262:	b128      	cbz	r0, 8270 <fflush+0x10>
    8264:	f240 0354 	movw	r3, #84	; 0x54
    8268:	f2c2 0300 	movt	r3, #8192	; 0x2000
    826c:	6818      	ldr	r0, [r3, #0]
    826e:	e74f      	b.n	8110 <_fflush_r>
    8270:	f64a 4360 	movw	r3, #44128	; 0xac60
    8274:	f248 1111 	movw	r1, #33041	; 0x8111
    8278:	f2c0 0300 	movt	r3, #0
    827c:	f2c0 0100 	movt	r1, #0
    8280:	6818      	ldr	r0, [r3, #0]
    8282:	f000 bbb3 	b.w	89ec <_fwalk_reent>
    8286:	bf00      	nop

00008288 <__sfp_lock_acquire>:
    8288:	4770      	bx	lr
    828a:	bf00      	nop

0000828c <__sfp_lock_release>:
    828c:	4770      	bx	lr
    828e:	bf00      	nop

00008290 <__sinit_lock_acquire>:
    8290:	4770      	bx	lr
    8292:	bf00      	nop

00008294 <__sinit_lock_release>:
    8294:	4770      	bx	lr
    8296:	bf00      	nop

00008298 <__fp_lock>:
    8298:	2000      	movs	r0, #0
    829a:	4770      	bx	lr

0000829c <__fp_unlock>:
    829c:	2000      	movs	r0, #0
    829e:	4770      	bx	lr

000082a0 <__fp_unlock_all>:
    82a0:	f240 0354 	movw	r3, #84	; 0x54
    82a4:	f248 219d 	movw	r1, #33437	; 0x829d
    82a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    82ac:	f2c0 0100 	movt	r1, #0
    82b0:	6818      	ldr	r0, [r3, #0]
    82b2:	f000 bbc5 	b.w	8a40 <_fwalk>
    82b6:	bf00      	nop

000082b8 <__fp_lock_all>:
    82b8:	f240 0354 	movw	r3, #84	; 0x54
    82bc:	f248 2199 	movw	r1, #33433	; 0x8299
    82c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    82c4:	f2c0 0100 	movt	r1, #0
    82c8:	6818      	ldr	r0, [r3, #0]
    82ca:	f000 bbb9 	b.w	8a40 <_fwalk>
    82ce:	bf00      	nop

000082d0 <_cleanup_r>:
    82d0:	f24a 0165 	movw	r1, #41061	; 0xa065
    82d4:	f2c0 0100 	movt	r1, #0
    82d8:	f000 bbb2 	b.w	8a40 <_fwalk>

000082dc <_cleanup>:
    82dc:	f64a 4360 	movw	r3, #44128	; 0xac60
    82e0:	f2c0 0300 	movt	r3, #0
    82e4:	6818      	ldr	r0, [r3, #0]
    82e6:	e7f3      	b.n	82d0 <_cleanup_r>

000082e8 <std>:
    82e8:	b510      	push	{r4, lr}
    82ea:	4604      	mov	r4, r0
    82ec:	2300      	movs	r3, #0
    82ee:	305c      	adds	r0, #92	; 0x5c
    82f0:	81a1      	strh	r1, [r4, #12]
    82f2:	4619      	mov	r1, r3
    82f4:	81e2      	strh	r2, [r4, #14]
    82f6:	2208      	movs	r2, #8
    82f8:	6023      	str	r3, [r4, #0]
    82fa:	6063      	str	r3, [r4, #4]
    82fc:	60a3      	str	r3, [r4, #8]
    82fe:	6663      	str	r3, [r4, #100]	; 0x64
    8300:	6123      	str	r3, [r4, #16]
    8302:	6163      	str	r3, [r4, #20]
    8304:	61a3      	str	r3, [r4, #24]
    8306:	f000 fdc7 	bl	8e98 <memset>
    830a:	f649 5025 	movw	r0, #40229	; 0x9d25
    830e:	f649 41e9 	movw	r1, #40169	; 0x9ce9
    8312:	f649 42c1 	movw	r2, #40129	; 0x9cc1
    8316:	f649 43b9 	movw	r3, #40121	; 0x9cb9
    831a:	f2c0 0000 	movt	r0, #0
    831e:	f2c0 0100 	movt	r1, #0
    8322:	f2c0 0200 	movt	r2, #0
    8326:	f2c0 0300 	movt	r3, #0
    832a:	6260      	str	r0, [r4, #36]	; 0x24
    832c:	62a1      	str	r1, [r4, #40]	; 0x28
    832e:	62e2      	str	r2, [r4, #44]	; 0x2c
    8330:	6323      	str	r3, [r4, #48]	; 0x30
    8332:	6224      	str	r4, [r4, #32]
    8334:	bd10      	pop	{r4, pc}
    8336:	bf00      	nop

00008338 <__sfmoreglue>:
    8338:	b570      	push	{r4, r5, r6, lr}
    833a:	2568      	movs	r5, #104	; 0x68
    833c:	460e      	mov	r6, r1
    833e:	fb05 f501 	mul.w	r5, r5, r1
    8342:	f105 010c 	add.w	r1, r5, #12
    8346:	f7fb fa8f 	bl	3868 <_malloc_r>
    834a:	4604      	mov	r4, r0
    834c:	b148      	cbz	r0, 8362 <__sfmoreglue+0x2a>
    834e:	f100 030c 	add.w	r3, r0, #12
    8352:	2100      	movs	r1, #0
    8354:	6046      	str	r6, [r0, #4]
    8356:	462a      	mov	r2, r5
    8358:	4618      	mov	r0, r3
    835a:	6021      	str	r1, [r4, #0]
    835c:	60a3      	str	r3, [r4, #8]
    835e:	f000 fd9b 	bl	8e98 <memset>
    8362:	4620      	mov	r0, r4
    8364:	bd70      	pop	{r4, r5, r6, pc}
    8366:	bf00      	nop

00008368 <__sfp>:
    8368:	f64a 4360 	movw	r3, #44128	; 0xac60
    836c:	f2c0 0300 	movt	r3, #0
    8370:	b570      	push	{r4, r5, r6, lr}
    8372:	681d      	ldr	r5, [r3, #0]
    8374:	4606      	mov	r6, r0
    8376:	69ab      	ldr	r3, [r5, #24]
    8378:	2b00      	cmp	r3, #0
    837a:	d02a      	beq.n	83d2 <__sfp+0x6a>
    837c:	35d8      	adds	r5, #216	; 0xd8
    837e:	686b      	ldr	r3, [r5, #4]
    8380:	68ac      	ldr	r4, [r5, #8]
    8382:	3b01      	subs	r3, #1
    8384:	d503      	bpl.n	838e <__sfp+0x26>
    8386:	e020      	b.n	83ca <__sfp+0x62>
    8388:	3468      	adds	r4, #104	; 0x68
    838a:	3b01      	subs	r3, #1
    838c:	d41d      	bmi.n	83ca <__sfp+0x62>
    838e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    8392:	2a00      	cmp	r2, #0
    8394:	d1f8      	bne.n	8388 <__sfp+0x20>
    8396:	2500      	movs	r5, #0
    8398:	f04f 33ff 	mov.w	r3, #4294967295
    839c:	6665      	str	r5, [r4, #100]	; 0x64
    839e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    83a2:	81e3      	strh	r3, [r4, #14]
    83a4:	4629      	mov	r1, r5
    83a6:	f04f 0301 	mov.w	r3, #1
    83aa:	6025      	str	r5, [r4, #0]
    83ac:	81a3      	strh	r3, [r4, #12]
    83ae:	2208      	movs	r2, #8
    83b0:	60a5      	str	r5, [r4, #8]
    83b2:	6065      	str	r5, [r4, #4]
    83b4:	6125      	str	r5, [r4, #16]
    83b6:	6165      	str	r5, [r4, #20]
    83b8:	61a5      	str	r5, [r4, #24]
    83ba:	f000 fd6d 	bl	8e98 <memset>
    83be:	64e5      	str	r5, [r4, #76]	; 0x4c
    83c0:	6365      	str	r5, [r4, #52]	; 0x34
    83c2:	63a5      	str	r5, [r4, #56]	; 0x38
    83c4:	64a5      	str	r5, [r4, #72]	; 0x48
    83c6:	4620      	mov	r0, r4
    83c8:	bd70      	pop	{r4, r5, r6, pc}
    83ca:	6828      	ldr	r0, [r5, #0]
    83cc:	b128      	cbz	r0, 83da <__sfp+0x72>
    83ce:	4605      	mov	r5, r0
    83d0:	e7d5      	b.n	837e <__sfp+0x16>
    83d2:	4628      	mov	r0, r5
    83d4:	f000 f80c 	bl	83f0 <__sinit>
    83d8:	e7d0      	b.n	837c <__sfp+0x14>
    83da:	4630      	mov	r0, r6
    83dc:	2104      	movs	r1, #4
    83de:	f7ff ffab 	bl	8338 <__sfmoreglue>
    83e2:	6028      	str	r0, [r5, #0]
    83e4:	2800      	cmp	r0, #0
    83e6:	d1f2      	bne.n	83ce <__sfp+0x66>
    83e8:	230c      	movs	r3, #12
    83ea:	4604      	mov	r4, r0
    83ec:	6033      	str	r3, [r6, #0]
    83ee:	e7ea      	b.n	83c6 <__sfp+0x5e>

000083f0 <__sinit>:
    83f0:	b570      	push	{r4, r5, r6, lr}
    83f2:	6986      	ldr	r6, [r0, #24]
    83f4:	4604      	mov	r4, r0
    83f6:	b106      	cbz	r6, 83fa <__sinit+0xa>
    83f8:	bd70      	pop	{r4, r5, r6, pc}
    83fa:	f248 23d1 	movw	r3, #33489	; 0x82d1
    83fe:	2501      	movs	r5, #1
    8400:	f2c0 0300 	movt	r3, #0
    8404:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    8408:	6283      	str	r3, [r0, #40]	; 0x28
    840a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    840e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    8412:	6185      	str	r5, [r0, #24]
    8414:	f7ff ffa8 	bl	8368 <__sfp>
    8418:	6060      	str	r0, [r4, #4]
    841a:	4620      	mov	r0, r4
    841c:	f7ff ffa4 	bl	8368 <__sfp>
    8420:	60a0      	str	r0, [r4, #8]
    8422:	4620      	mov	r0, r4
    8424:	f7ff ffa0 	bl	8368 <__sfp>
    8428:	4632      	mov	r2, r6
    842a:	2104      	movs	r1, #4
    842c:	4623      	mov	r3, r4
    842e:	60e0      	str	r0, [r4, #12]
    8430:	6860      	ldr	r0, [r4, #4]
    8432:	f7ff ff59 	bl	82e8 <std>
    8436:	462a      	mov	r2, r5
    8438:	68a0      	ldr	r0, [r4, #8]
    843a:	2109      	movs	r1, #9
    843c:	4623      	mov	r3, r4
    843e:	f7ff ff53 	bl	82e8 <std>
    8442:	4623      	mov	r3, r4
    8444:	68e0      	ldr	r0, [r4, #12]
    8446:	2112      	movs	r1, #18
    8448:	2202      	movs	r2, #2
    844a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    844e:	e74b      	b.n	82e8 <std>

00008450 <_malloc_trim_r>:
    8450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8452:	f240 1448 	movw	r4, #328	; 0x148
    8456:	f2c2 0400 	movt	r4, #8192	; 0x2000
    845a:	460f      	mov	r7, r1
    845c:	4605      	mov	r5, r0
    845e:	f7fb fcd5 	bl	3e0c <__malloc_lock>
    8462:	68a3      	ldr	r3, [r4, #8]
    8464:	685e      	ldr	r6, [r3, #4]
    8466:	f026 0603 	bic.w	r6, r6, #3
    846a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    846e:	330f      	adds	r3, #15
    8470:	1bdf      	subs	r7, r3, r7
    8472:	0b3f      	lsrs	r7, r7, #12
    8474:	3f01      	subs	r7, #1
    8476:	033f      	lsls	r7, r7, #12
    8478:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    847c:	db07      	blt.n	848e <_malloc_trim_r+0x3e>
    847e:	2100      	movs	r1, #0
    8480:	4628      	mov	r0, r5
    8482:	f7fb fdc1 	bl	4008 <_sbrk_r>
    8486:	68a3      	ldr	r3, [r4, #8]
    8488:	18f3      	adds	r3, r6, r3
    848a:	4283      	cmp	r3, r0
    848c:	d004      	beq.n	8498 <_malloc_trim_r+0x48>
    848e:	4628      	mov	r0, r5
    8490:	f7fb fcbe 	bl	3e10 <__malloc_unlock>
    8494:	2000      	movs	r0, #0
    8496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8498:	4279      	negs	r1, r7
    849a:	4628      	mov	r0, r5
    849c:	f7fb fdb4 	bl	4008 <_sbrk_r>
    84a0:	f1b0 3fff 	cmp.w	r0, #4294967295
    84a4:	d010      	beq.n	84c8 <_malloc_trim_r+0x78>
    84a6:	68a2      	ldr	r2, [r4, #8]
    84a8:	f240 538c 	movw	r3, #1420	; 0x58c
    84ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    84b0:	1bf6      	subs	r6, r6, r7
    84b2:	f046 0601 	orr.w	r6, r6, #1
    84b6:	4628      	mov	r0, r5
    84b8:	6056      	str	r6, [r2, #4]
    84ba:	681a      	ldr	r2, [r3, #0]
    84bc:	1bd7      	subs	r7, r2, r7
    84be:	601f      	str	r7, [r3, #0]
    84c0:	f7fb fca6 	bl	3e10 <__malloc_unlock>
    84c4:	2001      	movs	r0, #1
    84c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    84c8:	2100      	movs	r1, #0
    84ca:	4628      	mov	r0, r5
    84cc:	f7fb fd9c 	bl	4008 <_sbrk_r>
    84d0:	68a3      	ldr	r3, [r4, #8]
    84d2:	1ac2      	subs	r2, r0, r3
    84d4:	2a0f      	cmp	r2, #15
    84d6:	ddda      	ble.n	848e <_malloc_trim_r+0x3e>
    84d8:	f240 5450 	movw	r4, #1360	; 0x550
    84dc:	f240 518c 	movw	r1, #1420	; 0x58c
    84e0:	f2c2 0400 	movt	r4, #8192	; 0x2000
    84e4:	f2c2 0100 	movt	r1, #8192	; 0x2000
    84e8:	f042 0201 	orr.w	r2, r2, #1
    84ec:	6824      	ldr	r4, [r4, #0]
    84ee:	1b00      	subs	r0, r0, r4
    84f0:	6008      	str	r0, [r1, #0]
    84f2:	605a      	str	r2, [r3, #4]
    84f4:	e7cb      	b.n	848e <_malloc_trim_r+0x3e>
    84f6:	bf00      	nop

000084f8 <_free_r>:
    84f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    84fc:	4605      	mov	r5, r0
    84fe:	460c      	mov	r4, r1
    8500:	2900      	cmp	r1, #0
    8502:	f000 8088 	beq.w	8616 <_free_r+0x11e>
    8506:	f7fb fc81 	bl	3e0c <__malloc_lock>
    850a:	f1a4 0208 	sub.w	r2, r4, #8
    850e:	f240 1048 	movw	r0, #328	; 0x148
    8512:	6856      	ldr	r6, [r2, #4]
    8514:	f2c2 0000 	movt	r0, #8192	; 0x2000
    8518:	f026 0301 	bic.w	r3, r6, #1
    851c:	f8d0 c008 	ldr.w	ip, [r0, #8]
    8520:	18d1      	adds	r1, r2, r3
    8522:	458c      	cmp	ip, r1
    8524:	684f      	ldr	r7, [r1, #4]
    8526:	f027 0703 	bic.w	r7, r7, #3
    852a:	f000 8095 	beq.w	8658 <_free_r+0x160>
    852e:	f016 0601 	ands.w	r6, r6, #1
    8532:	604f      	str	r7, [r1, #4]
    8534:	d05f      	beq.n	85f6 <_free_r+0xfe>
    8536:	2600      	movs	r6, #0
    8538:	19cc      	adds	r4, r1, r7
    853a:	6864      	ldr	r4, [r4, #4]
    853c:	f014 0f01 	tst.w	r4, #1
    8540:	d106      	bne.n	8550 <_free_r+0x58>
    8542:	19db      	adds	r3, r3, r7
    8544:	2e00      	cmp	r6, #0
    8546:	d07a      	beq.n	863e <_free_r+0x146>
    8548:	688c      	ldr	r4, [r1, #8]
    854a:	68c9      	ldr	r1, [r1, #12]
    854c:	608c      	str	r4, [r1, #8]
    854e:	60e1      	str	r1, [r4, #12]
    8550:	f043 0101 	orr.w	r1, r3, #1
    8554:	50d3      	str	r3, [r2, r3]
    8556:	6051      	str	r1, [r2, #4]
    8558:	2e00      	cmp	r6, #0
    855a:	d147      	bne.n	85ec <_free_r+0xf4>
    855c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    8560:	d35b      	bcc.n	861a <_free_r+0x122>
    8562:	0a59      	lsrs	r1, r3, #9
    8564:	2904      	cmp	r1, #4
    8566:	bf9e      	ittt	ls
    8568:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    856c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    8570:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    8574:	d928      	bls.n	85c8 <_free_r+0xd0>
    8576:	2914      	cmp	r1, #20
    8578:	bf9c      	itt	ls
    857a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    857e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    8582:	d921      	bls.n	85c8 <_free_r+0xd0>
    8584:	2954      	cmp	r1, #84	; 0x54
    8586:	bf9e      	ittt	ls
    8588:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    858c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    8590:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    8594:	d918      	bls.n	85c8 <_free_r+0xd0>
    8596:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    859a:	bf9e      	ittt	ls
    859c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    85a0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    85a4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    85a8:	d90e      	bls.n	85c8 <_free_r+0xd0>
    85aa:	f240 5c54 	movw	ip, #1364	; 0x554
    85ae:	4561      	cmp	r1, ip
    85b0:	bf95      	itete	ls
    85b2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    85b6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    85ba:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    85be:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    85c2:	bf98      	it	ls
    85c4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    85c8:	1904      	adds	r4, r0, r4
    85ca:	68a1      	ldr	r1, [r4, #8]
    85cc:	42a1      	cmp	r1, r4
    85ce:	d103      	bne.n	85d8 <_free_r+0xe0>
    85d0:	e064      	b.n	869c <_free_r+0x1a4>
    85d2:	6889      	ldr	r1, [r1, #8]
    85d4:	428c      	cmp	r4, r1
    85d6:	d004      	beq.n	85e2 <_free_r+0xea>
    85d8:	6848      	ldr	r0, [r1, #4]
    85da:	f020 0003 	bic.w	r0, r0, #3
    85de:	4283      	cmp	r3, r0
    85e0:	d3f7      	bcc.n	85d2 <_free_r+0xda>
    85e2:	68cb      	ldr	r3, [r1, #12]
    85e4:	60d3      	str	r3, [r2, #12]
    85e6:	6091      	str	r1, [r2, #8]
    85e8:	60ca      	str	r2, [r1, #12]
    85ea:	609a      	str	r2, [r3, #8]
    85ec:	4628      	mov	r0, r5
    85ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    85f2:	f7fb bc0d 	b.w	3e10 <__malloc_unlock>
    85f6:	f854 4c08 	ldr.w	r4, [r4, #-8]
    85fa:	f100 0c08 	add.w	ip, r0, #8
    85fe:	1b12      	subs	r2, r2, r4
    8600:	191b      	adds	r3, r3, r4
    8602:	6894      	ldr	r4, [r2, #8]
    8604:	4564      	cmp	r4, ip
    8606:	d047      	beq.n	8698 <_free_r+0x1a0>
    8608:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    860c:	f8cc 4008 	str.w	r4, [ip, #8]
    8610:	f8c4 c00c 	str.w	ip, [r4, #12]
    8614:	e790      	b.n	8538 <_free_r+0x40>
    8616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    861a:	08db      	lsrs	r3, r3, #3
    861c:	f04f 0c01 	mov.w	ip, #1
    8620:	6846      	ldr	r6, [r0, #4]
    8622:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    8626:	109b      	asrs	r3, r3, #2
    8628:	fa0c f303 	lsl.w	r3, ip, r3
    862c:	60d1      	str	r1, [r2, #12]
    862e:	688c      	ldr	r4, [r1, #8]
    8630:	ea46 0303 	orr.w	r3, r6, r3
    8634:	6043      	str	r3, [r0, #4]
    8636:	6094      	str	r4, [r2, #8]
    8638:	60e2      	str	r2, [r4, #12]
    863a:	608a      	str	r2, [r1, #8]
    863c:	e7d6      	b.n	85ec <_free_r+0xf4>
    863e:	688c      	ldr	r4, [r1, #8]
    8640:	4f1c      	ldr	r7, [pc, #112]	; (86b4 <_free_r+0x1bc>)
    8642:	42bc      	cmp	r4, r7
    8644:	d181      	bne.n	854a <_free_r+0x52>
    8646:	50d3      	str	r3, [r2, r3]
    8648:	f043 0301 	orr.w	r3, r3, #1
    864c:	60e2      	str	r2, [r4, #12]
    864e:	60a2      	str	r2, [r4, #8]
    8650:	6053      	str	r3, [r2, #4]
    8652:	6094      	str	r4, [r2, #8]
    8654:	60d4      	str	r4, [r2, #12]
    8656:	e7c9      	b.n	85ec <_free_r+0xf4>
    8658:	18fb      	adds	r3, r7, r3
    865a:	f016 0f01 	tst.w	r6, #1
    865e:	d107      	bne.n	8670 <_free_r+0x178>
    8660:	f854 1c08 	ldr.w	r1, [r4, #-8]
    8664:	1a52      	subs	r2, r2, r1
    8666:	185b      	adds	r3, r3, r1
    8668:	68d4      	ldr	r4, [r2, #12]
    866a:	6891      	ldr	r1, [r2, #8]
    866c:	60a1      	str	r1, [r4, #8]
    866e:	60cc      	str	r4, [r1, #12]
    8670:	f240 5154 	movw	r1, #1364	; 0x554
    8674:	6082      	str	r2, [r0, #8]
    8676:	f2c2 0100 	movt	r1, #8192	; 0x2000
    867a:	f043 0001 	orr.w	r0, r3, #1
    867e:	6050      	str	r0, [r2, #4]
    8680:	680a      	ldr	r2, [r1, #0]
    8682:	4293      	cmp	r3, r2
    8684:	d3b2      	bcc.n	85ec <_free_r+0xf4>
    8686:	f240 5388 	movw	r3, #1416	; 0x588
    868a:	4628      	mov	r0, r5
    868c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8690:	6819      	ldr	r1, [r3, #0]
    8692:	f7ff fedd 	bl	8450 <_malloc_trim_r>
    8696:	e7a9      	b.n	85ec <_free_r+0xf4>
    8698:	2601      	movs	r6, #1
    869a:	e74d      	b.n	8538 <_free_r+0x40>
    869c:	2601      	movs	r6, #1
    869e:	6844      	ldr	r4, [r0, #4]
    86a0:	ea4f 0cac 	mov.w	ip, ip, asr #2
    86a4:	460b      	mov	r3, r1
    86a6:	fa06 fc0c 	lsl.w	ip, r6, ip
    86aa:	ea44 040c 	orr.w	r4, r4, ip
    86ae:	6044      	str	r4, [r0, #4]
    86b0:	e798      	b.n	85e4 <_free_r+0xec>
    86b2:	bf00      	nop
    86b4:	20000150 	.word	0x20000150

000086b8 <__sfvwrite_r>:
    86b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    86bc:	6893      	ldr	r3, [r2, #8]
    86be:	b085      	sub	sp, #20
    86c0:	4690      	mov	r8, r2
    86c2:	460c      	mov	r4, r1
    86c4:	9003      	str	r0, [sp, #12]
    86c6:	2b00      	cmp	r3, #0
    86c8:	d064      	beq.n	8794 <__sfvwrite_r+0xdc>
    86ca:	8988      	ldrh	r0, [r1, #12]
    86cc:	fa1f fa80 	uxth.w	sl, r0
    86d0:	f01a 0f08 	tst.w	sl, #8
    86d4:	f000 80a0 	beq.w	8818 <__sfvwrite_r+0x160>
    86d8:	690b      	ldr	r3, [r1, #16]
    86da:	2b00      	cmp	r3, #0
    86dc:	f000 809c 	beq.w	8818 <__sfvwrite_r+0x160>
    86e0:	f01a 0b02 	ands.w	fp, sl, #2
    86e4:	f8d8 5000 	ldr.w	r5, [r8]
    86e8:	bf1c      	itt	ne
    86ea:	f04f 0a00 	movne.w	sl, #0
    86ee:	4657      	movne	r7, sl
    86f0:	d136      	bne.n	8760 <__sfvwrite_r+0xa8>
    86f2:	f01a 0a01 	ands.w	sl, sl, #1
    86f6:	bf1d      	ittte	ne
    86f8:	46dc      	movne	ip, fp
    86fa:	46d9      	movne	r9, fp
    86fc:	465f      	movne	r7, fp
    86fe:	4656      	moveq	r6, sl
    8700:	d152      	bne.n	87a8 <__sfvwrite_r+0xf0>
    8702:	b326      	cbz	r6, 874e <__sfvwrite_r+0x96>
    8704:	b280      	uxth	r0, r0
    8706:	68a7      	ldr	r7, [r4, #8]
    8708:	f410 7f00 	tst.w	r0, #512	; 0x200
    870c:	f000 808f 	beq.w	882e <__sfvwrite_r+0x176>
    8710:	42be      	cmp	r6, r7
    8712:	46bb      	mov	fp, r7
    8714:	f080 80a7 	bcs.w	8866 <__sfvwrite_r+0x1ae>
    8718:	6820      	ldr	r0, [r4, #0]
    871a:	4637      	mov	r7, r6
    871c:	46b3      	mov	fp, r6
    871e:	465a      	mov	r2, fp
    8720:	4651      	mov	r1, sl
    8722:	f000 fb5d 	bl	8de0 <memmove>
    8726:	68a2      	ldr	r2, [r4, #8]
    8728:	6823      	ldr	r3, [r4, #0]
    872a:	46b1      	mov	r9, r6
    872c:	1bd7      	subs	r7, r2, r7
    872e:	60a7      	str	r7, [r4, #8]
    8730:	4637      	mov	r7, r6
    8732:	445b      	add	r3, fp
    8734:	6023      	str	r3, [r4, #0]
    8736:	f8d8 3008 	ldr.w	r3, [r8, #8]
    873a:	ebc9 0606 	rsb	r6, r9, r6
    873e:	44ca      	add	sl, r9
    8740:	1bdf      	subs	r7, r3, r7
    8742:	f8c8 7008 	str.w	r7, [r8, #8]
    8746:	b32f      	cbz	r7, 8794 <__sfvwrite_r+0xdc>
    8748:	89a0      	ldrh	r0, [r4, #12]
    874a:	2e00      	cmp	r6, #0
    874c:	d1da      	bne.n	8704 <__sfvwrite_r+0x4c>
    874e:	f8d5 a000 	ldr.w	sl, [r5]
    8752:	686e      	ldr	r6, [r5, #4]
    8754:	3508      	adds	r5, #8
    8756:	e7d4      	b.n	8702 <__sfvwrite_r+0x4a>
    8758:	f8d5 a000 	ldr.w	sl, [r5]
    875c:	686f      	ldr	r7, [r5, #4]
    875e:	3508      	adds	r5, #8
    8760:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    8764:	bf34      	ite	cc
    8766:	463b      	movcc	r3, r7
    8768:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    876c:	4652      	mov	r2, sl
    876e:	9803      	ldr	r0, [sp, #12]
    8770:	2f00      	cmp	r7, #0
    8772:	d0f1      	beq.n	8758 <__sfvwrite_r+0xa0>
    8774:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    8776:	6a21      	ldr	r1, [r4, #32]
    8778:	47b0      	blx	r6
    877a:	2800      	cmp	r0, #0
    877c:	4482      	add	sl, r0
    877e:	ebc0 0707 	rsb	r7, r0, r7
    8782:	f340 80ec 	ble.w	895e <__sfvwrite_r+0x2a6>
    8786:	f8d8 3008 	ldr.w	r3, [r8, #8]
    878a:	1a18      	subs	r0, r3, r0
    878c:	f8c8 0008 	str.w	r0, [r8, #8]
    8790:	2800      	cmp	r0, #0
    8792:	d1e5      	bne.n	8760 <__sfvwrite_r+0xa8>
    8794:	2000      	movs	r0, #0
    8796:	b005      	add	sp, #20
    8798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    879c:	f8d5 9000 	ldr.w	r9, [r5]
    87a0:	f04f 0c00 	mov.w	ip, #0
    87a4:	686f      	ldr	r7, [r5, #4]
    87a6:	3508      	adds	r5, #8
    87a8:	2f00      	cmp	r7, #0
    87aa:	d0f7      	beq.n	879c <__sfvwrite_r+0xe4>
    87ac:	f1bc 0f00 	cmp.w	ip, #0
    87b0:	f000 80b5 	beq.w	891e <__sfvwrite_r+0x266>
    87b4:	6963      	ldr	r3, [r4, #20]
    87b6:	45bb      	cmp	fp, r7
    87b8:	bf34      	ite	cc
    87ba:	46da      	movcc	sl, fp
    87bc:	46ba      	movcs	sl, r7
    87be:	68a6      	ldr	r6, [r4, #8]
    87c0:	6820      	ldr	r0, [r4, #0]
    87c2:	6922      	ldr	r2, [r4, #16]
    87c4:	199e      	adds	r6, r3, r6
    87c6:	4290      	cmp	r0, r2
    87c8:	bf94      	ite	ls
    87ca:	2200      	movls	r2, #0
    87cc:	2201      	movhi	r2, #1
    87ce:	45b2      	cmp	sl, r6
    87d0:	bfd4      	ite	le
    87d2:	2200      	movle	r2, #0
    87d4:	f002 0201 	andgt.w	r2, r2, #1
    87d8:	2a00      	cmp	r2, #0
    87da:	f040 80ae 	bne.w	893a <__sfvwrite_r+0x282>
    87de:	459a      	cmp	sl, r3
    87e0:	f2c0 8082 	blt.w	88e8 <__sfvwrite_r+0x230>
    87e4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    87e6:	464a      	mov	r2, r9
    87e8:	f8cd c004 	str.w	ip, [sp, #4]
    87ec:	9803      	ldr	r0, [sp, #12]
    87ee:	6a21      	ldr	r1, [r4, #32]
    87f0:	47b0      	blx	r6
    87f2:	f8dd c004 	ldr.w	ip, [sp, #4]
    87f6:	1e06      	subs	r6, r0, #0
    87f8:	f340 80b1 	ble.w	895e <__sfvwrite_r+0x2a6>
    87fc:	ebbb 0b06 	subs.w	fp, fp, r6
    8800:	f000 8086 	beq.w	8910 <__sfvwrite_r+0x258>
    8804:	f8d8 3008 	ldr.w	r3, [r8, #8]
    8808:	44b1      	add	r9, r6
    880a:	1bbf      	subs	r7, r7, r6
    880c:	1b9e      	subs	r6, r3, r6
    880e:	f8c8 6008 	str.w	r6, [r8, #8]
    8812:	2e00      	cmp	r6, #0
    8814:	d1c8      	bne.n	87a8 <__sfvwrite_r+0xf0>
    8816:	e7bd      	b.n	8794 <__sfvwrite_r+0xdc>
    8818:	9803      	ldr	r0, [sp, #12]
    881a:	4621      	mov	r1, r4
    881c:	f7fe fc1a 	bl	7054 <__swsetup_r>
    8820:	2800      	cmp	r0, #0
    8822:	f040 80d4 	bne.w	89ce <__sfvwrite_r+0x316>
    8826:	89a0      	ldrh	r0, [r4, #12]
    8828:	fa1f fa80 	uxth.w	sl, r0
    882c:	e758      	b.n	86e0 <__sfvwrite_r+0x28>
    882e:	6820      	ldr	r0, [r4, #0]
    8830:	46b9      	mov	r9, r7
    8832:	6923      	ldr	r3, [r4, #16]
    8834:	4298      	cmp	r0, r3
    8836:	bf94      	ite	ls
    8838:	2300      	movls	r3, #0
    883a:	2301      	movhi	r3, #1
    883c:	42b7      	cmp	r7, r6
    883e:	bf2c      	ite	cs
    8840:	2300      	movcs	r3, #0
    8842:	f003 0301 	andcc.w	r3, r3, #1
    8846:	2b00      	cmp	r3, #0
    8848:	f040 809d 	bne.w	8986 <__sfvwrite_r+0x2ce>
    884c:	6963      	ldr	r3, [r4, #20]
    884e:	429e      	cmp	r6, r3
    8850:	f0c0 808c 	bcc.w	896c <__sfvwrite_r+0x2b4>
    8854:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    8856:	4652      	mov	r2, sl
    8858:	9803      	ldr	r0, [sp, #12]
    885a:	6a21      	ldr	r1, [r4, #32]
    885c:	47b8      	blx	r7
    885e:	1e07      	subs	r7, r0, #0
    8860:	dd7d      	ble.n	895e <__sfvwrite_r+0x2a6>
    8862:	46b9      	mov	r9, r7
    8864:	e767      	b.n	8736 <__sfvwrite_r+0x7e>
    8866:	f410 6f90 	tst.w	r0, #1152	; 0x480
    886a:	bf08      	it	eq
    886c:	6820      	ldreq	r0, [r4, #0]
    886e:	f43f af56 	beq.w	871e <__sfvwrite_r+0x66>
    8872:	6962      	ldr	r2, [r4, #20]
    8874:	6921      	ldr	r1, [r4, #16]
    8876:	6823      	ldr	r3, [r4, #0]
    8878:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    887c:	1a5b      	subs	r3, r3, r1
    887e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    8882:	f103 0c01 	add.w	ip, r3, #1
    8886:	44b4      	add	ip, r6
    8888:	ea4f 0969 	mov.w	r9, r9, asr #1
    888c:	45e1      	cmp	r9, ip
    888e:	464a      	mov	r2, r9
    8890:	bf3c      	itt	cc
    8892:	46e1      	movcc	r9, ip
    8894:	464a      	movcc	r2, r9
    8896:	f410 6f80 	tst.w	r0, #1024	; 0x400
    889a:	f000 8083 	beq.w	89a4 <__sfvwrite_r+0x2ec>
    889e:	4611      	mov	r1, r2
    88a0:	9803      	ldr	r0, [sp, #12]
    88a2:	9302      	str	r3, [sp, #8]
    88a4:	f7fa ffe0 	bl	3868 <_malloc_r>
    88a8:	9b02      	ldr	r3, [sp, #8]
    88aa:	2800      	cmp	r0, #0
    88ac:	f000 8099 	beq.w	89e2 <__sfvwrite_r+0x32a>
    88b0:	461a      	mov	r2, r3
    88b2:	6921      	ldr	r1, [r4, #16]
    88b4:	9302      	str	r3, [sp, #8]
    88b6:	9001      	str	r0, [sp, #4]
    88b8:	f000 f9ca 	bl	8c50 <memcpy>
    88bc:	89a2      	ldrh	r2, [r4, #12]
    88be:	9b02      	ldr	r3, [sp, #8]
    88c0:	f8dd c004 	ldr.w	ip, [sp, #4]
    88c4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    88c8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    88cc:	81a2      	strh	r2, [r4, #12]
    88ce:	ebc3 0209 	rsb	r2, r3, r9
    88d2:	eb0c 0003 	add.w	r0, ip, r3
    88d6:	4637      	mov	r7, r6
    88d8:	46b3      	mov	fp, r6
    88da:	60a2      	str	r2, [r4, #8]
    88dc:	f8c4 c010 	str.w	ip, [r4, #16]
    88e0:	6020      	str	r0, [r4, #0]
    88e2:	f8c4 9014 	str.w	r9, [r4, #20]
    88e6:	e71a      	b.n	871e <__sfvwrite_r+0x66>
    88e8:	4652      	mov	r2, sl
    88ea:	4649      	mov	r1, r9
    88ec:	4656      	mov	r6, sl
    88ee:	f8cd c004 	str.w	ip, [sp, #4]
    88f2:	f000 fa75 	bl	8de0 <memmove>
    88f6:	68a2      	ldr	r2, [r4, #8]
    88f8:	6823      	ldr	r3, [r4, #0]
    88fa:	ebbb 0b06 	subs.w	fp, fp, r6
    88fe:	ebca 0202 	rsb	r2, sl, r2
    8902:	f8dd c004 	ldr.w	ip, [sp, #4]
    8906:	4453      	add	r3, sl
    8908:	60a2      	str	r2, [r4, #8]
    890a:	6023      	str	r3, [r4, #0]
    890c:	f47f af7a 	bne.w	8804 <__sfvwrite_r+0x14c>
    8910:	9803      	ldr	r0, [sp, #12]
    8912:	4621      	mov	r1, r4
    8914:	f7ff fbfc 	bl	8110 <_fflush_r>
    8918:	bb08      	cbnz	r0, 895e <__sfvwrite_r+0x2a6>
    891a:	46dc      	mov	ip, fp
    891c:	e772      	b.n	8804 <__sfvwrite_r+0x14c>
    891e:	4648      	mov	r0, r9
    8920:	210a      	movs	r1, #10
    8922:	463a      	mov	r2, r7
    8924:	f000 f95a 	bl	8bdc <memchr>
    8928:	2800      	cmp	r0, #0
    892a:	d04b      	beq.n	89c4 <__sfvwrite_r+0x30c>
    892c:	f100 0b01 	add.w	fp, r0, #1
    8930:	f04f 0c01 	mov.w	ip, #1
    8934:	ebc9 0b0b 	rsb	fp, r9, fp
    8938:	e73c      	b.n	87b4 <__sfvwrite_r+0xfc>
    893a:	4649      	mov	r1, r9
    893c:	4632      	mov	r2, r6
    893e:	f8cd c004 	str.w	ip, [sp, #4]
    8942:	f000 fa4d 	bl	8de0 <memmove>
    8946:	6823      	ldr	r3, [r4, #0]
    8948:	4621      	mov	r1, r4
    894a:	9803      	ldr	r0, [sp, #12]
    894c:	199b      	adds	r3, r3, r6
    894e:	6023      	str	r3, [r4, #0]
    8950:	f7ff fbde 	bl	8110 <_fflush_r>
    8954:	f8dd c004 	ldr.w	ip, [sp, #4]
    8958:	2800      	cmp	r0, #0
    895a:	f43f af4f 	beq.w	87fc <__sfvwrite_r+0x144>
    895e:	89a3      	ldrh	r3, [r4, #12]
    8960:	f04f 30ff 	mov.w	r0, #4294967295
    8964:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    8968:	81a3      	strh	r3, [r4, #12]
    896a:	e714      	b.n	8796 <__sfvwrite_r+0xde>
    896c:	4632      	mov	r2, r6
    896e:	4651      	mov	r1, sl
    8970:	f000 fa36 	bl	8de0 <memmove>
    8974:	68a2      	ldr	r2, [r4, #8]
    8976:	6823      	ldr	r3, [r4, #0]
    8978:	4637      	mov	r7, r6
    897a:	1b92      	subs	r2, r2, r6
    897c:	46b1      	mov	r9, r6
    897e:	199b      	adds	r3, r3, r6
    8980:	60a2      	str	r2, [r4, #8]
    8982:	6023      	str	r3, [r4, #0]
    8984:	e6d7      	b.n	8736 <__sfvwrite_r+0x7e>
    8986:	4651      	mov	r1, sl
    8988:	463a      	mov	r2, r7
    898a:	f000 fa29 	bl	8de0 <memmove>
    898e:	6823      	ldr	r3, [r4, #0]
    8990:	9803      	ldr	r0, [sp, #12]
    8992:	4621      	mov	r1, r4
    8994:	19db      	adds	r3, r3, r7
    8996:	6023      	str	r3, [r4, #0]
    8998:	f7ff fbba 	bl	8110 <_fflush_r>
    899c:	2800      	cmp	r0, #0
    899e:	f43f aeca 	beq.w	8736 <__sfvwrite_r+0x7e>
    89a2:	e7dc      	b.n	895e <__sfvwrite_r+0x2a6>
    89a4:	9803      	ldr	r0, [sp, #12]
    89a6:	9302      	str	r3, [sp, #8]
    89a8:	f000 ff8c 	bl	98c4 <_realloc_r>
    89ac:	9b02      	ldr	r3, [sp, #8]
    89ae:	4684      	mov	ip, r0
    89b0:	2800      	cmp	r0, #0
    89b2:	d18c      	bne.n	88ce <__sfvwrite_r+0x216>
    89b4:	6921      	ldr	r1, [r4, #16]
    89b6:	9803      	ldr	r0, [sp, #12]
    89b8:	f7ff fd9e 	bl	84f8 <_free_r>
    89bc:	9903      	ldr	r1, [sp, #12]
    89be:	230c      	movs	r3, #12
    89c0:	600b      	str	r3, [r1, #0]
    89c2:	e7cc      	b.n	895e <__sfvwrite_r+0x2a6>
    89c4:	f107 0b01 	add.w	fp, r7, #1
    89c8:	f04f 0c01 	mov.w	ip, #1
    89cc:	e6f2      	b.n	87b4 <__sfvwrite_r+0xfc>
    89ce:	9903      	ldr	r1, [sp, #12]
    89d0:	2209      	movs	r2, #9
    89d2:	89a3      	ldrh	r3, [r4, #12]
    89d4:	f04f 30ff 	mov.w	r0, #4294967295
    89d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    89dc:	600a      	str	r2, [r1, #0]
    89de:	81a3      	strh	r3, [r4, #12]
    89e0:	e6d9      	b.n	8796 <__sfvwrite_r+0xde>
    89e2:	9a03      	ldr	r2, [sp, #12]
    89e4:	230c      	movs	r3, #12
    89e6:	6013      	str	r3, [r2, #0]
    89e8:	e7b9      	b.n	895e <__sfvwrite_r+0x2a6>
    89ea:	bf00      	nop

000089ec <_fwalk_reent>:
    89ec:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    89f0:	4607      	mov	r7, r0
    89f2:	468a      	mov	sl, r1
    89f4:	f7ff fc48 	bl	8288 <__sfp_lock_acquire>
    89f8:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    89fc:	bf08      	it	eq
    89fe:	46b0      	moveq	r8, r6
    8a00:	d018      	beq.n	8a34 <_fwalk_reent+0x48>
    8a02:	f04f 0800 	mov.w	r8, #0
    8a06:	6875      	ldr	r5, [r6, #4]
    8a08:	68b4      	ldr	r4, [r6, #8]
    8a0a:	3d01      	subs	r5, #1
    8a0c:	d40f      	bmi.n	8a2e <_fwalk_reent+0x42>
    8a0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    8a12:	b14b      	cbz	r3, 8a28 <_fwalk_reent+0x3c>
    8a14:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    8a18:	4621      	mov	r1, r4
    8a1a:	4638      	mov	r0, r7
    8a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
    8a20:	d002      	beq.n	8a28 <_fwalk_reent+0x3c>
    8a22:	47d0      	blx	sl
    8a24:	ea48 0800 	orr.w	r8, r8, r0
    8a28:	3468      	adds	r4, #104	; 0x68
    8a2a:	3d01      	subs	r5, #1
    8a2c:	d5ef      	bpl.n	8a0e <_fwalk_reent+0x22>
    8a2e:	6836      	ldr	r6, [r6, #0]
    8a30:	2e00      	cmp	r6, #0
    8a32:	d1e8      	bne.n	8a06 <_fwalk_reent+0x1a>
    8a34:	f7ff fc2a 	bl	828c <__sfp_lock_release>
    8a38:	4640      	mov	r0, r8
    8a3a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    8a3e:	bf00      	nop

00008a40 <_fwalk>:
    8a40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8a44:	4606      	mov	r6, r0
    8a46:	4688      	mov	r8, r1
    8a48:	f7ff fc1e 	bl	8288 <__sfp_lock_acquire>
    8a4c:	36d8      	adds	r6, #216	; 0xd8
    8a4e:	bf08      	it	eq
    8a50:	4637      	moveq	r7, r6
    8a52:	d015      	beq.n	8a80 <_fwalk+0x40>
    8a54:	2700      	movs	r7, #0
    8a56:	6875      	ldr	r5, [r6, #4]
    8a58:	68b4      	ldr	r4, [r6, #8]
    8a5a:	3d01      	subs	r5, #1
    8a5c:	d40d      	bmi.n	8a7a <_fwalk+0x3a>
    8a5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    8a62:	b13b      	cbz	r3, 8a74 <_fwalk+0x34>
    8a64:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    8a68:	4620      	mov	r0, r4
    8a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
    8a6e:	d001      	beq.n	8a74 <_fwalk+0x34>
    8a70:	47c0      	blx	r8
    8a72:	4307      	orrs	r7, r0
    8a74:	3468      	adds	r4, #104	; 0x68
    8a76:	3d01      	subs	r5, #1
    8a78:	d5f1      	bpl.n	8a5e <_fwalk+0x1e>
    8a7a:	6836      	ldr	r6, [r6, #0]
    8a7c:	2e00      	cmp	r6, #0
    8a7e:	d1ea      	bne.n	8a56 <_fwalk+0x16>
    8a80:	f7ff fc04 	bl	828c <__sfp_lock_release>
    8a84:	4638      	mov	r0, r7
    8a86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8a8a:	bf00      	nop

00008a8c <__locale_charset>:
    8a8c:	f64a 5360 	movw	r3, #44384	; 0xad60
    8a90:	f2c0 0300 	movt	r3, #0
    8a94:	6818      	ldr	r0, [r3, #0]
    8a96:	4770      	bx	lr

00008a98 <_localeconv_r>:
    8a98:	4800      	ldr	r0, [pc, #0]	; (8a9c <_localeconv_r+0x4>)
    8a9a:	4770      	bx	lr
    8a9c:	0000ad64 	.word	0x0000ad64

00008aa0 <localeconv>:
    8aa0:	4800      	ldr	r0, [pc, #0]	; (8aa4 <localeconv+0x4>)
    8aa2:	4770      	bx	lr
    8aa4:	0000ad64 	.word	0x0000ad64

00008aa8 <_setlocale_r>:
    8aa8:	b570      	push	{r4, r5, r6, lr}
    8aaa:	4605      	mov	r5, r0
    8aac:	460e      	mov	r6, r1
    8aae:	4614      	mov	r4, r2
    8ab0:	b172      	cbz	r2, 8ad0 <_setlocale_r+0x28>
    8ab2:	f64a 4164 	movw	r1, #44132	; 0xac64
    8ab6:	4610      	mov	r0, r2
    8ab8:	f2c0 0100 	movt	r1, #0
    8abc:	f001 f944 	bl	9d48 <strcmp>
    8ac0:	b958      	cbnz	r0, 8ada <_setlocale_r+0x32>
    8ac2:	f64a 4064 	movw	r0, #44132	; 0xac64
    8ac6:	622c      	str	r4, [r5, #32]
    8ac8:	f2c0 0000 	movt	r0, #0
    8acc:	61ee      	str	r6, [r5, #28]
    8ace:	bd70      	pop	{r4, r5, r6, pc}
    8ad0:	f64a 4064 	movw	r0, #44132	; 0xac64
    8ad4:	f2c0 0000 	movt	r0, #0
    8ad8:	bd70      	pop	{r4, r5, r6, pc}
    8ada:	f64a 419c 	movw	r1, #44188	; 0xac9c
    8ade:	4620      	mov	r0, r4
    8ae0:	f2c0 0100 	movt	r1, #0
    8ae4:	f001 f930 	bl	9d48 <strcmp>
    8ae8:	2800      	cmp	r0, #0
    8aea:	d0ea      	beq.n	8ac2 <_setlocale_r+0x1a>
    8aec:	2000      	movs	r0, #0
    8aee:	bd70      	pop	{r4, r5, r6, pc}

00008af0 <setlocale>:
    8af0:	f240 0354 	movw	r3, #84	; 0x54
    8af4:	460a      	mov	r2, r1
    8af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8afa:	4601      	mov	r1, r0
    8afc:	6818      	ldr	r0, [r3, #0]
    8afe:	e7d3      	b.n	8aa8 <_setlocale_r>

00008b00 <__smakebuf_r>:
    8b00:	898b      	ldrh	r3, [r1, #12]
    8b02:	b5f0      	push	{r4, r5, r6, r7, lr}
    8b04:	460c      	mov	r4, r1
    8b06:	b29a      	uxth	r2, r3
    8b08:	b091      	sub	sp, #68	; 0x44
    8b0a:	f012 0f02 	tst.w	r2, #2
    8b0e:	4605      	mov	r5, r0
    8b10:	d141      	bne.n	8b96 <__smakebuf_r+0x96>
    8b12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8b16:	2900      	cmp	r1, #0
    8b18:	db18      	blt.n	8b4c <__smakebuf_r+0x4c>
    8b1a:	aa01      	add	r2, sp, #4
    8b1c:	f001 faaa 	bl	a074 <_fstat_r>
    8b20:	2800      	cmp	r0, #0
    8b22:	db11      	blt.n	8b48 <__smakebuf_r+0x48>
    8b24:	9b02      	ldr	r3, [sp, #8]
    8b26:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    8b2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    8b2e:	bf14      	ite	ne
    8b30:	2700      	movne	r7, #0
    8b32:	2701      	moveq	r7, #1
    8b34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    8b38:	d040      	beq.n	8bbc <__smakebuf_r+0xbc>
    8b3a:	89a3      	ldrh	r3, [r4, #12]
    8b3c:	f44f 6680 	mov.w	r6, #1024	; 0x400
    8b40:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    8b44:	81a3      	strh	r3, [r4, #12]
    8b46:	e00b      	b.n	8b60 <__smakebuf_r+0x60>
    8b48:	89a3      	ldrh	r3, [r4, #12]
    8b4a:	b29a      	uxth	r2, r3
    8b4c:	f012 0f80 	tst.w	r2, #128	; 0x80
    8b50:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    8b54:	bf0c      	ite	eq
    8b56:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    8b5a:	2640      	movne	r6, #64	; 0x40
    8b5c:	2700      	movs	r7, #0
    8b5e:	81a3      	strh	r3, [r4, #12]
    8b60:	4628      	mov	r0, r5
    8b62:	4631      	mov	r1, r6
    8b64:	f7fa fe80 	bl	3868 <_malloc_r>
    8b68:	b170      	cbz	r0, 8b88 <__smakebuf_r+0x88>
    8b6a:	89a1      	ldrh	r1, [r4, #12]
    8b6c:	f248 22d1 	movw	r2, #33489	; 0x82d1
    8b70:	f2c0 0200 	movt	r2, #0
    8b74:	6120      	str	r0, [r4, #16]
    8b76:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    8b7a:	6166      	str	r6, [r4, #20]
    8b7c:	62aa      	str	r2, [r5, #40]	; 0x28
    8b7e:	81a1      	strh	r1, [r4, #12]
    8b80:	6020      	str	r0, [r4, #0]
    8b82:	b97f      	cbnz	r7, 8ba4 <__smakebuf_r+0xa4>
    8b84:	b011      	add	sp, #68	; 0x44
    8b86:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8b88:	89a3      	ldrh	r3, [r4, #12]
    8b8a:	f413 7f00 	tst.w	r3, #512	; 0x200
    8b8e:	d1f9      	bne.n	8b84 <__smakebuf_r+0x84>
    8b90:	f043 0302 	orr.w	r3, r3, #2
    8b94:	81a3      	strh	r3, [r4, #12]
    8b96:	f104 0347 	add.w	r3, r4, #71	; 0x47
    8b9a:	6123      	str	r3, [r4, #16]
    8b9c:	6023      	str	r3, [r4, #0]
    8b9e:	2301      	movs	r3, #1
    8ba0:	6163      	str	r3, [r4, #20]
    8ba2:	e7ef      	b.n	8b84 <__smakebuf_r+0x84>
    8ba4:	4628      	mov	r0, r5
    8ba6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    8baa:	f001 fa79 	bl	a0a0 <_isatty_r>
    8bae:	2800      	cmp	r0, #0
    8bb0:	d0e8      	beq.n	8b84 <__smakebuf_r+0x84>
    8bb2:	89a3      	ldrh	r3, [r4, #12]
    8bb4:	f043 0301 	orr.w	r3, r3, #1
    8bb8:	81a3      	strh	r3, [r4, #12]
    8bba:	e7e3      	b.n	8b84 <__smakebuf_r+0x84>
    8bbc:	f649 43c1 	movw	r3, #40129	; 0x9cc1
    8bc0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    8bc2:	f2c0 0300 	movt	r3, #0
    8bc6:	429a      	cmp	r2, r3
    8bc8:	d1b7      	bne.n	8b3a <__smakebuf_r+0x3a>
    8bca:	89a2      	ldrh	r2, [r4, #12]
    8bcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
    8bd0:	461e      	mov	r6, r3
    8bd2:	6523      	str	r3, [r4, #80]	; 0x50
    8bd4:	ea42 0303 	orr.w	r3, r2, r3
    8bd8:	81a3      	strh	r3, [r4, #12]
    8bda:	e7c1      	b.n	8b60 <__smakebuf_r+0x60>

00008bdc <memchr>:
    8bdc:	f010 0f03 	tst.w	r0, #3
    8be0:	b2c9      	uxtb	r1, r1
    8be2:	b410      	push	{r4}
    8be4:	d010      	beq.n	8c08 <memchr+0x2c>
    8be6:	2a00      	cmp	r2, #0
    8be8:	d02f      	beq.n	8c4a <memchr+0x6e>
    8bea:	7803      	ldrb	r3, [r0, #0]
    8bec:	428b      	cmp	r3, r1
    8bee:	d02a      	beq.n	8c46 <memchr+0x6a>
    8bf0:	3a01      	subs	r2, #1
    8bf2:	e005      	b.n	8c00 <memchr+0x24>
    8bf4:	2a00      	cmp	r2, #0
    8bf6:	d028      	beq.n	8c4a <memchr+0x6e>
    8bf8:	7803      	ldrb	r3, [r0, #0]
    8bfa:	3a01      	subs	r2, #1
    8bfc:	428b      	cmp	r3, r1
    8bfe:	d022      	beq.n	8c46 <memchr+0x6a>
    8c00:	3001      	adds	r0, #1
    8c02:	f010 0f03 	tst.w	r0, #3
    8c06:	d1f5      	bne.n	8bf4 <memchr+0x18>
    8c08:	2a03      	cmp	r2, #3
    8c0a:	d911      	bls.n	8c30 <memchr+0x54>
    8c0c:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    8c10:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    8c14:	6803      	ldr	r3, [r0, #0]
    8c16:	ea84 0303 	eor.w	r3, r4, r3
    8c1a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    8c1e:	ea2c 0303 	bic.w	r3, ip, r3
    8c22:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    8c26:	d103      	bne.n	8c30 <memchr+0x54>
    8c28:	3a04      	subs	r2, #4
    8c2a:	3004      	adds	r0, #4
    8c2c:	2a03      	cmp	r2, #3
    8c2e:	d8f1      	bhi.n	8c14 <memchr+0x38>
    8c30:	b15a      	cbz	r2, 8c4a <memchr+0x6e>
    8c32:	7803      	ldrb	r3, [r0, #0]
    8c34:	428b      	cmp	r3, r1
    8c36:	d006      	beq.n	8c46 <memchr+0x6a>
    8c38:	3a01      	subs	r2, #1
    8c3a:	b132      	cbz	r2, 8c4a <memchr+0x6e>
    8c3c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    8c40:	3a01      	subs	r2, #1
    8c42:	428b      	cmp	r3, r1
    8c44:	d1f9      	bne.n	8c3a <memchr+0x5e>
    8c46:	bc10      	pop	{r4}
    8c48:	4770      	bx	lr
    8c4a:	2000      	movs	r0, #0
    8c4c:	e7fb      	b.n	8c46 <memchr+0x6a>
    8c4e:	bf00      	nop

00008c50 <memcpy>:
    8c50:	2a03      	cmp	r2, #3
    8c52:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    8c56:	d80b      	bhi.n	8c70 <memcpy+0x20>
    8c58:	b13a      	cbz	r2, 8c6a <memcpy+0x1a>
    8c5a:	2300      	movs	r3, #0
    8c5c:	f811 c003 	ldrb.w	ip, [r1, r3]
    8c60:	f800 c003 	strb.w	ip, [r0, r3]
    8c64:	3301      	adds	r3, #1
    8c66:	4293      	cmp	r3, r2
    8c68:	d1f8      	bne.n	8c5c <memcpy+0xc>
    8c6a:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    8c6e:	4770      	bx	lr
    8c70:	1882      	adds	r2, r0, r2
    8c72:	460c      	mov	r4, r1
    8c74:	4603      	mov	r3, r0
    8c76:	e003      	b.n	8c80 <memcpy+0x30>
    8c78:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    8c7c:	f803 1c01 	strb.w	r1, [r3, #-1]
    8c80:	f003 0603 	and.w	r6, r3, #3
    8c84:	4619      	mov	r1, r3
    8c86:	46a4      	mov	ip, r4
    8c88:	3301      	adds	r3, #1
    8c8a:	3401      	adds	r4, #1
    8c8c:	2e00      	cmp	r6, #0
    8c8e:	d1f3      	bne.n	8c78 <memcpy+0x28>
    8c90:	f01c 0403 	ands.w	r4, ip, #3
    8c94:	4663      	mov	r3, ip
    8c96:	bf08      	it	eq
    8c98:	ebc1 0c02 	rsbeq	ip, r1, r2
    8c9c:	d068      	beq.n	8d70 <memcpy+0x120>
    8c9e:	4265      	negs	r5, r4
    8ca0:	f1c4 0a04 	rsb	sl, r4, #4
    8ca4:	eb0c 0705 	add.w	r7, ip, r5
    8ca8:	4633      	mov	r3, r6
    8caa:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    8cae:	f85c 6005 	ldr.w	r6, [ip, r5]
    8cb2:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    8cb6:	1a55      	subs	r5, r2, r1
    8cb8:	e008      	b.n	8ccc <memcpy+0x7c>
    8cba:	f857 4f04 	ldr.w	r4, [r7, #4]!
    8cbe:	4626      	mov	r6, r4
    8cc0:	fa04 f40a 	lsl.w	r4, r4, sl
    8cc4:	ea49 0404 	orr.w	r4, r9, r4
    8cc8:	50cc      	str	r4, [r1, r3]
    8cca:	3304      	adds	r3, #4
    8ccc:	185c      	adds	r4, r3, r1
    8cce:	2d03      	cmp	r5, #3
    8cd0:	fa26 f908 	lsr.w	r9, r6, r8
    8cd4:	f1a5 0504 	sub.w	r5, r5, #4
    8cd8:	eb0c 0603 	add.w	r6, ip, r3
    8cdc:	dced      	bgt.n	8cba <memcpy+0x6a>
    8cde:	2300      	movs	r3, #0
    8ce0:	e002      	b.n	8ce8 <memcpy+0x98>
    8ce2:	5cf1      	ldrb	r1, [r6, r3]
    8ce4:	54e1      	strb	r1, [r4, r3]
    8ce6:	3301      	adds	r3, #1
    8ce8:	1919      	adds	r1, r3, r4
    8cea:	4291      	cmp	r1, r2
    8cec:	d3f9      	bcc.n	8ce2 <memcpy+0x92>
    8cee:	e7bc      	b.n	8c6a <memcpy+0x1a>
    8cf0:	f853 4c40 	ldr.w	r4, [r3, #-64]
    8cf4:	f841 4c40 	str.w	r4, [r1, #-64]
    8cf8:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    8cfc:	f841 4c3c 	str.w	r4, [r1, #-60]
    8d00:	f853 4c38 	ldr.w	r4, [r3, #-56]
    8d04:	f841 4c38 	str.w	r4, [r1, #-56]
    8d08:	f853 4c34 	ldr.w	r4, [r3, #-52]
    8d0c:	f841 4c34 	str.w	r4, [r1, #-52]
    8d10:	f853 4c30 	ldr.w	r4, [r3, #-48]
    8d14:	f841 4c30 	str.w	r4, [r1, #-48]
    8d18:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    8d1c:	f841 4c2c 	str.w	r4, [r1, #-44]
    8d20:	f853 4c28 	ldr.w	r4, [r3, #-40]
    8d24:	f841 4c28 	str.w	r4, [r1, #-40]
    8d28:	f853 4c24 	ldr.w	r4, [r3, #-36]
    8d2c:	f841 4c24 	str.w	r4, [r1, #-36]
    8d30:	f853 4c20 	ldr.w	r4, [r3, #-32]
    8d34:	f841 4c20 	str.w	r4, [r1, #-32]
    8d38:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    8d3c:	f841 4c1c 	str.w	r4, [r1, #-28]
    8d40:	f853 4c18 	ldr.w	r4, [r3, #-24]
    8d44:	f841 4c18 	str.w	r4, [r1, #-24]
    8d48:	f853 4c14 	ldr.w	r4, [r3, #-20]
    8d4c:	f841 4c14 	str.w	r4, [r1, #-20]
    8d50:	f853 4c10 	ldr.w	r4, [r3, #-16]
    8d54:	f841 4c10 	str.w	r4, [r1, #-16]
    8d58:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    8d5c:	f841 4c0c 	str.w	r4, [r1, #-12]
    8d60:	f853 4c08 	ldr.w	r4, [r3, #-8]
    8d64:	f841 4c08 	str.w	r4, [r1, #-8]
    8d68:	f853 4c04 	ldr.w	r4, [r3, #-4]
    8d6c:	f841 4c04 	str.w	r4, [r1, #-4]
    8d70:	461c      	mov	r4, r3
    8d72:	460d      	mov	r5, r1
    8d74:	3340      	adds	r3, #64	; 0x40
    8d76:	3140      	adds	r1, #64	; 0x40
    8d78:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    8d7c:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    8d80:	dcb6      	bgt.n	8cf0 <memcpy+0xa0>
    8d82:	4621      	mov	r1, r4
    8d84:	462b      	mov	r3, r5
    8d86:	1b54      	subs	r4, r2, r5
    8d88:	e00f      	b.n	8daa <memcpy+0x15a>
    8d8a:	f851 5c10 	ldr.w	r5, [r1, #-16]
    8d8e:	f843 5c10 	str.w	r5, [r3, #-16]
    8d92:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    8d96:	f843 5c0c 	str.w	r5, [r3, #-12]
    8d9a:	f851 5c08 	ldr.w	r5, [r1, #-8]
    8d9e:	f843 5c08 	str.w	r5, [r3, #-8]
    8da2:	f851 5c04 	ldr.w	r5, [r1, #-4]
    8da6:	f843 5c04 	str.w	r5, [r3, #-4]
    8daa:	2c0f      	cmp	r4, #15
    8dac:	460d      	mov	r5, r1
    8dae:	469c      	mov	ip, r3
    8db0:	f101 0110 	add.w	r1, r1, #16
    8db4:	f103 0310 	add.w	r3, r3, #16
    8db8:	f1a4 0410 	sub.w	r4, r4, #16
    8dbc:	dce5      	bgt.n	8d8a <memcpy+0x13a>
    8dbe:	ebcc 0102 	rsb	r1, ip, r2
    8dc2:	2300      	movs	r3, #0
    8dc4:	e003      	b.n	8dce <memcpy+0x17e>
    8dc6:	58ec      	ldr	r4, [r5, r3]
    8dc8:	f84c 4003 	str.w	r4, [ip, r3]
    8dcc:	3304      	adds	r3, #4
    8dce:	195e      	adds	r6, r3, r5
    8dd0:	2903      	cmp	r1, #3
    8dd2:	eb03 040c 	add.w	r4, r3, ip
    8dd6:	f1a1 0104 	sub.w	r1, r1, #4
    8dda:	dcf4      	bgt.n	8dc6 <memcpy+0x176>
    8ddc:	e77f      	b.n	8cde <memcpy+0x8e>
    8dde:	bf00      	nop

00008de0 <memmove>:
    8de0:	4288      	cmp	r0, r1
    8de2:	468c      	mov	ip, r1
    8de4:	b470      	push	{r4, r5, r6}
    8de6:	4605      	mov	r5, r0
    8de8:	4614      	mov	r4, r2
    8dea:	d90e      	bls.n	8e0a <memmove+0x2a>
    8dec:	188b      	adds	r3, r1, r2
    8dee:	4298      	cmp	r0, r3
    8df0:	d20b      	bcs.n	8e0a <memmove+0x2a>
    8df2:	b142      	cbz	r2, 8e06 <memmove+0x26>
    8df4:	ebc2 0c03 	rsb	ip, r2, r3
    8df8:	4601      	mov	r1, r0
    8dfa:	1e53      	subs	r3, r2, #1
    8dfc:	f81c 2003 	ldrb.w	r2, [ip, r3]
    8e00:	54ca      	strb	r2, [r1, r3]
    8e02:	3b01      	subs	r3, #1
    8e04:	d2fa      	bcs.n	8dfc <memmove+0x1c>
    8e06:	bc70      	pop	{r4, r5, r6}
    8e08:	4770      	bx	lr
    8e0a:	2a0f      	cmp	r2, #15
    8e0c:	d809      	bhi.n	8e22 <memmove+0x42>
    8e0e:	2c00      	cmp	r4, #0
    8e10:	d0f9      	beq.n	8e06 <memmove+0x26>
    8e12:	2300      	movs	r3, #0
    8e14:	f81c 2003 	ldrb.w	r2, [ip, r3]
    8e18:	54ea      	strb	r2, [r5, r3]
    8e1a:	3301      	adds	r3, #1
    8e1c:	42a3      	cmp	r3, r4
    8e1e:	d1f9      	bne.n	8e14 <memmove+0x34>
    8e20:	e7f1      	b.n	8e06 <memmove+0x26>
    8e22:	ea41 0300 	orr.w	r3, r1, r0
    8e26:	f013 0f03 	tst.w	r3, #3
    8e2a:	d1f0      	bne.n	8e0e <memmove+0x2e>
    8e2c:	4694      	mov	ip, r2
    8e2e:	460c      	mov	r4, r1
    8e30:	4603      	mov	r3, r0
    8e32:	6825      	ldr	r5, [r4, #0]
    8e34:	f1ac 0c10 	sub.w	ip, ip, #16
    8e38:	601d      	str	r5, [r3, #0]
    8e3a:	6865      	ldr	r5, [r4, #4]
    8e3c:	605d      	str	r5, [r3, #4]
    8e3e:	68a5      	ldr	r5, [r4, #8]
    8e40:	609d      	str	r5, [r3, #8]
    8e42:	68e5      	ldr	r5, [r4, #12]
    8e44:	3410      	adds	r4, #16
    8e46:	60dd      	str	r5, [r3, #12]
    8e48:	3310      	adds	r3, #16
    8e4a:	f1bc 0f0f 	cmp.w	ip, #15
    8e4e:	d8f0      	bhi.n	8e32 <memmove+0x52>
    8e50:	3a10      	subs	r2, #16
    8e52:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    8e56:	f10c 0501 	add.w	r5, ip, #1
    8e5a:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    8e5e:	012d      	lsls	r5, r5, #4
    8e60:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    8e64:	eb01 0c05 	add.w	ip, r1, r5
    8e68:	1945      	adds	r5, r0, r5
    8e6a:	2e03      	cmp	r6, #3
    8e6c:	4634      	mov	r4, r6
    8e6e:	d9ce      	bls.n	8e0e <memmove+0x2e>
    8e70:	2300      	movs	r3, #0
    8e72:	f85c 2003 	ldr.w	r2, [ip, r3]
    8e76:	50ea      	str	r2, [r5, r3]
    8e78:	3304      	adds	r3, #4
    8e7a:	1af2      	subs	r2, r6, r3
    8e7c:	2a03      	cmp	r2, #3
    8e7e:	d8f8      	bhi.n	8e72 <memmove+0x92>
    8e80:	3e04      	subs	r6, #4
    8e82:	08b3      	lsrs	r3, r6, #2
    8e84:	1c5a      	adds	r2, r3, #1
    8e86:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    8e8a:	0092      	lsls	r2, r2, #2
    8e8c:	4494      	add	ip, r2
    8e8e:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    8e92:	18ad      	adds	r5, r5, r2
    8e94:	e7bb      	b.n	8e0e <memmove+0x2e>
    8e96:	bf00      	nop

00008e98 <memset>:
    8e98:	2a03      	cmp	r2, #3
    8e9a:	b2c9      	uxtb	r1, r1
    8e9c:	b430      	push	{r4, r5}
    8e9e:	d807      	bhi.n	8eb0 <memset+0x18>
    8ea0:	b122      	cbz	r2, 8eac <memset+0x14>
    8ea2:	2300      	movs	r3, #0
    8ea4:	54c1      	strb	r1, [r0, r3]
    8ea6:	3301      	adds	r3, #1
    8ea8:	4293      	cmp	r3, r2
    8eaa:	d1fb      	bne.n	8ea4 <memset+0xc>
    8eac:	bc30      	pop	{r4, r5}
    8eae:	4770      	bx	lr
    8eb0:	eb00 0c02 	add.w	ip, r0, r2
    8eb4:	4603      	mov	r3, r0
    8eb6:	e001      	b.n	8ebc <memset+0x24>
    8eb8:	f803 1c01 	strb.w	r1, [r3, #-1]
    8ebc:	f003 0403 	and.w	r4, r3, #3
    8ec0:	461a      	mov	r2, r3
    8ec2:	3301      	adds	r3, #1
    8ec4:	2c00      	cmp	r4, #0
    8ec6:	d1f7      	bne.n	8eb8 <memset+0x20>
    8ec8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    8ecc:	ebc2 040c 	rsb	r4, r2, ip
    8ed0:	fb03 f301 	mul.w	r3, r3, r1
    8ed4:	e01f      	b.n	8f16 <memset+0x7e>
    8ed6:	f842 3c40 	str.w	r3, [r2, #-64]
    8eda:	f842 3c3c 	str.w	r3, [r2, #-60]
    8ede:	f842 3c38 	str.w	r3, [r2, #-56]
    8ee2:	f842 3c34 	str.w	r3, [r2, #-52]
    8ee6:	f842 3c30 	str.w	r3, [r2, #-48]
    8eea:	f842 3c2c 	str.w	r3, [r2, #-44]
    8eee:	f842 3c28 	str.w	r3, [r2, #-40]
    8ef2:	f842 3c24 	str.w	r3, [r2, #-36]
    8ef6:	f842 3c20 	str.w	r3, [r2, #-32]
    8efa:	f842 3c1c 	str.w	r3, [r2, #-28]
    8efe:	f842 3c18 	str.w	r3, [r2, #-24]
    8f02:	f842 3c14 	str.w	r3, [r2, #-20]
    8f06:	f842 3c10 	str.w	r3, [r2, #-16]
    8f0a:	f842 3c0c 	str.w	r3, [r2, #-12]
    8f0e:	f842 3c08 	str.w	r3, [r2, #-8]
    8f12:	f842 3c04 	str.w	r3, [r2, #-4]
    8f16:	4615      	mov	r5, r2
    8f18:	3240      	adds	r2, #64	; 0x40
    8f1a:	2c3f      	cmp	r4, #63	; 0x3f
    8f1c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    8f20:	dcd9      	bgt.n	8ed6 <memset+0x3e>
    8f22:	462a      	mov	r2, r5
    8f24:	ebc5 040c 	rsb	r4, r5, ip
    8f28:	e007      	b.n	8f3a <memset+0xa2>
    8f2a:	f842 3c10 	str.w	r3, [r2, #-16]
    8f2e:	f842 3c0c 	str.w	r3, [r2, #-12]
    8f32:	f842 3c08 	str.w	r3, [r2, #-8]
    8f36:	f842 3c04 	str.w	r3, [r2, #-4]
    8f3a:	4615      	mov	r5, r2
    8f3c:	3210      	adds	r2, #16
    8f3e:	2c0f      	cmp	r4, #15
    8f40:	f1a4 0410 	sub.w	r4, r4, #16
    8f44:	dcf1      	bgt.n	8f2a <memset+0x92>
    8f46:	462a      	mov	r2, r5
    8f48:	ebc5 050c 	rsb	r5, r5, ip
    8f4c:	e001      	b.n	8f52 <memset+0xba>
    8f4e:	f842 3c04 	str.w	r3, [r2, #-4]
    8f52:	4614      	mov	r4, r2
    8f54:	3204      	adds	r2, #4
    8f56:	2d03      	cmp	r5, #3
    8f58:	f1a5 0504 	sub.w	r5, r5, #4
    8f5c:	dcf7      	bgt.n	8f4e <memset+0xb6>
    8f5e:	e001      	b.n	8f64 <memset+0xcc>
    8f60:	f804 1b01 	strb.w	r1, [r4], #1
    8f64:	4564      	cmp	r4, ip
    8f66:	d3fb      	bcc.n	8f60 <memset+0xc8>
    8f68:	e7a0      	b.n	8eac <memset+0x14>
    8f6a:	bf00      	nop

00008f6c <__hi0bits>:
    8f6c:	0c02      	lsrs	r2, r0, #16
    8f6e:	4603      	mov	r3, r0
    8f70:	0412      	lsls	r2, r2, #16
    8f72:	b1b2      	cbz	r2, 8fa2 <__hi0bits+0x36>
    8f74:	2000      	movs	r0, #0
    8f76:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    8f7a:	d101      	bne.n	8f80 <__hi0bits+0x14>
    8f7c:	3008      	adds	r0, #8
    8f7e:	021b      	lsls	r3, r3, #8
    8f80:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    8f84:	d101      	bne.n	8f8a <__hi0bits+0x1e>
    8f86:	3004      	adds	r0, #4
    8f88:	011b      	lsls	r3, r3, #4
    8f8a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    8f8e:	d101      	bne.n	8f94 <__hi0bits+0x28>
    8f90:	3002      	adds	r0, #2
    8f92:	009b      	lsls	r3, r3, #2
    8f94:	2b00      	cmp	r3, #0
    8f96:	db03      	blt.n	8fa0 <__hi0bits+0x34>
    8f98:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    8f9c:	d004      	beq.n	8fa8 <__hi0bits+0x3c>
    8f9e:	3001      	adds	r0, #1
    8fa0:	4770      	bx	lr
    8fa2:	0403      	lsls	r3, r0, #16
    8fa4:	2010      	movs	r0, #16
    8fa6:	e7e6      	b.n	8f76 <__hi0bits+0xa>
    8fa8:	2020      	movs	r0, #32
    8faa:	4770      	bx	lr

00008fac <__lo0bits>:
    8fac:	6803      	ldr	r3, [r0, #0]
    8fae:	4602      	mov	r2, r0
    8fb0:	f013 0007 	ands.w	r0, r3, #7
    8fb4:	d009      	beq.n	8fca <__lo0bits+0x1e>
    8fb6:	f013 0f01 	tst.w	r3, #1
    8fba:	d121      	bne.n	9000 <__lo0bits+0x54>
    8fbc:	f013 0f02 	tst.w	r3, #2
    8fc0:	d122      	bne.n	9008 <__lo0bits+0x5c>
    8fc2:	089b      	lsrs	r3, r3, #2
    8fc4:	2002      	movs	r0, #2
    8fc6:	6013      	str	r3, [r2, #0]
    8fc8:	4770      	bx	lr
    8fca:	b299      	uxth	r1, r3
    8fcc:	b909      	cbnz	r1, 8fd2 <__lo0bits+0x26>
    8fce:	0c1b      	lsrs	r3, r3, #16
    8fd0:	2010      	movs	r0, #16
    8fd2:	f013 0fff 	tst.w	r3, #255	; 0xff
    8fd6:	d101      	bne.n	8fdc <__lo0bits+0x30>
    8fd8:	3008      	adds	r0, #8
    8fda:	0a1b      	lsrs	r3, r3, #8
    8fdc:	f013 0f0f 	tst.w	r3, #15
    8fe0:	d101      	bne.n	8fe6 <__lo0bits+0x3a>
    8fe2:	3004      	adds	r0, #4
    8fe4:	091b      	lsrs	r3, r3, #4
    8fe6:	f013 0f03 	tst.w	r3, #3
    8fea:	d101      	bne.n	8ff0 <__lo0bits+0x44>
    8fec:	3002      	adds	r0, #2
    8fee:	089b      	lsrs	r3, r3, #2
    8ff0:	f013 0f01 	tst.w	r3, #1
    8ff4:	d102      	bne.n	8ffc <__lo0bits+0x50>
    8ff6:	085b      	lsrs	r3, r3, #1
    8ff8:	d004      	beq.n	9004 <__lo0bits+0x58>
    8ffa:	3001      	adds	r0, #1
    8ffc:	6013      	str	r3, [r2, #0]
    8ffe:	4770      	bx	lr
    9000:	2000      	movs	r0, #0
    9002:	4770      	bx	lr
    9004:	2020      	movs	r0, #32
    9006:	4770      	bx	lr
    9008:	085b      	lsrs	r3, r3, #1
    900a:	2001      	movs	r0, #1
    900c:	6013      	str	r3, [r2, #0]
    900e:	4770      	bx	lr

00009010 <__mcmp>:
    9010:	4603      	mov	r3, r0
    9012:	690a      	ldr	r2, [r1, #16]
    9014:	6900      	ldr	r0, [r0, #16]
    9016:	b410      	push	{r4}
    9018:	1a80      	subs	r0, r0, r2
    901a:	d111      	bne.n	9040 <__mcmp+0x30>
    901c:	3204      	adds	r2, #4
    901e:	f103 0c14 	add.w	ip, r3, #20
    9022:	0092      	lsls	r2, r2, #2
    9024:	189b      	adds	r3, r3, r2
    9026:	1889      	adds	r1, r1, r2
    9028:	3104      	adds	r1, #4
    902a:	3304      	adds	r3, #4
    902c:	f853 4c04 	ldr.w	r4, [r3, #-4]
    9030:	3b04      	subs	r3, #4
    9032:	f851 2c04 	ldr.w	r2, [r1, #-4]
    9036:	3904      	subs	r1, #4
    9038:	4294      	cmp	r4, r2
    903a:	d103      	bne.n	9044 <__mcmp+0x34>
    903c:	459c      	cmp	ip, r3
    903e:	d3f5      	bcc.n	902c <__mcmp+0x1c>
    9040:	bc10      	pop	{r4}
    9042:	4770      	bx	lr
    9044:	bf38      	it	cc
    9046:	f04f 30ff 	movcc.w	r0, #4294967295
    904a:	d3f9      	bcc.n	9040 <__mcmp+0x30>
    904c:	2001      	movs	r0, #1
    904e:	e7f7      	b.n	9040 <__mcmp+0x30>

00009050 <__ulp>:
    9050:	f240 0300 	movw	r3, #0
    9054:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    9058:	ea01 0303 	and.w	r3, r1, r3
    905c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    9060:	2b00      	cmp	r3, #0
    9062:	dd02      	ble.n	906a <__ulp+0x1a>
    9064:	4619      	mov	r1, r3
    9066:	2000      	movs	r0, #0
    9068:	4770      	bx	lr
    906a:	425b      	negs	r3, r3
    906c:	151b      	asrs	r3, r3, #20
    906e:	2b13      	cmp	r3, #19
    9070:	dd0e      	ble.n	9090 <__ulp+0x40>
    9072:	3b14      	subs	r3, #20
    9074:	2b1e      	cmp	r3, #30
    9076:	dd03      	ble.n	9080 <__ulp+0x30>
    9078:	2301      	movs	r3, #1
    907a:	2100      	movs	r1, #0
    907c:	4618      	mov	r0, r3
    907e:	4770      	bx	lr
    9080:	2201      	movs	r2, #1
    9082:	f1c3 031f 	rsb	r3, r3, #31
    9086:	2100      	movs	r1, #0
    9088:	fa12 f303 	lsls.w	r3, r2, r3
    908c:	4618      	mov	r0, r3
    908e:	4770      	bx	lr
    9090:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    9094:	2000      	movs	r0, #0
    9096:	fa52 f103 	asrs.w	r1, r2, r3
    909a:	4770      	bx	lr

0000909c <__b2d>:
    909c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    90a0:	6904      	ldr	r4, [r0, #16]
    90a2:	f100 0614 	add.w	r6, r0, #20
    90a6:	460f      	mov	r7, r1
    90a8:	3404      	adds	r4, #4
    90aa:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    90ae:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    90b2:	46a0      	mov	r8, r4
    90b4:	4628      	mov	r0, r5
    90b6:	f7ff ff59 	bl	8f6c <__hi0bits>
    90ba:	280a      	cmp	r0, #10
    90bc:	f1c0 0320 	rsb	r3, r0, #32
    90c0:	603b      	str	r3, [r7, #0]
    90c2:	dc14      	bgt.n	90ee <__b2d+0x52>
    90c4:	42a6      	cmp	r6, r4
    90c6:	f1c0 030b 	rsb	r3, r0, #11
    90ca:	d237      	bcs.n	913c <__b2d+0xa0>
    90cc:	f854 1c04 	ldr.w	r1, [r4, #-4]
    90d0:	40d9      	lsrs	r1, r3
    90d2:	fa25 fc03 	lsr.w	ip, r5, r3
    90d6:	3015      	adds	r0, #21
    90d8:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    90dc:	4085      	lsls	r5, r0
    90de:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    90e2:	ea41 0205 	orr.w	r2, r1, r5
    90e6:	4610      	mov	r0, r2
    90e8:	4619      	mov	r1, r3
    90ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    90ee:	42a6      	cmp	r6, r4
    90f0:	d320      	bcc.n	9134 <__b2d+0x98>
    90f2:	2100      	movs	r1, #0
    90f4:	380b      	subs	r0, #11
    90f6:	bf02      	ittt	eq
    90f8:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    90fc:	460a      	moveq	r2, r1
    90fe:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    9102:	d0f0      	beq.n	90e6 <__b2d+0x4a>
    9104:	42b4      	cmp	r4, r6
    9106:	f1c0 0320 	rsb	r3, r0, #32
    910a:	d919      	bls.n	9140 <__b2d+0xa4>
    910c:	f854 4c04 	ldr.w	r4, [r4, #-4]
    9110:	40dc      	lsrs	r4, r3
    9112:	4085      	lsls	r5, r0
    9114:	fa21 fc03 	lsr.w	ip, r1, r3
    9118:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    911c:	fa11 f000 	lsls.w	r0, r1, r0
    9120:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    9124:	ea44 0200 	orr.w	r2, r4, r0
    9128:	ea45 030c 	orr.w	r3, r5, ip
    912c:	4610      	mov	r0, r2
    912e:	4619      	mov	r1, r3
    9130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9134:	f854 1c04 	ldr.w	r1, [r4, #-4]
    9138:	3c04      	subs	r4, #4
    913a:	e7db      	b.n	90f4 <__b2d+0x58>
    913c:	2100      	movs	r1, #0
    913e:	e7c8      	b.n	90d2 <__b2d+0x36>
    9140:	2400      	movs	r4, #0
    9142:	e7e6      	b.n	9112 <__b2d+0x76>

00009144 <__ratio>:
    9144:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    9148:	b083      	sub	sp, #12
    914a:	460e      	mov	r6, r1
    914c:	a901      	add	r1, sp, #4
    914e:	4607      	mov	r7, r0
    9150:	f7ff ffa4 	bl	909c <__b2d>
    9154:	460d      	mov	r5, r1
    9156:	4604      	mov	r4, r0
    9158:	4669      	mov	r1, sp
    915a:	4630      	mov	r0, r6
    915c:	f7ff ff9e 	bl	909c <__b2d>
    9160:	f8dd c004 	ldr.w	ip, [sp, #4]
    9164:	46a9      	mov	r9, r5
    9166:	46a0      	mov	r8, r4
    9168:	460b      	mov	r3, r1
    916a:	4602      	mov	r2, r0
    916c:	6931      	ldr	r1, [r6, #16]
    916e:	4616      	mov	r6, r2
    9170:	6938      	ldr	r0, [r7, #16]
    9172:	461f      	mov	r7, r3
    9174:	1a40      	subs	r0, r0, r1
    9176:	9900      	ldr	r1, [sp, #0]
    9178:	ebc1 010c 	rsb	r1, r1, ip
    917c:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    9180:	2900      	cmp	r1, #0
    9182:	bfc9      	itett	gt
    9184:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    9188:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    918c:	4624      	movgt	r4, r4
    918e:	464d      	movgt	r5, r9
    9190:	bfdc      	itt	le
    9192:	4612      	movle	r2, r2
    9194:	463b      	movle	r3, r7
    9196:	4620      	mov	r0, r4
    9198:	4629      	mov	r1, r5
    919a:	f7fa f975 	bl	3488 <__aeabi_ddiv>
    919e:	b003      	add	sp, #12
    91a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

000091a4 <_mprec_log10>:
    91a4:	2817      	cmp	r0, #23
    91a6:	b510      	push	{r4, lr}
    91a8:	4604      	mov	r4, r0
    91aa:	dd0e      	ble.n	91ca <_mprec_log10+0x26>
    91ac:	f240 0100 	movw	r1, #0
    91b0:	2000      	movs	r0, #0
    91b2:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    91b6:	f240 0300 	movw	r3, #0
    91ba:	2200      	movs	r2, #0
    91bc:	f2c4 0324 	movt	r3, #16420	; 0x4024
    91c0:	f7fa f838 	bl	3234 <__aeabi_dmul>
    91c4:	3c01      	subs	r4, #1
    91c6:	d1f6      	bne.n	91b6 <_mprec_log10+0x12>
    91c8:	bd10      	pop	{r4, pc}
    91ca:	f64a 53a8 	movw	r3, #44456	; 0xada8
    91ce:	f2c0 0300 	movt	r3, #0
    91d2:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    91d6:	e9d3 0100 	ldrd	r0, r1, [r3]
    91da:	bd10      	pop	{r4, pc}

000091dc <__copybits>:
    91dc:	6913      	ldr	r3, [r2, #16]
    91de:	3901      	subs	r1, #1
    91e0:	f102 0c14 	add.w	ip, r2, #20
    91e4:	b410      	push	{r4}
    91e6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    91ea:	114c      	asrs	r4, r1, #5
    91ec:	3214      	adds	r2, #20
    91ee:	3401      	adds	r4, #1
    91f0:	4594      	cmp	ip, r2
    91f2:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    91f6:	d20f      	bcs.n	9218 <__copybits+0x3c>
    91f8:	2300      	movs	r3, #0
    91fa:	f85c 1003 	ldr.w	r1, [ip, r3]
    91fe:	50c1      	str	r1, [r0, r3]
    9200:	3304      	adds	r3, #4
    9202:	eb03 010c 	add.w	r1, r3, ip
    9206:	428a      	cmp	r2, r1
    9208:	d8f7      	bhi.n	91fa <__copybits+0x1e>
    920a:	ea6f 0c0c 	mvn.w	ip, ip
    920e:	4462      	add	r2, ip
    9210:	f022 0203 	bic.w	r2, r2, #3
    9214:	3204      	adds	r2, #4
    9216:	1880      	adds	r0, r0, r2
    9218:	4284      	cmp	r4, r0
    921a:	d904      	bls.n	9226 <__copybits+0x4a>
    921c:	2300      	movs	r3, #0
    921e:	f840 3b04 	str.w	r3, [r0], #4
    9222:	4284      	cmp	r4, r0
    9224:	d8fb      	bhi.n	921e <__copybits+0x42>
    9226:	bc10      	pop	{r4}
    9228:	4770      	bx	lr
    922a:	bf00      	nop

0000922c <__any_on>:
    922c:	6902      	ldr	r2, [r0, #16]
    922e:	114b      	asrs	r3, r1, #5
    9230:	429a      	cmp	r2, r3
    9232:	db10      	blt.n	9256 <__any_on+0x2a>
    9234:	dd0e      	ble.n	9254 <__any_on+0x28>
    9236:	f011 011f 	ands.w	r1, r1, #31
    923a:	d00b      	beq.n	9254 <__any_on+0x28>
    923c:	461a      	mov	r2, r3
    923e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    9242:	695b      	ldr	r3, [r3, #20]
    9244:	fa23 fc01 	lsr.w	ip, r3, r1
    9248:	fa0c f101 	lsl.w	r1, ip, r1
    924c:	4299      	cmp	r1, r3
    924e:	d002      	beq.n	9256 <__any_on+0x2a>
    9250:	2001      	movs	r0, #1
    9252:	4770      	bx	lr
    9254:	461a      	mov	r2, r3
    9256:	3204      	adds	r2, #4
    9258:	f100 0114 	add.w	r1, r0, #20
    925c:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    9260:	f103 0c04 	add.w	ip, r3, #4
    9264:	4561      	cmp	r1, ip
    9266:	d20b      	bcs.n	9280 <__any_on+0x54>
    9268:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    926c:	2a00      	cmp	r2, #0
    926e:	d1ef      	bne.n	9250 <__any_on+0x24>
    9270:	4299      	cmp	r1, r3
    9272:	d205      	bcs.n	9280 <__any_on+0x54>
    9274:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    9278:	2a00      	cmp	r2, #0
    927a:	d1e9      	bne.n	9250 <__any_on+0x24>
    927c:	4299      	cmp	r1, r3
    927e:	d3f9      	bcc.n	9274 <__any_on+0x48>
    9280:	2000      	movs	r0, #0
    9282:	4770      	bx	lr

00009284 <_Bfree>:
    9284:	b530      	push	{r4, r5, lr}
    9286:	6a45      	ldr	r5, [r0, #36]	; 0x24
    9288:	b083      	sub	sp, #12
    928a:	4604      	mov	r4, r0
    928c:	b155      	cbz	r5, 92a4 <_Bfree+0x20>
    928e:	b139      	cbz	r1, 92a0 <_Bfree+0x1c>
    9290:	6a63      	ldr	r3, [r4, #36]	; 0x24
    9292:	684a      	ldr	r2, [r1, #4]
    9294:	68db      	ldr	r3, [r3, #12]
    9296:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    929a:	6008      	str	r0, [r1, #0]
    929c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    92a0:	b003      	add	sp, #12
    92a2:	bd30      	pop	{r4, r5, pc}
    92a4:	2010      	movs	r0, #16
    92a6:	9101      	str	r1, [sp, #4]
    92a8:	f7fa fad6 	bl	3858 <malloc>
    92ac:	9901      	ldr	r1, [sp, #4]
    92ae:	6260      	str	r0, [r4, #36]	; 0x24
    92b0:	60c5      	str	r5, [r0, #12]
    92b2:	6045      	str	r5, [r0, #4]
    92b4:	6085      	str	r5, [r0, #8]
    92b6:	6005      	str	r5, [r0, #0]
    92b8:	e7e9      	b.n	928e <_Bfree+0xa>
    92ba:	bf00      	nop

000092bc <_Balloc>:
    92bc:	b570      	push	{r4, r5, r6, lr}
    92be:	6a44      	ldr	r4, [r0, #36]	; 0x24
    92c0:	4606      	mov	r6, r0
    92c2:	460d      	mov	r5, r1
    92c4:	b164      	cbz	r4, 92e0 <_Balloc+0x24>
    92c6:	68e2      	ldr	r2, [r4, #12]
    92c8:	b1a2      	cbz	r2, 92f4 <_Balloc+0x38>
    92ca:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    92ce:	b1eb      	cbz	r3, 930c <_Balloc+0x50>
    92d0:	6819      	ldr	r1, [r3, #0]
    92d2:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    92d6:	2200      	movs	r2, #0
    92d8:	60da      	str	r2, [r3, #12]
    92da:	611a      	str	r2, [r3, #16]
    92dc:	4618      	mov	r0, r3
    92de:	bd70      	pop	{r4, r5, r6, pc}
    92e0:	2010      	movs	r0, #16
    92e2:	f7fa fab9 	bl	3858 <malloc>
    92e6:	2300      	movs	r3, #0
    92e8:	4604      	mov	r4, r0
    92ea:	6270      	str	r0, [r6, #36]	; 0x24
    92ec:	60c3      	str	r3, [r0, #12]
    92ee:	6043      	str	r3, [r0, #4]
    92f0:	6083      	str	r3, [r0, #8]
    92f2:	6003      	str	r3, [r0, #0]
    92f4:	2210      	movs	r2, #16
    92f6:	4630      	mov	r0, r6
    92f8:	2104      	movs	r1, #4
    92fa:	f000 fe13 	bl	9f24 <_calloc_r>
    92fe:	6a73      	ldr	r3, [r6, #36]	; 0x24
    9300:	60e0      	str	r0, [r4, #12]
    9302:	68da      	ldr	r2, [r3, #12]
    9304:	2a00      	cmp	r2, #0
    9306:	d1e0      	bne.n	92ca <_Balloc+0xe>
    9308:	4613      	mov	r3, r2
    930a:	e7e7      	b.n	92dc <_Balloc+0x20>
    930c:	2401      	movs	r4, #1
    930e:	4630      	mov	r0, r6
    9310:	4621      	mov	r1, r4
    9312:	40ac      	lsls	r4, r5
    9314:	1d62      	adds	r2, r4, #5
    9316:	0092      	lsls	r2, r2, #2
    9318:	f000 fe04 	bl	9f24 <_calloc_r>
    931c:	4603      	mov	r3, r0
    931e:	2800      	cmp	r0, #0
    9320:	d0dc      	beq.n	92dc <_Balloc+0x20>
    9322:	6045      	str	r5, [r0, #4]
    9324:	6084      	str	r4, [r0, #8]
    9326:	e7d6      	b.n	92d6 <_Balloc+0x1a>

00009328 <__d2b>:
    9328:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    932c:	b083      	sub	sp, #12
    932e:	2101      	movs	r1, #1
    9330:	461d      	mov	r5, r3
    9332:	4614      	mov	r4, r2
    9334:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    9336:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    9338:	f7ff ffc0 	bl	92bc <_Balloc>
    933c:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    9340:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    9344:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    9348:	4615      	mov	r5, r2
    934a:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    934e:	9300      	str	r3, [sp, #0]
    9350:	bf1c      	itt	ne
    9352:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    9356:	9300      	strne	r3, [sp, #0]
    9358:	4680      	mov	r8, r0
    935a:	2c00      	cmp	r4, #0
    935c:	d023      	beq.n	93a6 <__d2b+0x7e>
    935e:	a802      	add	r0, sp, #8
    9360:	f840 4d04 	str.w	r4, [r0, #-4]!
    9364:	f7ff fe22 	bl	8fac <__lo0bits>
    9368:	4603      	mov	r3, r0
    936a:	2800      	cmp	r0, #0
    936c:	d137      	bne.n	93de <__d2b+0xb6>
    936e:	9901      	ldr	r1, [sp, #4]
    9370:	9a00      	ldr	r2, [sp, #0]
    9372:	f8c8 1014 	str.w	r1, [r8, #20]
    9376:	2a00      	cmp	r2, #0
    9378:	bf14      	ite	ne
    937a:	2402      	movne	r4, #2
    937c:	2401      	moveq	r4, #1
    937e:	f8c8 2018 	str.w	r2, [r8, #24]
    9382:	f8c8 4010 	str.w	r4, [r8, #16]
    9386:	f1ba 0f00 	cmp.w	sl, #0
    938a:	d01b      	beq.n	93c4 <__d2b+0x9c>
    938c:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    9390:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    9394:	f1aa 0a03 	sub.w	sl, sl, #3
    9398:	4453      	add	r3, sl
    939a:	603b      	str	r3, [r7, #0]
    939c:	6032      	str	r2, [r6, #0]
    939e:	4640      	mov	r0, r8
    93a0:	b003      	add	sp, #12
    93a2:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    93a6:	4668      	mov	r0, sp
    93a8:	f7ff fe00 	bl	8fac <__lo0bits>
    93ac:	2301      	movs	r3, #1
    93ae:	461c      	mov	r4, r3
    93b0:	f8c8 3010 	str.w	r3, [r8, #16]
    93b4:	9b00      	ldr	r3, [sp, #0]
    93b6:	f8c8 3014 	str.w	r3, [r8, #20]
    93ba:	f100 0320 	add.w	r3, r0, #32
    93be:	f1ba 0f00 	cmp.w	sl, #0
    93c2:	d1e3      	bne.n	938c <__d2b+0x64>
    93c4:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    93c8:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    93cc:	3b02      	subs	r3, #2
    93ce:	603b      	str	r3, [r7, #0]
    93d0:	6910      	ldr	r0, [r2, #16]
    93d2:	f7ff fdcb 	bl	8f6c <__hi0bits>
    93d6:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    93da:	6030      	str	r0, [r6, #0]
    93dc:	e7df      	b.n	939e <__d2b+0x76>
    93de:	9a00      	ldr	r2, [sp, #0]
    93e0:	f1c0 0120 	rsb	r1, r0, #32
    93e4:	fa12 f101 	lsls.w	r1, r2, r1
    93e8:	40c2      	lsrs	r2, r0
    93ea:	9801      	ldr	r0, [sp, #4]
    93ec:	4301      	orrs	r1, r0
    93ee:	f8c8 1014 	str.w	r1, [r8, #20]
    93f2:	9200      	str	r2, [sp, #0]
    93f4:	e7bf      	b.n	9376 <__d2b+0x4e>
    93f6:	bf00      	nop

000093f8 <__mdiff>:
    93f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    93fc:	6913      	ldr	r3, [r2, #16]
    93fe:	690f      	ldr	r7, [r1, #16]
    9400:	460c      	mov	r4, r1
    9402:	4615      	mov	r5, r2
    9404:	1aff      	subs	r7, r7, r3
    9406:	2f00      	cmp	r7, #0
    9408:	d04f      	beq.n	94aa <__mdiff+0xb2>
    940a:	db6a      	blt.n	94e2 <__mdiff+0xea>
    940c:	2700      	movs	r7, #0
    940e:	f101 0614 	add.w	r6, r1, #20
    9412:	6861      	ldr	r1, [r4, #4]
    9414:	f7ff ff52 	bl	92bc <_Balloc>
    9418:	f8d5 8010 	ldr.w	r8, [r5, #16]
    941c:	f8d4 c010 	ldr.w	ip, [r4, #16]
    9420:	f105 0114 	add.w	r1, r5, #20
    9424:	2200      	movs	r2, #0
    9426:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    942a:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    942e:	f105 0814 	add.w	r8, r5, #20
    9432:	3414      	adds	r4, #20
    9434:	f100 0314 	add.w	r3, r0, #20
    9438:	60c7      	str	r7, [r0, #12]
    943a:	f851 7b04 	ldr.w	r7, [r1], #4
    943e:	f856 5b04 	ldr.w	r5, [r6], #4
    9442:	46bb      	mov	fp, r7
    9444:	fa1f fa87 	uxth.w	sl, r7
    9448:	0c3f      	lsrs	r7, r7, #16
    944a:	fa1f f985 	uxth.w	r9, r5
    944e:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    9452:	ebca 0a09 	rsb	sl, sl, r9
    9456:	4452      	add	r2, sl
    9458:	eb07 4722 	add.w	r7, r7, r2, asr #16
    945c:	b292      	uxth	r2, r2
    945e:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    9462:	f843 2b04 	str.w	r2, [r3], #4
    9466:	143a      	asrs	r2, r7, #16
    9468:	4588      	cmp	r8, r1
    946a:	d8e6      	bhi.n	943a <__mdiff+0x42>
    946c:	42a6      	cmp	r6, r4
    946e:	d20e      	bcs.n	948e <__mdiff+0x96>
    9470:	f856 1b04 	ldr.w	r1, [r6], #4
    9474:	b28d      	uxth	r5, r1
    9476:	0c09      	lsrs	r1, r1, #16
    9478:	1952      	adds	r2, r2, r5
    947a:	eb01 4122 	add.w	r1, r1, r2, asr #16
    947e:	b292      	uxth	r2, r2
    9480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    9484:	f843 2b04 	str.w	r2, [r3], #4
    9488:	140a      	asrs	r2, r1, #16
    948a:	42b4      	cmp	r4, r6
    948c:	d8f0      	bhi.n	9470 <__mdiff+0x78>
    948e:	f853 2c04 	ldr.w	r2, [r3, #-4]
    9492:	b932      	cbnz	r2, 94a2 <__mdiff+0xaa>
    9494:	f853 2c08 	ldr.w	r2, [r3, #-8]
    9498:	f10c 3cff 	add.w	ip, ip, #4294967295
    949c:	3b04      	subs	r3, #4
    949e:	2a00      	cmp	r2, #0
    94a0:	d0f8      	beq.n	9494 <__mdiff+0x9c>
    94a2:	f8c0 c010 	str.w	ip, [r0, #16]
    94a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    94aa:	3304      	adds	r3, #4
    94ac:	f101 0614 	add.w	r6, r1, #20
    94b0:	009b      	lsls	r3, r3, #2
    94b2:	18d2      	adds	r2, r2, r3
    94b4:	18cb      	adds	r3, r1, r3
    94b6:	3304      	adds	r3, #4
    94b8:	3204      	adds	r2, #4
    94ba:	f853 cc04 	ldr.w	ip, [r3, #-4]
    94be:	3b04      	subs	r3, #4
    94c0:	f852 1c04 	ldr.w	r1, [r2, #-4]
    94c4:	3a04      	subs	r2, #4
    94c6:	458c      	cmp	ip, r1
    94c8:	d10a      	bne.n	94e0 <__mdiff+0xe8>
    94ca:	429e      	cmp	r6, r3
    94cc:	d3f5      	bcc.n	94ba <__mdiff+0xc2>
    94ce:	2100      	movs	r1, #0
    94d0:	f7ff fef4 	bl	92bc <_Balloc>
    94d4:	2301      	movs	r3, #1
    94d6:	6103      	str	r3, [r0, #16]
    94d8:	2300      	movs	r3, #0
    94da:	6143      	str	r3, [r0, #20]
    94dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    94e0:	d297      	bcs.n	9412 <__mdiff+0x1a>
    94e2:	4623      	mov	r3, r4
    94e4:	462c      	mov	r4, r5
    94e6:	2701      	movs	r7, #1
    94e8:	461d      	mov	r5, r3
    94ea:	f104 0614 	add.w	r6, r4, #20
    94ee:	e790      	b.n	9412 <__mdiff+0x1a>

000094f0 <__lshift>:
    94f0:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    94f4:	690d      	ldr	r5, [r1, #16]
    94f6:	688b      	ldr	r3, [r1, #8]
    94f8:	1156      	asrs	r6, r2, #5
    94fa:	3501      	adds	r5, #1
    94fc:	460c      	mov	r4, r1
    94fe:	19ad      	adds	r5, r5, r6
    9500:	4690      	mov	r8, r2
    9502:	429d      	cmp	r5, r3
    9504:	4682      	mov	sl, r0
    9506:	6849      	ldr	r1, [r1, #4]
    9508:	dd03      	ble.n	9512 <__lshift+0x22>
    950a:	005b      	lsls	r3, r3, #1
    950c:	3101      	adds	r1, #1
    950e:	429d      	cmp	r5, r3
    9510:	dcfb      	bgt.n	950a <__lshift+0x1a>
    9512:	4650      	mov	r0, sl
    9514:	f7ff fed2 	bl	92bc <_Balloc>
    9518:	2e00      	cmp	r6, #0
    951a:	4607      	mov	r7, r0
    951c:	f100 0214 	add.w	r2, r0, #20
    9520:	dd0a      	ble.n	9538 <__lshift+0x48>
    9522:	2300      	movs	r3, #0
    9524:	4619      	mov	r1, r3
    9526:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    952a:	3301      	adds	r3, #1
    952c:	42b3      	cmp	r3, r6
    952e:	d1fa      	bne.n	9526 <__lshift+0x36>
    9530:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    9534:	f103 0214 	add.w	r2, r3, #20
    9538:	6920      	ldr	r0, [r4, #16]
    953a:	f104 0314 	add.w	r3, r4, #20
    953e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    9542:	3014      	adds	r0, #20
    9544:	f018 081f 	ands.w	r8, r8, #31
    9548:	d01b      	beq.n	9582 <__lshift+0x92>
    954a:	f1c8 0e20 	rsb	lr, r8, #32
    954e:	2100      	movs	r1, #0
    9550:	681e      	ldr	r6, [r3, #0]
    9552:	fa06 fc08 	lsl.w	ip, r6, r8
    9556:	ea41 010c 	orr.w	r1, r1, ip
    955a:	f842 1b04 	str.w	r1, [r2], #4
    955e:	f853 1b04 	ldr.w	r1, [r3], #4
    9562:	4298      	cmp	r0, r3
    9564:	fa21 f10e 	lsr.w	r1, r1, lr
    9568:	d8f2      	bhi.n	9550 <__lshift+0x60>
    956a:	6011      	str	r1, [r2, #0]
    956c:	b101      	cbz	r1, 9570 <__lshift+0x80>
    956e:	3501      	adds	r5, #1
    9570:	4650      	mov	r0, sl
    9572:	3d01      	subs	r5, #1
    9574:	4621      	mov	r1, r4
    9576:	613d      	str	r5, [r7, #16]
    9578:	f7ff fe84 	bl	9284 <_Bfree>
    957c:	4638      	mov	r0, r7
    957e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    9582:	f853 1008 	ldr.w	r1, [r3, r8]
    9586:	f842 1008 	str.w	r1, [r2, r8]
    958a:	f108 0804 	add.w	r8, r8, #4
    958e:	eb08 0103 	add.w	r1, r8, r3
    9592:	4288      	cmp	r0, r1
    9594:	d9ec      	bls.n	9570 <__lshift+0x80>
    9596:	f853 1008 	ldr.w	r1, [r3, r8]
    959a:	f842 1008 	str.w	r1, [r2, r8]
    959e:	f108 0804 	add.w	r8, r8, #4
    95a2:	eb08 0103 	add.w	r1, r8, r3
    95a6:	4288      	cmp	r0, r1
    95a8:	d8eb      	bhi.n	9582 <__lshift+0x92>
    95aa:	e7e1      	b.n	9570 <__lshift+0x80>

000095ac <__multiply>:
    95ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    95b0:	f8d1 8010 	ldr.w	r8, [r1, #16]
    95b4:	6917      	ldr	r7, [r2, #16]
    95b6:	460d      	mov	r5, r1
    95b8:	4616      	mov	r6, r2
    95ba:	b087      	sub	sp, #28
    95bc:	45b8      	cmp	r8, r7
    95be:	bfb5      	itete	lt
    95c0:	4615      	movlt	r5, r2
    95c2:	463b      	movge	r3, r7
    95c4:	460b      	movlt	r3, r1
    95c6:	4647      	movge	r7, r8
    95c8:	bfb4      	ite	lt
    95ca:	461e      	movlt	r6, r3
    95cc:	4698      	movge	r8, r3
    95ce:	68ab      	ldr	r3, [r5, #8]
    95d0:	eb08 0407 	add.w	r4, r8, r7
    95d4:	6869      	ldr	r1, [r5, #4]
    95d6:	429c      	cmp	r4, r3
    95d8:	bfc8      	it	gt
    95da:	3101      	addgt	r1, #1
    95dc:	f7ff fe6e 	bl	92bc <_Balloc>
    95e0:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    95e4:	f100 0b14 	add.w	fp, r0, #20
    95e8:	3314      	adds	r3, #20
    95ea:	9003      	str	r0, [sp, #12]
    95ec:	459b      	cmp	fp, r3
    95ee:	9304      	str	r3, [sp, #16]
    95f0:	d206      	bcs.n	9600 <__multiply+0x54>
    95f2:	9904      	ldr	r1, [sp, #16]
    95f4:	465b      	mov	r3, fp
    95f6:	2200      	movs	r2, #0
    95f8:	f843 2b04 	str.w	r2, [r3], #4
    95fc:	4299      	cmp	r1, r3
    95fe:	d8fb      	bhi.n	95f8 <__multiply+0x4c>
    9600:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    9604:	f106 0914 	add.w	r9, r6, #20
    9608:	f108 0814 	add.w	r8, r8, #20
    960c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    9610:	3514      	adds	r5, #20
    9612:	45c1      	cmp	r9, r8
    9614:	f8cd 8004 	str.w	r8, [sp, #4]
    9618:	f10c 0c14 	add.w	ip, ip, #20
    961c:	9502      	str	r5, [sp, #8]
    961e:	d24b      	bcs.n	96b8 <__multiply+0x10c>
    9620:	f04f 0a00 	mov.w	sl, #0
    9624:	9405      	str	r4, [sp, #20]
    9626:	f859 400a 	ldr.w	r4, [r9, sl]
    962a:	eb0a 080b 	add.w	r8, sl, fp
    962e:	b2a0      	uxth	r0, r4
    9630:	b1d8      	cbz	r0, 966a <__multiply+0xbe>
    9632:	9a02      	ldr	r2, [sp, #8]
    9634:	4643      	mov	r3, r8
    9636:	2400      	movs	r4, #0
    9638:	f852 5b04 	ldr.w	r5, [r2], #4
    963c:	6819      	ldr	r1, [r3, #0]
    963e:	b2af      	uxth	r7, r5
    9640:	0c2d      	lsrs	r5, r5, #16
    9642:	b28e      	uxth	r6, r1
    9644:	0c09      	lsrs	r1, r1, #16
    9646:	fb00 6607 	mla	r6, r0, r7, r6
    964a:	fb00 1105 	mla	r1, r0, r5, r1
    964e:	1936      	adds	r6, r6, r4
    9650:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    9654:	b2b6      	uxth	r6, r6
    9656:	0c0c      	lsrs	r4, r1, #16
    9658:	4594      	cmp	ip, r2
    965a:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    965e:	f843 6b04 	str.w	r6, [r3], #4
    9662:	d8e9      	bhi.n	9638 <__multiply+0x8c>
    9664:	601c      	str	r4, [r3, #0]
    9666:	f859 400a 	ldr.w	r4, [r9, sl]
    966a:	0c24      	lsrs	r4, r4, #16
    966c:	d01c      	beq.n	96a8 <__multiply+0xfc>
    966e:	f85b 200a 	ldr.w	r2, [fp, sl]
    9672:	4641      	mov	r1, r8
    9674:	9b02      	ldr	r3, [sp, #8]
    9676:	2500      	movs	r5, #0
    9678:	4610      	mov	r0, r2
    967a:	881e      	ldrh	r6, [r3, #0]
    967c:	b297      	uxth	r7, r2
    967e:	fb06 5504 	mla	r5, r6, r4, r5
    9682:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    9686:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    968a:	600f      	str	r7, [r1, #0]
    968c:	f851 0f04 	ldr.w	r0, [r1, #4]!
    9690:	f853 2b04 	ldr.w	r2, [r3], #4
    9694:	b286      	uxth	r6, r0
    9696:	0c12      	lsrs	r2, r2, #16
    9698:	fb02 6204 	mla	r2, r2, r4, r6
    969c:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    96a0:	0c15      	lsrs	r5, r2, #16
    96a2:	459c      	cmp	ip, r3
    96a4:	d8e9      	bhi.n	967a <__multiply+0xce>
    96a6:	600a      	str	r2, [r1, #0]
    96a8:	f10a 0a04 	add.w	sl, sl, #4
    96ac:	9a01      	ldr	r2, [sp, #4]
    96ae:	eb0a 0309 	add.w	r3, sl, r9
    96b2:	429a      	cmp	r2, r3
    96b4:	d8b7      	bhi.n	9626 <__multiply+0x7a>
    96b6:	9c05      	ldr	r4, [sp, #20]
    96b8:	2c00      	cmp	r4, #0
    96ba:	dd0b      	ble.n	96d4 <__multiply+0x128>
    96bc:	9a04      	ldr	r2, [sp, #16]
    96be:	f852 3c04 	ldr.w	r3, [r2, #-4]
    96c2:	b93b      	cbnz	r3, 96d4 <__multiply+0x128>
    96c4:	4613      	mov	r3, r2
    96c6:	e003      	b.n	96d0 <__multiply+0x124>
    96c8:	f853 2c08 	ldr.w	r2, [r3, #-8]
    96cc:	3b04      	subs	r3, #4
    96ce:	b90a      	cbnz	r2, 96d4 <__multiply+0x128>
    96d0:	3c01      	subs	r4, #1
    96d2:	d1f9      	bne.n	96c8 <__multiply+0x11c>
    96d4:	9b03      	ldr	r3, [sp, #12]
    96d6:	4618      	mov	r0, r3
    96d8:	611c      	str	r4, [r3, #16]
    96da:	b007      	add	sp, #28
    96dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000096e0 <__i2b>:
    96e0:	b510      	push	{r4, lr}
    96e2:	460c      	mov	r4, r1
    96e4:	2101      	movs	r1, #1
    96e6:	f7ff fde9 	bl	92bc <_Balloc>
    96ea:	2201      	movs	r2, #1
    96ec:	6144      	str	r4, [r0, #20]
    96ee:	6102      	str	r2, [r0, #16]
    96f0:	bd10      	pop	{r4, pc}
    96f2:	bf00      	nop

000096f4 <__multadd>:
    96f4:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    96f8:	460d      	mov	r5, r1
    96fa:	2100      	movs	r1, #0
    96fc:	4606      	mov	r6, r0
    96fe:	692c      	ldr	r4, [r5, #16]
    9700:	b083      	sub	sp, #12
    9702:	f105 0814 	add.w	r8, r5, #20
    9706:	4608      	mov	r0, r1
    9708:	f858 7001 	ldr.w	r7, [r8, r1]
    970c:	3001      	adds	r0, #1
    970e:	fa1f fa87 	uxth.w	sl, r7
    9712:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    9716:	fb0a 3302 	mla	r3, sl, r2, r3
    971a:	fb0c fc02 	mul.w	ip, ip, r2
    971e:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    9722:	b29b      	uxth	r3, r3
    9724:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    9728:	f848 3001 	str.w	r3, [r8, r1]
    972c:	3104      	adds	r1, #4
    972e:	4284      	cmp	r4, r0
    9730:	ea4f 431c 	mov.w	r3, ip, lsr #16
    9734:	dce8      	bgt.n	9708 <__multadd+0x14>
    9736:	b13b      	cbz	r3, 9748 <__multadd+0x54>
    9738:	68aa      	ldr	r2, [r5, #8]
    973a:	4294      	cmp	r4, r2
    973c:	da08      	bge.n	9750 <__multadd+0x5c>
    973e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    9742:	3401      	adds	r4, #1
    9744:	612c      	str	r4, [r5, #16]
    9746:	6153      	str	r3, [r2, #20]
    9748:	4628      	mov	r0, r5
    974a:	b003      	add	sp, #12
    974c:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    9750:	6869      	ldr	r1, [r5, #4]
    9752:	4630      	mov	r0, r6
    9754:	9301      	str	r3, [sp, #4]
    9756:	3101      	adds	r1, #1
    9758:	f7ff fdb0 	bl	92bc <_Balloc>
    975c:	692a      	ldr	r2, [r5, #16]
    975e:	f105 010c 	add.w	r1, r5, #12
    9762:	3202      	adds	r2, #2
    9764:	0092      	lsls	r2, r2, #2
    9766:	4607      	mov	r7, r0
    9768:	300c      	adds	r0, #12
    976a:	f7ff fa71 	bl	8c50 <memcpy>
    976e:	4629      	mov	r1, r5
    9770:	4630      	mov	r0, r6
    9772:	463d      	mov	r5, r7
    9774:	f7ff fd86 	bl	9284 <_Bfree>
    9778:	9b01      	ldr	r3, [sp, #4]
    977a:	e7e0      	b.n	973e <__multadd+0x4a>

0000977c <__pow5mult>:
    977c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9780:	4615      	mov	r5, r2
    9782:	f012 0203 	ands.w	r2, r2, #3
    9786:	4604      	mov	r4, r0
    9788:	4688      	mov	r8, r1
    978a:	d12c      	bne.n	97e6 <__pow5mult+0x6a>
    978c:	10ad      	asrs	r5, r5, #2
    978e:	d01e      	beq.n	97ce <__pow5mult+0x52>
    9790:	6a66      	ldr	r6, [r4, #36]	; 0x24
    9792:	2e00      	cmp	r6, #0
    9794:	d034      	beq.n	9800 <__pow5mult+0x84>
    9796:	68b7      	ldr	r7, [r6, #8]
    9798:	2f00      	cmp	r7, #0
    979a:	d03b      	beq.n	9814 <__pow5mult+0x98>
    979c:	f015 0f01 	tst.w	r5, #1
    97a0:	d108      	bne.n	97b4 <__pow5mult+0x38>
    97a2:	106d      	asrs	r5, r5, #1
    97a4:	d013      	beq.n	97ce <__pow5mult+0x52>
    97a6:	683e      	ldr	r6, [r7, #0]
    97a8:	b1a6      	cbz	r6, 97d4 <__pow5mult+0x58>
    97aa:	4630      	mov	r0, r6
    97ac:	4607      	mov	r7, r0
    97ae:	f015 0f01 	tst.w	r5, #1
    97b2:	d0f6      	beq.n	97a2 <__pow5mult+0x26>
    97b4:	4641      	mov	r1, r8
    97b6:	463a      	mov	r2, r7
    97b8:	4620      	mov	r0, r4
    97ba:	f7ff fef7 	bl	95ac <__multiply>
    97be:	4641      	mov	r1, r8
    97c0:	4606      	mov	r6, r0
    97c2:	4620      	mov	r0, r4
    97c4:	f7ff fd5e 	bl	9284 <_Bfree>
    97c8:	106d      	asrs	r5, r5, #1
    97ca:	46b0      	mov	r8, r6
    97cc:	d1eb      	bne.n	97a6 <__pow5mult+0x2a>
    97ce:	4640      	mov	r0, r8
    97d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    97d4:	4639      	mov	r1, r7
    97d6:	463a      	mov	r2, r7
    97d8:	4620      	mov	r0, r4
    97da:	f7ff fee7 	bl	95ac <__multiply>
    97de:	6038      	str	r0, [r7, #0]
    97e0:	4607      	mov	r7, r0
    97e2:	6006      	str	r6, [r0, #0]
    97e4:	e7e3      	b.n	97ae <__pow5mult+0x32>
    97e6:	f64a 5ca8 	movw	ip, #44456	; 0xada8
    97ea:	2300      	movs	r3, #0
    97ec:	f2c0 0c00 	movt	ip, #0
    97f0:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    97f4:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    97f8:	f7ff ff7c 	bl	96f4 <__multadd>
    97fc:	4680      	mov	r8, r0
    97fe:	e7c5      	b.n	978c <__pow5mult+0x10>
    9800:	2010      	movs	r0, #16
    9802:	f7fa f829 	bl	3858 <malloc>
    9806:	2300      	movs	r3, #0
    9808:	4606      	mov	r6, r0
    980a:	6260      	str	r0, [r4, #36]	; 0x24
    980c:	60c3      	str	r3, [r0, #12]
    980e:	6043      	str	r3, [r0, #4]
    9810:	6083      	str	r3, [r0, #8]
    9812:	6003      	str	r3, [r0, #0]
    9814:	4620      	mov	r0, r4
    9816:	f240 2171 	movw	r1, #625	; 0x271
    981a:	f7ff ff61 	bl	96e0 <__i2b>
    981e:	2300      	movs	r3, #0
    9820:	60b0      	str	r0, [r6, #8]
    9822:	4607      	mov	r7, r0
    9824:	6003      	str	r3, [r0, #0]
    9826:	e7b9      	b.n	979c <__pow5mult+0x20>

00009828 <__s2b>:
    9828:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    982c:	461e      	mov	r6, r3
    982e:	f648 6339 	movw	r3, #36409	; 0x8e39
    9832:	f106 0c08 	add.w	ip, r6, #8
    9836:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    983a:	4688      	mov	r8, r1
    983c:	4605      	mov	r5, r0
    983e:	4617      	mov	r7, r2
    9840:	fb83 130c 	smull	r1, r3, r3, ip
    9844:	ea4f 7cec 	mov.w	ip, ip, asr #31
    9848:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    984c:	f1bc 0f01 	cmp.w	ip, #1
    9850:	dd35      	ble.n	98be <__s2b+0x96>
    9852:	2100      	movs	r1, #0
    9854:	2201      	movs	r2, #1
    9856:	0052      	lsls	r2, r2, #1
    9858:	3101      	adds	r1, #1
    985a:	4594      	cmp	ip, r2
    985c:	dcfb      	bgt.n	9856 <__s2b+0x2e>
    985e:	4628      	mov	r0, r5
    9860:	f7ff fd2c 	bl	92bc <_Balloc>
    9864:	9b08      	ldr	r3, [sp, #32]
    9866:	6143      	str	r3, [r0, #20]
    9868:	2301      	movs	r3, #1
    986a:	2f09      	cmp	r7, #9
    986c:	6103      	str	r3, [r0, #16]
    986e:	dd22      	ble.n	98b6 <__s2b+0x8e>
    9870:	f108 0a09 	add.w	sl, r8, #9
    9874:	2409      	movs	r4, #9
    9876:	f818 3004 	ldrb.w	r3, [r8, r4]
    987a:	4601      	mov	r1, r0
    987c:	220a      	movs	r2, #10
    987e:	3401      	adds	r4, #1
    9880:	3b30      	subs	r3, #48	; 0x30
    9882:	4628      	mov	r0, r5
    9884:	f7ff ff36 	bl	96f4 <__multadd>
    9888:	42a7      	cmp	r7, r4
    988a:	dcf4      	bgt.n	9876 <__s2b+0x4e>
    988c:	eb0a 0807 	add.w	r8, sl, r7
    9890:	f1a8 0808 	sub.w	r8, r8, #8
    9894:	42be      	cmp	r6, r7
    9896:	dd0c      	ble.n	98b2 <__s2b+0x8a>
    9898:	2400      	movs	r4, #0
    989a:	f818 3004 	ldrb.w	r3, [r8, r4]
    989e:	4601      	mov	r1, r0
    98a0:	3401      	adds	r4, #1
    98a2:	220a      	movs	r2, #10
    98a4:	3b30      	subs	r3, #48	; 0x30
    98a6:	4628      	mov	r0, r5
    98a8:	f7ff ff24 	bl	96f4 <__multadd>
    98ac:	19e3      	adds	r3, r4, r7
    98ae:	429e      	cmp	r6, r3
    98b0:	dcf3      	bgt.n	989a <__s2b+0x72>
    98b2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    98b6:	f108 080a 	add.w	r8, r8, #10
    98ba:	2709      	movs	r7, #9
    98bc:	e7ea      	b.n	9894 <__s2b+0x6c>
    98be:	2100      	movs	r1, #0
    98c0:	e7cd      	b.n	985e <__s2b+0x36>
    98c2:	bf00      	nop

000098c4 <_realloc_r>:
    98c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    98c8:	4691      	mov	r9, r2
    98ca:	b083      	sub	sp, #12
    98cc:	4607      	mov	r7, r0
    98ce:	460e      	mov	r6, r1
    98d0:	2900      	cmp	r1, #0
    98d2:	f000 813a 	beq.w	9b4a <_realloc_r+0x286>
    98d6:	f1a1 0808 	sub.w	r8, r1, #8
    98da:	f109 040b 	add.w	r4, r9, #11
    98de:	f7fa fa95 	bl	3e0c <__malloc_lock>
    98e2:	2c16      	cmp	r4, #22
    98e4:	f8d8 1004 	ldr.w	r1, [r8, #4]
    98e8:	460b      	mov	r3, r1
    98ea:	f200 80a0 	bhi.w	9a2e <_realloc_r+0x16a>
    98ee:	2210      	movs	r2, #16
    98f0:	2500      	movs	r5, #0
    98f2:	4614      	mov	r4, r2
    98f4:	454c      	cmp	r4, r9
    98f6:	bf38      	it	cc
    98f8:	f045 0501 	orrcc.w	r5, r5, #1
    98fc:	2d00      	cmp	r5, #0
    98fe:	f040 812a 	bne.w	9b56 <_realloc_r+0x292>
    9902:	f021 0a03 	bic.w	sl, r1, #3
    9906:	4592      	cmp	sl, r2
    9908:	bfa2      	ittt	ge
    990a:	4640      	movge	r0, r8
    990c:	4655      	movge	r5, sl
    990e:	f108 0808 	addge.w	r8, r8, #8
    9912:	da75      	bge.n	9a00 <_realloc_r+0x13c>
    9914:	f240 1348 	movw	r3, #328	; 0x148
    9918:	eb08 000a 	add.w	r0, r8, sl
    991c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9920:	f8d3 e008 	ldr.w	lr, [r3, #8]
    9924:	4586      	cmp	lr, r0
    9926:	f000 811a 	beq.w	9b5e <_realloc_r+0x29a>
    992a:	f8d0 c004 	ldr.w	ip, [r0, #4]
    992e:	f02c 0b01 	bic.w	fp, ip, #1
    9932:	4483      	add	fp, r0
    9934:	f8db b004 	ldr.w	fp, [fp, #4]
    9938:	f01b 0f01 	tst.w	fp, #1
    993c:	d07c      	beq.n	9a38 <_realloc_r+0x174>
    993e:	46ac      	mov	ip, r5
    9940:	4628      	mov	r0, r5
    9942:	f011 0f01 	tst.w	r1, #1
    9946:	f040 809b 	bne.w	9a80 <_realloc_r+0x1bc>
    994a:	f856 1c08 	ldr.w	r1, [r6, #-8]
    994e:	ebc1 0b08 	rsb	fp, r1, r8
    9952:	f8db 5004 	ldr.w	r5, [fp, #4]
    9956:	f025 0503 	bic.w	r5, r5, #3
    995a:	2800      	cmp	r0, #0
    995c:	f000 80dd 	beq.w	9b1a <_realloc_r+0x256>
    9960:	4570      	cmp	r0, lr
    9962:	f000 811f 	beq.w	9ba4 <_realloc_r+0x2e0>
    9966:	eb05 030a 	add.w	r3, r5, sl
    996a:	eb0c 0503 	add.w	r5, ip, r3
    996e:	4295      	cmp	r5, r2
    9970:	bfb8      	it	lt
    9972:	461d      	movlt	r5, r3
    9974:	f2c0 80d2 	blt.w	9b1c <_realloc_r+0x258>
    9978:	6881      	ldr	r1, [r0, #8]
    997a:	465b      	mov	r3, fp
    997c:	68c0      	ldr	r0, [r0, #12]
    997e:	f1aa 0204 	sub.w	r2, sl, #4
    9982:	2a24      	cmp	r2, #36	; 0x24
    9984:	6081      	str	r1, [r0, #8]
    9986:	60c8      	str	r0, [r1, #12]
    9988:	f853 1f08 	ldr.w	r1, [r3, #8]!
    998c:	f8db 000c 	ldr.w	r0, [fp, #12]
    9990:	6081      	str	r1, [r0, #8]
    9992:	60c8      	str	r0, [r1, #12]
    9994:	f200 80d0 	bhi.w	9b38 <_realloc_r+0x274>
    9998:	2a13      	cmp	r2, #19
    999a:	469c      	mov	ip, r3
    999c:	d921      	bls.n	99e2 <_realloc_r+0x11e>
    999e:	4631      	mov	r1, r6
    99a0:	f10b 0c10 	add.w	ip, fp, #16
    99a4:	f851 0b04 	ldr.w	r0, [r1], #4
    99a8:	f8cb 0008 	str.w	r0, [fp, #8]
    99ac:	6870      	ldr	r0, [r6, #4]
    99ae:	1d0e      	adds	r6, r1, #4
    99b0:	2a1b      	cmp	r2, #27
    99b2:	f8cb 000c 	str.w	r0, [fp, #12]
    99b6:	d914      	bls.n	99e2 <_realloc_r+0x11e>
    99b8:	6848      	ldr	r0, [r1, #4]
    99ba:	1d31      	adds	r1, r6, #4
    99bc:	f10b 0c18 	add.w	ip, fp, #24
    99c0:	f8cb 0010 	str.w	r0, [fp, #16]
    99c4:	6870      	ldr	r0, [r6, #4]
    99c6:	1d0e      	adds	r6, r1, #4
    99c8:	2a24      	cmp	r2, #36	; 0x24
    99ca:	f8cb 0014 	str.w	r0, [fp, #20]
    99ce:	d108      	bne.n	99e2 <_realloc_r+0x11e>
    99d0:	684a      	ldr	r2, [r1, #4]
    99d2:	f10b 0c20 	add.w	ip, fp, #32
    99d6:	f8cb 2018 	str.w	r2, [fp, #24]
    99da:	6872      	ldr	r2, [r6, #4]
    99dc:	3608      	adds	r6, #8
    99de:	f8cb 201c 	str.w	r2, [fp, #28]
    99e2:	4631      	mov	r1, r6
    99e4:	4698      	mov	r8, r3
    99e6:	4662      	mov	r2, ip
    99e8:	4658      	mov	r0, fp
    99ea:	f851 3b04 	ldr.w	r3, [r1], #4
    99ee:	f842 3b04 	str.w	r3, [r2], #4
    99f2:	6873      	ldr	r3, [r6, #4]
    99f4:	f8cc 3004 	str.w	r3, [ip, #4]
    99f8:	684b      	ldr	r3, [r1, #4]
    99fa:	6053      	str	r3, [r2, #4]
    99fc:	f8db 3004 	ldr.w	r3, [fp, #4]
    9a00:	ebc4 0c05 	rsb	ip, r4, r5
    9a04:	f1bc 0f0f 	cmp.w	ip, #15
    9a08:	d826      	bhi.n	9a58 <_realloc_r+0x194>
    9a0a:	1942      	adds	r2, r0, r5
    9a0c:	f003 0301 	and.w	r3, r3, #1
    9a10:	ea43 0505 	orr.w	r5, r3, r5
    9a14:	6045      	str	r5, [r0, #4]
    9a16:	6853      	ldr	r3, [r2, #4]
    9a18:	f043 0301 	orr.w	r3, r3, #1
    9a1c:	6053      	str	r3, [r2, #4]
    9a1e:	4638      	mov	r0, r7
    9a20:	4645      	mov	r5, r8
    9a22:	f7fa f9f5 	bl	3e10 <__malloc_unlock>
    9a26:	4628      	mov	r0, r5
    9a28:	b003      	add	sp, #12
    9a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9a2e:	f024 0407 	bic.w	r4, r4, #7
    9a32:	4622      	mov	r2, r4
    9a34:	0fe5      	lsrs	r5, r4, #31
    9a36:	e75d      	b.n	98f4 <_realloc_r+0x30>
    9a38:	f02c 0c03 	bic.w	ip, ip, #3
    9a3c:	eb0c 050a 	add.w	r5, ip, sl
    9a40:	4295      	cmp	r5, r2
    9a42:	f6ff af7e 	blt.w	9942 <_realloc_r+0x7e>
    9a46:	6882      	ldr	r2, [r0, #8]
    9a48:	460b      	mov	r3, r1
    9a4a:	68c1      	ldr	r1, [r0, #12]
    9a4c:	4640      	mov	r0, r8
    9a4e:	f108 0808 	add.w	r8, r8, #8
    9a52:	608a      	str	r2, [r1, #8]
    9a54:	60d1      	str	r1, [r2, #12]
    9a56:	e7d3      	b.n	9a00 <_realloc_r+0x13c>
    9a58:	1901      	adds	r1, r0, r4
    9a5a:	f003 0301 	and.w	r3, r3, #1
    9a5e:	eb01 020c 	add.w	r2, r1, ip
    9a62:	ea43 0404 	orr.w	r4, r3, r4
    9a66:	f04c 0301 	orr.w	r3, ip, #1
    9a6a:	6044      	str	r4, [r0, #4]
    9a6c:	604b      	str	r3, [r1, #4]
    9a6e:	4638      	mov	r0, r7
    9a70:	6853      	ldr	r3, [r2, #4]
    9a72:	3108      	adds	r1, #8
    9a74:	f043 0301 	orr.w	r3, r3, #1
    9a78:	6053      	str	r3, [r2, #4]
    9a7a:	f7fe fd3d 	bl	84f8 <_free_r>
    9a7e:	e7ce      	b.n	9a1e <_realloc_r+0x15a>
    9a80:	4649      	mov	r1, r9
    9a82:	4638      	mov	r0, r7
    9a84:	f7f9 fef0 	bl	3868 <_malloc_r>
    9a88:	4605      	mov	r5, r0
    9a8a:	2800      	cmp	r0, #0
    9a8c:	d041      	beq.n	9b12 <_realloc_r+0x24e>
    9a8e:	f8d8 3004 	ldr.w	r3, [r8, #4]
    9a92:	f1a0 0208 	sub.w	r2, r0, #8
    9a96:	f023 0101 	bic.w	r1, r3, #1
    9a9a:	4441      	add	r1, r8
    9a9c:	428a      	cmp	r2, r1
    9a9e:	f000 80d7 	beq.w	9c50 <_realloc_r+0x38c>
    9aa2:	f1aa 0204 	sub.w	r2, sl, #4
    9aa6:	4631      	mov	r1, r6
    9aa8:	2a24      	cmp	r2, #36	; 0x24
    9aaa:	d878      	bhi.n	9b9e <_realloc_r+0x2da>
    9aac:	2a13      	cmp	r2, #19
    9aae:	4603      	mov	r3, r0
    9ab0:	d921      	bls.n	9af6 <_realloc_r+0x232>
    9ab2:	4634      	mov	r4, r6
    9ab4:	f854 3b04 	ldr.w	r3, [r4], #4
    9ab8:	1d21      	adds	r1, r4, #4
    9aba:	f840 3b04 	str.w	r3, [r0], #4
    9abe:	1d03      	adds	r3, r0, #4
    9ac0:	f8d6 c004 	ldr.w	ip, [r6, #4]
    9ac4:	2a1b      	cmp	r2, #27
    9ac6:	f8c5 c004 	str.w	ip, [r5, #4]
    9aca:	d914      	bls.n	9af6 <_realloc_r+0x232>
    9acc:	f8d4 e004 	ldr.w	lr, [r4, #4]
    9ad0:	1d1c      	adds	r4, r3, #4
    9ad2:	f101 0c04 	add.w	ip, r1, #4
    9ad6:	f8c0 e004 	str.w	lr, [r0, #4]
    9ada:	6848      	ldr	r0, [r1, #4]
    9adc:	f10c 0104 	add.w	r1, ip, #4
    9ae0:	6058      	str	r0, [r3, #4]
    9ae2:	1d23      	adds	r3, r4, #4
    9ae4:	2a24      	cmp	r2, #36	; 0x24
    9ae6:	d106      	bne.n	9af6 <_realloc_r+0x232>
    9ae8:	f8dc 2004 	ldr.w	r2, [ip, #4]
    9aec:	6062      	str	r2, [r4, #4]
    9aee:	684a      	ldr	r2, [r1, #4]
    9af0:	3108      	adds	r1, #8
    9af2:	605a      	str	r2, [r3, #4]
    9af4:	3308      	adds	r3, #8
    9af6:	4608      	mov	r0, r1
    9af8:	461a      	mov	r2, r3
    9afa:	f850 4b04 	ldr.w	r4, [r0], #4
    9afe:	f842 4b04 	str.w	r4, [r2], #4
    9b02:	6849      	ldr	r1, [r1, #4]
    9b04:	6059      	str	r1, [r3, #4]
    9b06:	6843      	ldr	r3, [r0, #4]
    9b08:	6053      	str	r3, [r2, #4]
    9b0a:	4631      	mov	r1, r6
    9b0c:	4638      	mov	r0, r7
    9b0e:	f7fe fcf3 	bl	84f8 <_free_r>
    9b12:	4638      	mov	r0, r7
    9b14:	f7fa f97c 	bl	3e10 <__malloc_unlock>
    9b18:	e785      	b.n	9a26 <_realloc_r+0x162>
    9b1a:	4455      	add	r5, sl
    9b1c:	4295      	cmp	r5, r2
    9b1e:	dbaf      	blt.n	9a80 <_realloc_r+0x1bc>
    9b20:	465b      	mov	r3, fp
    9b22:	f8db 000c 	ldr.w	r0, [fp, #12]
    9b26:	f1aa 0204 	sub.w	r2, sl, #4
    9b2a:	f853 1f08 	ldr.w	r1, [r3, #8]!
    9b2e:	2a24      	cmp	r2, #36	; 0x24
    9b30:	6081      	str	r1, [r0, #8]
    9b32:	60c8      	str	r0, [r1, #12]
    9b34:	f67f af30 	bls.w	9998 <_realloc_r+0xd4>
    9b38:	4618      	mov	r0, r3
    9b3a:	4631      	mov	r1, r6
    9b3c:	4698      	mov	r8, r3
    9b3e:	f7ff f94f 	bl	8de0 <memmove>
    9b42:	4658      	mov	r0, fp
    9b44:	f8db 3004 	ldr.w	r3, [fp, #4]
    9b48:	e75a      	b.n	9a00 <_realloc_r+0x13c>
    9b4a:	4611      	mov	r1, r2
    9b4c:	b003      	add	sp, #12
    9b4e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9b52:	f7f9 be89 	b.w	3868 <_malloc_r>
    9b56:	230c      	movs	r3, #12
    9b58:	2500      	movs	r5, #0
    9b5a:	603b      	str	r3, [r7, #0]
    9b5c:	e763      	b.n	9a26 <_realloc_r+0x162>
    9b5e:	f8de 5004 	ldr.w	r5, [lr, #4]
    9b62:	f104 0b10 	add.w	fp, r4, #16
    9b66:	f025 0c03 	bic.w	ip, r5, #3
    9b6a:	eb0c 000a 	add.w	r0, ip, sl
    9b6e:	4558      	cmp	r0, fp
    9b70:	bfb8      	it	lt
    9b72:	4670      	movlt	r0, lr
    9b74:	f6ff aee5 	blt.w	9942 <_realloc_r+0x7e>
    9b78:	eb08 0204 	add.w	r2, r8, r4
    9b7c:	1b01      	subs	r1, r0, r4
    9b7e:	f041 0101 	orr.w	r1, r1, #1
    9b82:	609a      	str	r2, [r3, #8]
    9b84:	6051      	str	r1, [r2, #4]
    9b86:	4638      	mov	r0, r7
    9b88:	f8d8 1004 	ldr.w	r1, [r8, #4]
    9b8c:	4635      	mov	r5, r6
    9b8e:	f001 0301 	and.w	r3, r1, #1
    9b92:	431c      	orrs	r4, r3
    9b94:	f8c8 4004 	str.w	r4, [r8, #4]
    9b98:	f7fa f93a 	bl	3e10 <__malloc_unlock>
    9b9c:	e743      	b.n	9a26 <_realloc_r+0x162>
    9b9e:	f7ff f91f 	bl	8de0 <memmove>
    9ba2:	e7b2      	b.n	9b0a <_realloc_r+0x246>
    9ba4:	4455      	add	r5, sl
    9ba6:	f104 0110 	add.w	r1, r4, #16
    9baa:	44ac      	add	ip, r5
    9bac:	458c      	cmp	ip, r1
    9bae:	dbb5      	blt.n	9b1c <_realloc_r+0x258>
    9bb0:	465d      	mov	r5, fp
    9bb2:	f8db 000c 	ldr.w	r0, [fp, #12]
    9bb6:	f1aa 0204 	sub.w	r2, sl, #4
    9bba:	f855 1f08 	ldr.w	r1, [r5, #8]!
    9bbe:	2a24      	cmp	r2, #36	; 0x24
    9bc0:	6081      	str	r1, [r0, #8]
    9bc2:	60c8      	str	r0, [r1, #12]
    9bc4:	d84c      	bhi.n	9c60 <_realloc_r+0x39c>
    9bc6:	2a13      	cmp	r2, #19
    9bc8:	4628      	mov	r0, r5
    9bca:	d924      	bls.n	9c16 <_realloc_r+0x352>
    9bcc:	4631      	mov	r1, r6
    9bce:	f10b 0010 	add.w	r0, fp, #16
    9bd2:	f851 eb04 	ldr.w	lr, [r1], #4
    9bd6:	f8cb e008 	str.w	lr, [fp, #8]
    9bda:	f8d6 e004 	ldr.w	lr, [r6, #4]
    9bde:	1d0e      	adds	r6, r1, #4
    9be0:	2a1b      	cmp	r2, #27
    9be2:	f8cb e00c 	str.w	lr, [fp, #12]
    9be6:	d916      	bls.n	9c16 <_realloc_r+0x352>
    9be8:	f8d1 e004 	ldr.w	lr, [r1, #4]
    9bec:	1d31      	adds	r1, r6, #4
    9bee:	f10b 0018 	add.w	r0, fp, #24
    9bf2:	f8cb e010 	str.w	lr, [fp, #16]
    9bf6:	f8d6 e004 	ldr.w	lr, [r6, #4]
    9bfa:	1d0e      	adds	r6, r1, #4
    9bfc:	2a24      	cmp	r2, #36	; 0x24
    9bfe:	f8cb e014 	str.w	lr, [fp, #20]
    9c02:	d108      	bne.n	9c16 <_realloc_r+0x352>
    9c04:	684a      	ldr	r2, [r1, #4]
    9c06:	f10b 0020 	add.w	r0, fp, #32
    9c0a:	f8cb 2018 	str.w	r2, [fp, #24]
    9c0e:	6872      	ldr	r2, [r6, #4]
    9c10:	3608      	adds	r6, #8
    9c12:	f8cb 201c 	str.w	r2, [fp, #28]
    9c16:	4631      	mov	r1, r6
    9c18:	4602      	mov	r2, r0
    9c1a:	f851 eb04 	ldr.w	lr, [r1], #4
    9c1e:	f842 eb04 	str.w	lr, [r2], #4
    9c22:	6876      	ldr	r6, [r6, #4]
    9c24:	6046      	str	r6, [r0, #4]
    9c26:	6849      	ldr	r1, [r1, #4]
    9c28:	6051      	str	r1, [r2, #4]
    9c2a:	eb0b 0204 	add.w	r2, fp, r4
    9c2e:	ebc4 010c 	rsb	r1, r4, ip
    9c32:	f041 0101 	orr.w	r1, r1, #1
    9c36:	609a      	str	r2, [r3, #8]
    9c38:	6051      	str	r1, [r2, #4]
    9c3a:	4638      	mov	r0, r7
    9c3c:	f8db 1004 	ldr.w	r1, [fp, #4]
    9c40:	f001 0301 	and.w	r3, r1, #1
    9c44:	431c      	orrs	r4, r3
    9c46:	f8cb 4004 	str.w	r4, [fp, #4]
    9c4a:	f7fa f8e1 	bl	3e10 <__malloc_unlock>
    9c4e:	e6ea      	b.n	9a26 <_realloc_r+0x162>
    9c50:	6855      	ldr	r5, [r2, #4]
    9c52:	4640      	mov	r0, r8
    9c54:	f108 0808 	add.w	r8, r8, #8
    9c58:	f025 0503 	bic.w	r5, r5, #3
    9c5c:	4455      	add	r5, sl
    9c5e:	e6cf      	b.n	9a00 <_realloc_r+0x13c>
    9c60:	4631      	mov	r1, r6
    9c62:	4628      	mov	r0, r5
    9c64:	9300      	str	r3, [sp, #0]
    9c66:	f8cd c004 	str.w	ip, [sp, #4]
    9c6a:	f7ff f8b9 	bl	8de0 <memmove>
    9c6e:	f8dd c004 	ldr.w	ip, [sp, #4]
    9c72:	9b00      	ldr	r3, [sp, #0]
    9c74:	e7d9      	b.n	9c2a <_realloc_r+0x366>
    9c76:	bf00      	nop

00009c78 <__isinfd>:
    9c78:	4602      	mov	r2, r0
    9c7a:	4240      	negs	r0, r0
    9c7c:	ea40 0302 	orr.w	r3, r0, r2
    9c80:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    9c84:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    9c88:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    9c8c:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    9c90:	4258      	negs	r0, r3
    9c92:	ea40 0303 	orr.w	r3, r0, r3
    9c96:	17d8      	asrs	r0, r3, #31
    9c98:	3001      	adds	r0, #1
    9c9a:	4770      	bx	lr

00009c9c <__isnand>:
    9c9c:	4602      	mov	r2, r0
    9c9e:	4240      	negs	r0, r0
    9ca0:	4310      	orrs	r0, r2
    9ca2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    9ca6:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    9caa:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    9cae:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    9cb2:	0fc0      	lsrs	r0, r0, #31
    9cb4:	4770      	bx	lr
    9cb6:	bf00      	nop

00009cb8 <__sclose>:
    9cb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    9cbc:	f000 b960 	b.w	9f80 <_close_r>

00009cc0 <__sseek>:
    9cc0:	b510      	push	{r4, lr}
    9cc2:	460c      	mov	r4, r1
    9cc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    9cc8:	f000 f9fe 	bl	a0c8 <_lseek_r>
    9ccc:	89a3      	ldrh	r3, [r4, #12]
    9cce:	f1b0 3fff 	cmp.w	r0, #4294967295
    9cd2:	bf15      	itete	ne
    9cd4:	6560      	strne	r0, [r4, #84]	; 0x54
    9cd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    9cda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    9cde:	81a3      	strheq	r3, [r4, #12]
    9ce0:	bf18      	it	ne
    9ce2:	81a3      	strhne	r3, [r4, #12]
    9ce4:	bd10      	pop	{r4, pc}
    9ce6:	bf00      	nop

00009ce8 <__swrite>:
    9ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9cec:	461d      	mov	r5, r3
    9cee:	898b      	ldrh	r3, [r1, #12]
    9cf0:	460c      	mov	r4, r1
    9cf2:	4616      	mov	r6, r2
    9cf4:	4607      	mov	r7, r0
    9cf6:	f413 7f80 	tst.w	r3, #256	; 0x100
    9cfa:	d006      	beq.n	9d0a <__swrite+0x22>
    9cfc:	2302      	movs	r3, #2
    9cfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    9d02:	2200      	movs	r2, #0
    9d04:	f000 f9e0 	bl	a0c8 <_lseek_r>
    9d08:	89a3      	ldrh	r3, [r4, #12]
    9d0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    9d0e:	4638      	mov	r0, r7
    9d10:	81a3      	strh	r3, [r4, #12]
    9d12:	4632      	mov	r2, r6
    9d14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    9d18:	462b      	mov	r3, r5
    9d1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    9d1e:	f7f7 b933 	b.w	f88 <_write_r>
    9d22:	bf00      	nop

00009d24 <__sread>:
    9d24:	b510      	push	{r4, lr}
    9d26:	460c      	mov	r4, r1
    9d28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    9d2c:	f000 f9e2 	bl	a0f4 <_read_r>
    9d30:	2800      	cmp	r0, #0
    9d32:	db03      	blt.n	9d3c <__sread+0x18>
    9d34:	6d63      	ldr	r3, [r4, #84]	; 0x54
    9d36:	181b      	adds	r3, r3, r0
    9d38:	6563      	str	r3, [r4, #84]	; 0x54
    9d3a:	bd10      	pop	{r4, pc}
    9d3c:	89a3      	ldrh	r3, [r4, #12]
    9d3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    9d42:	81a3      	strh	r3, [r4, #12]
    9d44:	bd10      	pop	{r4, pc}
    9d46:	bf00      	nop

00009d48 <strcmp>:
    9d48:	ea80 0201 	eor.w	r2, r0, r1
    9d4c:	f012 0f03 	tst.w	r2, #3
    9d50:	d13a      	bne.n	9dc8 <strcmp_unaligned>
    9d52:	f010 0203 	ands.w	r2, r0, #3
    9d56:	f020 0003 	bic.w	r0, r0, #3
    9d5a:	f021 0103 	bic.w	r1, r1, #3
    9d5e:	f850 cb04 	ldr.w	ip, [r0], #4
    9d62:	bf08      	it	eq
    9d64:	f851 3b04 	ldreq.w	r3, [r1], #4
    9d68:	d00d      	beq.n	9d86 <strcmp+0x3e>
    9d6a:	f082 0203 	eor.w	r2, r2, #3
    9d6e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    9d72:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    9d76:	fa23 f202 	lsr.w	r2, r3, r2
    9d7a:	f851 3b04 	ldr.w	r3, [r1], #4
    9d7e:	ea4c 0c02 	orr.w	ip, ip, r2
    9d82:	ea43 0302 	orr.w	r3, r3, r2
    9d86:	bf00      	nop
    9d88:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    9d8c:	459c      	cmp	ip, r3
    9d8e:	bf01      	itttt	eq
    9d90:	ea22 020c 	biceq.w	r2, r2, ip
    9d94:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    9d98:	f850 cb04 	ldreq.w	ip, [r0], #4
    9d9c:	f851 3b04 	ldreq.w	r3, [r1], #4
    9da0:	d0f2      	beq.n	9d88 <strcmp+0x40>
    9da2:	ea4f 600c 	mov.w	r0, ip, lsl #24
    9da6:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    9daa:	2801      	cmp	r0, #1
    9dac:	bf28      	it	cs
    9dae:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    9db2:	bf08      	it	eq
    9db4:	0a1b      	lsreq	r3, r3, #8
    9db6:	d0f4      	beq.n	9da2 <strcmp+0x5a>
    9db8:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    9dbc:	ea4f 6010 	mov.w	r0, r0, lsr #24
    9dc0:	eba0 0003 	sub.w	r0, r0, r3
    9dc4:	4770      	bx	lr
    9dc6:	bf00      	nop

00009dc8 <strcmp_unaligned>:
    9dc8:	f010 0f03 	tst.w	r0, #3
    9dcc:	d00a      	beq.n	9de4 <strcmp_unaligned+0x1c>
    9dce:	f810 2b01 	ldrb.w	r2, [r0], #1
    9dd2:	f811 3b01 	ldrb.w	r3, [r1], #1
    9dd6:	2a01      	cmp	r2, #1
    9dd8:	bf28      	it	cs
    9dda:	429a      	cmpcs	r2, r3
    9ddc:	d0f4      	beq.n	9dc8 <strcmp_unaligned>
    9dde:	eba2 0003 	sub.w	r0, r2, r3
    9de2:	4770      	bx	lr
    9de4:	f84d 5d04 	str.w	r5, [sp, #-4]!
    9de8:	f84d 4d04 	str.w	r4, [sp, #-4]!
    9dec:	f04f 0201 	mov.w	r2, #1
    9df0:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    9df4:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    9df8:	f001 0c03 	and.w	ip, r1, #3
    9dfc:	f021 0103 	bic.w	r1, r1, #3
    9e00:	f850 4b04 	ldr.w	r4, [r0], #4
    9e04:	f851 5b04 	ldr.w	r5, [r1], #4
    9e08:	f1bc 0f02 	cmp.w	ip, #2
    9e0c:	d026      	beq.n	9e5c <strcmp_unaligned+0x94>
    9e0e:	d84b      	bhi.n	9ea8 <strcmp_unaligned+0xe0>
    9e10:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    9e14:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    9e18:	eba4 0302 	sub.w	r3, r4, r2
    9e1c:	ea23 0304 	bic.w	r3, r3, r4
    9e20:	d10d      	bne.n	9e3e <strcmp_unaligned+0x76>
    9e22:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    9e26:	bf08      	it	eq
    9e28:	f851 5b04 	ldreq.w	r5, [r1], #4
    9e2c:	d10a      	bne.n	9e44 <strcmp_unaligned+0x7c>
    9e2e:	ea8c 0c04 	eor.w	ip, ip, r4
    9e32:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    9e36:	d10c      	bne.n	9e52 <strcmp_unaligned+0x8a>
    9e38:	f850 4b04 	ldr.w	r4, [r0], #4
    9e3c:	e7e8      	b.n	9e10 <strcmp_unaligned+0x48>
    9e3e:	ea4f 2515 	mov.w	r5, r5, lsr #8
    9e42:	e05c      	b.n	9efe <strcmp_unaligned+0x136>
    9e44:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    9e48:	d152      	bne.n	9ef0 <strcmp_unaligned+0x128>
    9e4a:	780d      	ldrb	r5, [r1, #0]
    9e4c:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    9e50:	e055      	b.n	9efe <strcmp_unaligned+0x136>
    9e52:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    9e56:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    9e5a:	e050      	b.n	9efe <strcmp_unaligned+0x136>
    9e5c:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    9e60:	eba4 0302 	sub.w	r3, r4, r2
    9e64:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    9e68:	ea23 0304 	bic.w	r3, r3, r4
    9e6c:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    9e70:	d117      	bne.n	9ea2 <strcmp_unaligned+0xda>
    9e72:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    9e76:	bf08      	it	eq
    9e78:	f851 5b04 	ldreq.w	r5, [r1], #4
    9e7c:	d107      	bne.n	9e8e <strcmp_unaligned+0xc6>
    9e7e:	ea8c 0c04 	eor.w	ip, ip, r4
    9e82:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    9e86:	d108      	bne.n	9e9a <strcmp_unaligned+0xd2>
    9e88:	f850 4b04 	ldr.w	r4, [r0], #4
    9e8c:	e7e6      	b.n	9e5c <strcmp_unaligned+0x94>
    9e8e:	041b      	lsls	r3, r3, #16
    9e90:	d12e      	bne.n	9ef0 <strcmp_unaligned+0x128>
    9e92:	880d      	ldrh	r5, [r1, #0]
    9e94:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    9e98:	e031      	b.n	9efe <strcmp_unaligned+0x136>
    9e9a:	ea4f 4505 	mov.w	r5, r5, lsl #16
    9e9e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    9ea2:	ea4f 4515 	mov.w	r5, r5, lsr #16
    9ea6:	e02a      	b.n	9efe <strcmp_unaligned+0x136>
    9ea8:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    9eac:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    9eb0:	eba4 0302 	sub.w	r3, r4, r2
    9eb4:	ea23 0304 	bic.w	r3, r3, r4
    9eb8:	d10d      	bne.n	9ed6 <strcmp_unaligned+0x10e>
    9eba:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    9ebe:	bf08      	it	eq
    9ec0:	f851 5b04 	ldreq.w	r5, [r1], #4
    9ec4:	d10a      	bne.n	9edc <strcmp_unaligned+0x114>
    9ec6:	ea8c 0c04 	eor.w	ip, ip, r4
    9eca:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    9ece:	d10a      	bne.n	9ee6 <strcmp_unaligned+0x11e>
    9ed0:	f850 4b04 	ldr.w	r4, [r0], #4
    9ed4:	e7e8      	b.n	9ea8 <strcmp_unaligned+0xe0>
    9ed6:	ea4f 6515 	mov.w	r5, r5, lsr #24
    9eda:	e010      	b.n	9efe <strcmp_unaligned+0x136>
    9edc:	f014 0fff 	tst.w	r4, #255	; 0xff
    9ee0:	d006      	beq.n	9ef0 <strcmp_unaligned+0x128>
    9ee2:	f851 5b04 	ldr.w	r5, [r1], #4
    9ee6:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    9eea:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    9eee:	e006      	b.n	9efe <strcmp_unaligned+0x136>
    9ef0:	f04f 0000 	mov.w	r0, #0
    9ef4:	f85d 4b04 	ldr.w	r4, [sp], #4
    9ef8:	f85d 5b04 	ldr.w	r5, [sp], #4
    9efc:	4770      	bx	lr
    9efe:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    9f02:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    9f06:	2801      	cmp	r0, #1
    9f08:	bf28      	it	cs
    9f0a:	4290      	cmpcs	r0, r2
    9f0c:	bf04      	itt	eq
    9f0e:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    9f12:	0a2d      	lsreq	r5, r5, #8
    9f14:	d0f3      	beq.n	9efe <strcmp_unaligned+0x136>
    9f16:	eba2 0000 	sub.w	r0, r2, r0
    9f1a:	f85d 4b04 	ldr.w	r4, [sp], #4
    9f1e:	f85d 5b04 	ldr.w	r5, [sp], #4
    9f22:	4770      	bx	lr

00009f24 <_calloc_r>:
    9f24:	b538      	push	{r3, r4, r5, lr}
    9f26:	fb01 f102 	mul.w	r1, r1, r2
    9f2a:	f7f9 fc9d 	bl	3868 <_malloc_r>
    9f2e:	4604      	mov	r4, r0
    9f30:	b1f8      	cbz	r0, 9f72 <_calloc_r+0x4e>
    9f32:	f850 2c04 	ldr.w	r2, [r0, #-4]
    9f36:	f022 0203 	bic.w	r2, r2, #3
    9f3a:	3a04      	subs	r2, #4
    9f3c:	2a24      	cmp	r2, #36	; 0x24
    9f3e:	d81a      	bhi.n	9f76 <_calloc_r+0x52>
    9f40:	2a13      	cmp	r2, #19
    9f42:	4603      	mov	r3, r0
    9f44:	d90f      	bls.n	9f66 <_calloc_r+0x42>
    9f46:	2100      	movs	r1, #0
    9f48:	f840 1b04 	str.w	r1, [r0], #4
    9f4c:	1d03      	adds	r3, r0, #4
    9f4e:	2a1b      	cmp	r2, #27
    9f50:	6061      	str	r1, [r4, #4]
    9f52:	d908      	bls.n	9f66 <_calloc_r+0x42>
    9f54:	1d1d      	adds	r5, r3, #4
    9f56:	6041      	str	r1, [r0, #4]
    9f58:	6059      	str	r1, [r3, #4]
    9f5a:	1d2b      	adds	r3, r5, #4
    9f5c:	2a24      	cmp	r2, #36	; 0x24
    9f5e:	bf02      	ittt	eq
    9f60:	6069      	streq	r1, [r5, #4]
    9f62:	6059      	streq	r1, [r3, #4]
    9f64:	3308      	addeq	r3, #8
    9f66:	461a      	mov	r2, r3
    9f68:	2100      	movs	r1, #0
    9f6a:	f842 1b04 	str.w	r1, [r2], #4
    9f6e:	6059      	str	r1, [r3, #4]
    9f70:	6051      	str	r1, [r2, #4]
    9f72:	4620      	mov	r0, r4
    9f74:	bd38      	pop	{r3, r4, r5, pc}
    9f76:	2100      	movs	r1, #0
    9f78:	f7fe ff8e 	bl	8e98 <memset>
    9f7c:	4620      	mov	r0, r4
    9f7e:	bd38      	pop	{r3, r4, r5, pc}

00009f80 <_close_r>:
    9f80:	b538      	push	{r3, r4, r5, lr}
    9f82:	f240 745c 	movw	r4, #1884	; 0x75c
    9f86:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9f8a:	4605      	mov	r5, r0
    9f8c:	4608      	mov	r0, r1
    9f8e:	2300      	movs	r3, #0
    9f90:	6023      	str	r3, [r4, #0]
    9f92:	f7f6 ffad 	bl	ef0 <_close>
    9f96:	f1b0 3fff 	cmp.w	r0, #4294967295
    9f9a:	d000      	beq.n	9f9e <_close_r+0x1e>
    9f9c:	bd38      	pop	{r3, r4, r5, pc}
    9f9e:	6823      	ldr	r3, [r4, #0]
    9fa0:	2b00      	cmp	r3, #0
    9fa2:	d0fb      	beq.n	9f9c <_close_r+0x1c>
    9fa4:	602b      	str	r3, [r5, #0]
    9fa6:	bd38      	pop	{r3, r4, r5, pc}

00009fa8 <_fclose_r>:
    9fa8:	b570      	push	{r4, r5, r6, lr}
    9faa:	4605      	mov	r5, r0
    9fac:	460c      	mov	r4, r1
    9fae:	2900      	cmp	r1, #0
    9fb0:	d04b      	beq.n	a04a <_fclose_r+0xa2>
    9fb2:	f7fe f969 	bl	8288 <__sfp_lock_acquire>
    9fb6:	b115      	cbz	r5, 9fbe <_fclose_r+0x16>
    9fb8:	69ab      	ldr	r3, [r5, #24]
    9fba:	2b00      	cmp	r3, #0
    9fbc:	d048      	beq.n	a050 <_fclose_r+0xa8>
    9fbe:	f64a 5300 	movw	r3, #44288	; 0xad00
    9fc2:	f2c0 0300 	movt	r3, #0
    9fc6:	429c      	cmp	r4, r3
    9fc8:	bf08      	it	eq
    9fca:	686c      	ldreq	r4, [r5, #4]
    9fcc:	d00e      	beq.n	9fec <_fclose_r+0x44>
    9fce:	f64a 5320 	movw	r3, #44320	; 0xad20
    9fd2:	f2c0 0300 	movt	r3, #0
    9fd6:	429c      	cmp	r4, r3
    9fd8:	bf08      	it	eq
    9fda:	68ac      	ldreq	r4, [r5, #8]
    9fdc:	d006      	beq.n	9fec <_fclose_r+0x44>
    9fde:	f64a 5340 	movw	r3, #44352	; 0xad40
    9fe2:	f2c0 0300 	movt	r3, #0
    9fe6:	429c      	cmp	r4, r3
    9fe8:	bf08      	it	eq
    9fea:	68ec      	ldreq	r4, [r5, #12]
    9fec:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    9ff0:	b33e      	cbz	r6, a042 <_fclose_r+0x9a>
    9ff2:	4628      	mov	r0, r5
    9ff4:	4621      	mov	r1, r4
    9ff6:	f7fe f88b 	bl	8110 <_fflush_r>
    9ffa:	6b23      	ldr	r3, [r4, #48]	; 0x30
    9ffc:	4606      	mov	r6, r0
    9ffe:	b13b      	cbz	r3, a010 <_fclose_r+0x68>
    a000:	4628      	mov	r0, r5
    a002:	6a21      	ldr	r1, [r4, #32]
    a004:	4798      	blx	r3
    a006:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    a00a:	bf28      	it	cs
    a00c:	f04f 36ff 	movcs.w	r6, #4294967295
    a010:	89a3      	ldrh	r3, [r4, #12]
    a012:	f013 0f80 	tst.w	r3, #128	; 0x80
    a016:	d11f      	bne.n	a058 <_fclose_r+0xb0>
    a018:	6b61      	ldr	r1, [r4, #52]	; 0x34
    a01a:	b141      	cbz	r1, a02e <_fclose_r+0x86>
    a01c:	f104 0344 	add.w	r3, r4, #68	; 0x44
    a020:	4299      	cmp	r1, r3
    a022:	d002      	beq.n	a02a <_fclose_r+0x82>
    a024:	4628      	mov	r0, r5
    a026:	f7fe fa67 	bl	84f8 <_free_r>
    a02a:	2300      	movs	r3, #0
    a02c:	6363      	str	r3, [r4, #52]	; 0x34
    a02e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    a030:	b121      	cbz	r1, a03c <_fclose_r+0x94>
    a032:	4628      	mov	r0, r5
    a034:	f7fe fa60 	bl	84f8 <_free_r>
    a038:	2300      	movs	r3, #0
    a03a:	64a3      	str	r3, [r4, #72]	; 0x48
    a03c:	f04f 0300 	mov.w	r3, #0
    a040:	81a3      	strh	r3, [r4, #12]
    a042:	f7fe f923 	bl	828c <__sfp_lock_release>
    a046:	4630      	mov	r0, r6
    a048:	bd70      	pop	{r4, r5, r6, pc}
    a04a:	460e      	mov	r6, r1
    a04c:	4630      	mov	r0, r6
    a04e:	bd70      	pop	{r4, r5, r6, pc}
    a050:	4628      	mov	r0, r5
    a052:	f7fe f9cd 	bl	83f0 <__sinit>
    a056:	e7b2      	b.n	9fbe <_fclose_r+0x16>
    a058:	4628      	mov	r0, r5
    a05a:	6921      	ldr	r1, [r4, #16]
    a05c:	f7fe fa4c 	bl	84f8 <_free_r>
    a060:	e7da      	b.n	a018 <_fclose_r+0x70>
    a062:	bf00      	nop

0000a064 <fclose>:
    a064:	f240 0354 	movw	r3, #84	; 0x54
    a068:	4601      	mov	r1, r0
    a06a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a06e:	6818      	ldr	r0, [r3, #0]
    a070:	e79a      	b.n	9fa8 <_fclose_r>
    a072:	bf00      	nop

0000a074 <_fstat_r>:
    a074:	b538      	push	{r3, r4, r5, lr}
    a076:	f240 745c 	movw	r4, #1884	; 0x75c
    a07a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a07e:	4605      	mov	r5, r0
    a080:	4608      	mov	r0, r1
    a082:	4611      	mov	r1, r2
    a084:	2300      	movs	r3, #0
    a086:	6023      	str	r3, [r4, #0]
    a088:	f7f6 ff44 	bl	f14 <_fstat>
    a08c:	f1b0 3fff 	cmp.w	r0, #4294967295
    a090:	d000      	beq.n	a094 <_fstat_r+0x20>
    a092:	bd38      	pop	{r3, r4, r5, pc}
    a094:	6823      	ldr	r3, [r4, #0]
    a096:	2b00      	cmp	r3, #0
    a098:	d0fb      	beq.n	a092 <_fstat_r+0x1e>
    a09a:	602b      	str	r3, [r5, #0]
    a09c:	bd38      	pop	{r3, r4, r5, pc}
    a09e:	bf00      	nop

0000a0a0 <_isatty_r>:
    a0a0:	b538      	push	{r3, r4, r5, lr}
    a0a2:	f240 745c 	movw	r4, #1884	; 0x75c
    a0a6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a0aa:	4605      	mov	r5, r0
    a0ac:	4608      	mov	r0, r1
    a0ae:	2300      	movs	r3, #0
    a0b0:	6023      	str	r3, [r4, #0]
    a0b2:	f7f6 ff41 	bl	f38 <_isatty>
    a0b6:	f1b0 3fff 	cmp.w	r0, #4294967295
    a0ba:	d000      	beq.n	a0be <_isatty_r+0x1e>
    a0bc:	bd38      	pop	{r3, r4, r5, pc}
    a0be:	6823      	ldr	r3, [r4, #0]
    a0c0:	2b00      	cmp	r3, #0
    a0c2:	d0fb      	beq.n	a0bc <_isatty_r+0x1c>
    a0c4:	602b      	str	r3, [r5, #0]
    a0c6:	bd38      	pop	{r3, r4, r5, pc}

0000a0c8 <_lseek_r>:
    a0c8:	b538      	push	{r3, r4, r5, lr}
    a0ca:	f240 745c 	movw	r4, #1884	; 0x75c
    a0ce:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a0d2:	4605      	mov	r5, r0
    a0d4:	4608      	mov	r0, r1
    a0d6:	4611      	mov	r1, r2
    a0d8:	461a      	mov	r2, r3
    a0da:	2300      	movs	r3, #0
    a0dc:	6023      	str	r3, [r4, #0]
    a0de:	f7f6 ff37 	bl	f50 <_lseek>
    a0e2:	f1b0 3fff 	cmp.w	r0, #4294967295
    a0e6:	d000      	beq.n	a0ea <_lseek_r+0x22>
    a0e8:	bd38      	pop	{r3, r4, r5, pc}
    a0ea:	6823      	ldr	r3, [r4, #0]
    a0ec:	2b00      	cmp	r3, #0
    a0ee:	d0fb      	beq.n	a0e8 <_lseek_r+0x20>
    a0f0:	602b      	str	r3, [r5, #0]
    a0f2:	bd38      	pop	{r3, r4, r5, pc}

0000a0f4 <_read_r>:
    a0f4:	b538      	push	{r3, r4, r5, lr}
    a0f6:	f240 745c 	movw	r4, #1884	; 0x75c
    a0fa:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a0fe:	4605      	mov	r5, r0
    a100:	4608      	mov	r0, r1
    a102:	4611      	mov	r1, r2
    a104:	461a      	mov	r2, r3
    a106:	2300      	movs	r3, #0
    a108:	6023      	str	r3, [r4, #0]
    a10a:	f7f6 ff2f 	bl	f6c <_read>
    a10e:	f1b0 3fff 	cmp.w	r0, #4294967295
    a112:	d000      	beq.n	a116 <_read_r+0x22>
    a114:	bd38      	pop	{r3, r4, r5, pc}
    a116:	6823      	ldr	r3, [r4, #0]
    a118:	2b00      	cmp	r3, #0
    a11a:	d0fb      	beq.n	a114 <_read_r+0x20>
    a11c:	602b      	str	r3, [r5, #0]
    a11e:	bd38      	pop	{r3, r4, r5, pc}

0000a120 <__aeabi_uidiv>:
    a120:	1e4a      	subs	r2, r1, #1
    a122:	bf08      	it	eq
    a124:	4770      	bxeq	lr
    a126:	f0c0 8124 	bcc.w	a372 <__aeabi_uidiv+0x252>
    a12a:	4288      	cmp	r0, r1
    a12c:	f240 8116 	bls.w	a35c <__aeabi_uidiv+0x23c>
    a130:	4211      	tst	r1, r2
    a132:	f000 8117 	beq.w	a364 <__aeabi_uidiv+0x244>
    a136:	fab0 f380 	clz	r3, r0
    a13a:	fab1 f281 	clz	r2, r1
    a13e:	eba2 0303 	sub.w	r3, r2, r3
    a142:	f1c3 031f 	rsb	r3, r3, #31
    a146:	a204      	add	r2, pc, #16	; (adr r2, a158 <__aeabi_uidiv+0x38>)
    a148:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    a14c:	f04f 0200 	mov.w	r2, #0
    a150:	469f      	mov	pc, r3
    a152:	bf00      	nop
    a154:	f3af 8000 	nop.w
    a158:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    a15c:	bf00      	nop
    a15e:	eb42 0202 	adc.w	r2, r2, r2
    a162:	bf28      	it	cs
    a164:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    a168:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    a16c:	bf00      	nop
    a16e:	eb42 0202 	adc.w	r2, r2, r2
    a172:	bf28      	it	cs
    a174:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    a178:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    a17c:	bf00      	nop
    a17e:	eb42 0202 	adc.w	r2, r2, r2
    a182:	bf28      	it	cs
    a184:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    a188:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    a18c:	bf00      	nop
    a18e:	eb42 0202 	adc.w	r2, r2, r2
    a192:	bf28      	it	cs
    a194:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    a198:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    a19c:	bf00      	nop
    a19e:	eb42 0202 	adc.w	r2, r2, r2
    a1a2:	bf28      	it	cs
    a1a4:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    a1a8:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    a1ac:	bf00      	nop
    a1ae:	eb42 0202 	adc.w	r2, r2, r2
    a1b2:	bf28      	it	cs
    a1b4:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    a1b8:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    a1bc:	bf00      	nop
    a1be:	eb42 0202 	adc.w	r2, r2, r2
    a1c2:	bf28      	it	cs
    a1c4:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    a1c8:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    a1cc:	bf00      	nop
    a1ce:	eb42 0202 	adc.w	r2, r2, r2
    a1d2:	bf28      	it	cs
    a1d4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    a1d8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    a1dc:	bf00      	nop
    a1de:	eb42 0202 	adc.w	r2, r2, r2
    a1e2:	bf28      	it	cs
    a1e4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    a1e8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    a1ec:	bf00      	nop
    a1ee:	eb42 0202 	adc.w	r2, r2, r2
    a1f2:	bf28      	it	cs
    a1f4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    a1f8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    a1fc:	bf00      	nop
    a1fe:	eb42 0202 	adc.w	r2, r2, r2
    a202:	bf28      	it	cs
    a204:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    a208:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    a20c:	bf00      	nop
    a20e:	eb42 0202 	adc.w	r2, r2, r2
    a212:	bf28      	it	cs
    a214:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    a218:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    a21c:	bf00      	nop
    a21e:	eb42 0202 	adc.w	r2, r2, r2
    a222:	bf28      	it	cs
    a224:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    a228:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    a22c:	bf00      	nop
    a22e:	eb42 0202 	adc.w	r2, r2, r2
    a232:	bf28      	it	cs
    a234:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    a238:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    a23c:	bf00      	nop
    a23e:	eb42 0202 	adc.w	r2, r2, r2
    a242:	bf28      	it	cs
    a244:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    a248:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    a24c:	bf00      	nop
    a24e:	eb42 0202 	adc.w	r2, r2, r2
    a252:	bf28      	it	cs
    a254:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    a258:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    a25c:	bf00      	nop
    a25e:	eb42 0202 	adc.w	r2, r2, r2
    a262:	bf28      	it	cs
    a264:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    a268:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    a26c:	bf00      	nop
    a26e:	eb42 0202 	adc.w	r2, r2, r2
    a272:	bf28      	it	cs
    a274:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    a278:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    a27c:	bf00      	nop
    a27e:	eb42 0202 	adc.w	r2, r2, r2
    a282:	bf28      	it	cs
    a284:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    a288:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    a28c:	bf00      	nop
    a28e:	eb42 0202 	adc.w	r2, r2, r2
    a292:	bf28      	it	cs
    a294:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    a298:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    a29c:	bf00      	nop
    a29e:	eb42 0202 	adc.w	r2, r2, r2
    a2a2:	bf28      	it	cs
    a2a4:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    a2a8:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    a2ac:	bf00      	nop
    a2ae:	eb42 0202 	adc.w	r2, r2, r2
    a2b2:	bf28      	it	cs
    a2b4:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    a2b8:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    a2bc:	bf00      	nop
    a2be:	eb42 0202 	adc.w	r2, r2, r2
    a2c2:	bf28      	it	cs
    a2c4:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    a2c8:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    a2cc:	bf00      	nop
    a2ce:	eb42 0202 	adc.w	r2, r2, r2
    a2d2:	bf28      	it	cs
    a2d4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    a2d8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    a2dc:	bf00      	nop
    a2de:	eb42 0202 	adc.w	r2, r2, r2
    a2e2:	bf28      	it	cs
    a2e4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    a2e8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    a2ec:	bf00      	nop
    a2ee:	eb42 0202 	adc.w	r2, r2, r2
    a2f2:	bf28      	it	cs
    a2f4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    a2f8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    a2fc:	bf00      	nop
    a2fe:	eb42 0202 	adc.w	r2, r2, r2
    a302:	bf28      	it	cs
    a304:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    a308:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    a30c:	bf00      	nop
    a30e:	eb42 0202 	adc.w	r2, r2, r2
    a312:	bf28      	it	cs
    a314:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    a318:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    a31c:	bf00      	nop
    a31e:	eb42 0202 	adc.w	r2, r2, r2
    a322:	bf28      	it	cs
    a324:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    a328:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    a32c:	bf00      	nop
    a32e:	eb42 0202 	adc.w	r2, r2, r2
    a332:	bf28      	it	cs
    a334:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    a338:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    a33c:	bf00      	nop
    a33e:	eb42 0202 	adc.w	r2, r2, r2
    a342:	bf28      	it	cs
    a344:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    a348:	ebb0 0f01 	cmp.w	r0, r1
    a34c:	bf00      	nop
    a34e:	eb42 0202 	adc.w	r2, r2, r2
    a352:	bf28      	it	cs
    a354:	eba0 0001 	subcs.w	r0, r0, r1
    a358:	4610      	mov	r0, r2
    a35a:	4770      	bx	lr
    a35c:	bf0c      	ite	eq
    a35e:	2001      	moveq	r0, #1
    a360:	2000      	movne	r0, #0
    a362:	4770      	bx	lr
    a364:	fab1 f281 	clz	r2, r1
    a368:	f1c2 021f 	rsb	r2, r2, #31
    a36c:	fa20 f002 	lsr.w	r0, r0, r2
    a370:	4770      	bx	lr
    a372:	b108      	cbz	r0, a378 <__aeabi_uidiv+0x258>
    a374:	f04f 30ff 	mov.w	r0, #4294967295
    a378:	f000 b80e 	b.w	a398 <__aeabi_idiv0>

0000a37c <__aeabi_uidivmod>:
    a37c:	2900      	cmp	r1, #0
    a37e:	d0f8      	beq.n	a372 <__aeabi_uidiv+0x252>
    a380:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    a384:	f7ff fecc 	bl	a120 <__aeabi_uidiv>
    a388:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    a38c:	fb02 f300 	mul.w	r3, r2, r0
    a390:	eba1 0103 	sub.w	r1, r1, r3
    a394:	4770      	bx	lr
    a396:	bf00      	nop

0000a398 <__aeabi_idiv0>:
    a398:	4770      	bx	lr
    a39a:	bf00      	nop

0000a39c <__aeabi_uldivmod>:
    a39c:	b94b      	cbnz	r3, a3b2 <__aeabi_uldivmod+0x16>
    a39e:	b942      	cbnz	r2, a3b2 <__aeabi_uldivmod+0x16>
    a3a0:	2900      	cmp	r1, #0
    a3a2:	bf08      	it	eq
    a3a4:	2800      	cmpeq	r0, #0
    a3a6:	d002      	beq.n	a3ae <__aeabi_uldivmod+0x12>
    a3a8:	f04f 31ff 	mov.w	r1, #4294967295
    a3ac:	4608      	mov	r0, r1
    a3ae:	f7ff bff3 	b.w	a398 <__aeabi_idiv0>
    a3b2:	b082      	sub	sp, #8
    a3b4:	46ec      	mov	ip, sp
    a3b6:	e92d 5000 	stmdb	sp!, {ip, lr}
    a3ba:	f000 f805 	bl	a3c8 <__gnu_uldivmod_helper>
    a3be:	f8dd e004 	ldr.w	lr, [sp, #4]
    a3c2:	b002      	add	sp, #8
    a3c4:	bc0c      	pop	{r2, r3}
    a3c6:	4770      	bx	lr

0000a3c8 <__gnu_uldivmod_helper>:
    a3c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a3ca:	4614      	mov	r4, r2
    a3cc:	461d      	mov	r5, r3
    a3ce:	4606      	mov	r6, r0
    a3d0:	460f      	mov	r7, r1
    a3d2:	f000 f9d7 	bl	a784 <__udivdi3>
    a3d6:	fb00 f505 	mul.w	r5, r0, r5
    a3da:	fba0 2304 	umull	r2, r3, r0, r4
    a3de:	fb04 5401 	mla	r4, r4, r1, r5
    a3e2:	18e3      	adds	r3, r4, r3
    a3e4:	1ab6      	subs	r6, r6, r2
    a3e6:	eb67 0703 	sbc.w	r7, r7, r3
    a3ea:	9b06      	ldr	r3, [sp, #24]
    a3ec:	e9c3 6700 	strd	r6, r7, [r3]
    a3f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a3f2:	bf00      	nop

0000a3f4 <__gnu_ldivmod_helper>:
    a3f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a3f6:	4614      	mov	r4, r2
    a3f8:	461d      	mov	r5, r3
    a3fa:	4606      	mov	r6, r0
    a3fc:	460f      	mov	r7, r1
    a3fe:	f000 f80f 	bl	a420 <__divdi3>
    a402:	fb00 f505 	mul.w	r5, r0, r5
    a406:	fba0 2304 	umull	r2, r3, r0, r4
    a40a:	fb04 5401 	mla	r4, r4, r1, r5
    a40e:	18e3      	adds	r3, r4, r3
    a410:	1ab6      	subs	r6, r6, r2
    a412:	eb67 0703 	sbc.w	r7, r7, r3
    a416:	9b06      	ldr	r3, [sp, #24]
    a418:	e9c3 6700 	strd	r6, r7, [r3]
    a41c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a41e:	bf00      	nop

0000a420 <__divdi3>:
    a420:	2900      	cmp	r1, #0
    a422:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a426:	b085      	sub	sp, #20
    a428:	f2c0 80c8 	blt.w	a5bc <__divdi3+0x19c>
    a42c:	2600      	movs	r6, #0
    a42e:	2b00      	cmp	r3, #0
    a430:	f2c0 80bf 	blt.w	a5b2 <__divdi3+0x192>
    a434:	4689      	mov	r9, r1
    a436:	4614      	mov	r4, r2
    a438:	4605      	mov	r5, r0
    a43a:	469b      	mov	fp, r3
    a43c:	2b00      	cmp	r3, #0
    a43e:	d14a      	bne.n	a4d6 <__divdi3+0xb6>
    a440:	428a      	cmp	r2, r1
    a442:	d957      	bls.n	a4f4 <__divdi3+0xd4>
    a444:	fab2 f382 	clz	r3, r2
    a448:	b153      	cbz	r3, a460 <__divdi3+0x40>
    a44a:	f1c3 0020 	rsb	r0, r3, #32
    a44e:	fa01 f903 	lsl.w	r9, r1, r3
    a452:	fa25 f800 	lsr.w	r8, r5, r0
    a456:	fa12 f403 	lsls.w	r4, r2, r3
    a45a:	409d      	lsls	r5, r3
    a45c:	ea48 0909 	orr.w	r9, r8, r9
    a460:	0c27      	lsrs	r7, r4, #16
    a462:	4648      	mov	r0, r9
    a464:	4639      	mov	r1, r7
    a466:	fa1f fb84 	uxth.w	fp, r4
    a46a:	f7ff fe59 	bl	a120 <__aeabi_uidiv>
    a46e:	4639      	mov	r1, r7
    a470:	4682      	mov	sl, r0
    a472:	4648      	mov	r0, r9
    a474:	f7ff ff82 	bl	a37c <__aeabi_uidivmod>
    a478:	0c2a      	lsrs	r2, r5, #16
    a47a:	fb0b f30a 	mul.w	r3, fp, sl
    a47e:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    a482:	454b      	cmp	r3, r9
    a484:	d909      	bls.n	a49a <__divdi3+0x7a>
    a486:	eb19 0904 	adds.w	r9, r9, r4
    a48a:	f10a 3aff 	add.w	sl, sl, #4294967295
    a48e:	d204      	bcs.n	a49a <__divdi3+0x7a>
    a490:	454b      	cmp	r3, r9
    a492:	bf84      	itt	hi
    a494:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    a498:	44a1      	addhi	r9, r4
    a49a:	ebc3 0909 	rsb	r9, r3, r9
    a49e:	4639      	mov	r1, r7
    a4a0:	4648      	mov	r0, r9
    a4a2:	b2ad      	uxth	r5, r5
    a4a4:	f7ff fe3c 	bl	a120 <__aeabi_uidiv>
    a4a8:	4639      	mov	r1, r7
    a4aa:	4680      	mov	r8, r0
    a4ac:	4648      	mov	r0, r9
    a4ae:	f7ff ff65 	bl	a37c <__aeabi_uidivmod>
    a4b2:	fb0b fb08 	mul.w	fp, fp, r8
    a4b6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    a4ba:	45ab      	cmp	fp, r5
    a4bc:	d907      	bls.n	a4ce <__divdi3+0xae>
    a4be:	192d      	adds	r5, r5, r4
    a4c0:	f108 38ff 	add.w	r8, r8, #4294967295
    a4c4:	d203      	bcs.n	a4ce <__divdi3+0xae>
    a4c6:	45ab      	cmp	fp, r5
    a4c8:	bf88      	it	hi
    a4ca:	f108 38ff 	addhi.w	r8, r8, #4294967295
    a4ce:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    a4d2:	2700      	movs	r7, #0
    a4d4:	e003      	b.n	a4de <__divdi3+0xbe>
    a4d6:	428b      	cmp	r3, r1
    a4d8:	d957      	bls.n	a58a <__divdi3+0x16a>
    a4da:	2700      	movs	r7, #0
    a4dc:	46b8      	mov	r8, r7
    a4de:	4642      	mov	r2, r8
    a4e0:	463b      	mov	r3, r7
    a4e2:	b116      	cbz	r6, a4ea <__divdi3+0xca>
    a4e4:	4252      	negs	r2, r2
    a4e6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    a4ea:	4619      	mov	r1, r3
    a4ec:	4610      	mov	r0, r2
    a4ee:	b005      	add	sp, #20
    a4f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a4f4:	b922      	cbnz	r2, a500 <__divdi3+0xe0>
    a4f6:	4611      	mov	r1, r2
    a4f8:	2001      	movs	r0, #1
    a4fa:	f7ff fe11 	bl	a120 <__aeabi_uidiv>
    a4fe:	4604      	mov	r4, r0
    a500:	fab4 f884 	clz	r8, r4
    a504:	f1b8 0f00 	cmp.w	r8, #0
    a508:	d15e      	bne.n	a5c8 <__divdi3+0x1a8>
    a50a:	ebc4 0809 	rsb	r8, r4, r9
    a50e:	0c27      	lsrs	r7, r4, #16
    a510:	fa1f f984 	uxth.w	r9, r4
    a514:	2101      	movs	r1, #1
    a516:	9102      	str	r1, [sp, #8]
    a518:	4639      	mov	r1, r7
    a51a:	4640      	mov	r0, r8
    a51c:	f7ff fe00 	bl	a120 <__aeabi_uidiv>
    a520:	4639      	mov	r1, r7
    a522:	4682      	mov	sl, r0
    a524:	4640      	mov	r0, r8
    a526:	f7ff ff29 	bl	a37c <__aeabi_uidivmod>
    a52a:	ea4f 4815 	mov.w	r8, r5, lsr #16
    a52e:	fb09 f30a 	mul.w	r3, r9, sl
    a532:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    a536:	455b      	cmp	r3, fp
    a538:	d909      	bls.n	a54e <__divdi3+0x12e>
    a53a:	eb1b 0b04 	adds.w	fp, fp, r4
    a53e:	f10a 3aff 	add.w	sl, sl, #4294967295
    a542:	d204      	bcs.n	a54e <__divdi3+0x12e>
    a544:	455b      	cmp	r3, fp
    a546:	bf84      	itt	hi
    a548:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    a54c:	44a3      	addhi	fp, r4
    a54e:	ebc3 0b0b 	rsb	fp, r3, fp
    a552:	4639      	mov	r1, r7
    a554:	4658      	mov	r0, fp
    a556:	b2ad      	uxth	r5, r5
    a558:	f7ff fde2 	bl	a120 <__aeabi_uidiv>
    a55c:	4639      	mov	r1, r7
    a55e:	4680      	mov	r8, r0
    a560:	4658      	mov	r0, fp
    a562:	f7ff ff0b 	bl	a37c <__aeabi_uidivmod>
    a566:	fb09 f908 	mul.w	r9, r9, r8
    a56a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    a56e:	45a9      	cmp	r9, r5
    a570:	d907      	bls.n	a582 <__divdi3+0x162>
    a572:	192d      	adds	r5, r5, r4
    a574:	f108 38ff 	add.w	r8, r8, #4294967295
    a578:	d203      	bcs.n	a582 <__divdi3+0x162>
    a57a:	45a9      	cmp	r9, r5
    a57c:	bf88      	it	hi
    a57e:	f108 38ff 	addhi.w	r8, r8, #4294967295
    a582:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    a586:	9f02      	ldr	r7, [sp, #8]
    a588:	e7a9      	b.n	a4de <__divdi3+0xbe>
    a58a:	fab3 f783 	clz	r7, r3
    a58e:	2f00      	cmp	r7, #0
    a590:	d168      	bne.n	a664 <__divdi3+0x244>
    a592:	428b      	cmp	r3, r1
    a594:	bf2c      	ite	cs
    a596:	f04f 0900 	movcs.w	r9, #0
    a59a:	f04f 0901 	movcc.w	r9, #1
    a59e:	4282      	cmp	r2, r0
    a5a0:	bf8c      	ite	hi
    a5a2:	464c      	movhi	r4, r9
    a5a4:	f049 0401 	orrls.w	r4, r9, #1
    a5a8:	2c00      	cmp	r4, #0
    a5aa:	d096      	beq.n	a4da <__divdi3+0xba>
    a5ac:	f04f 0801 	mov.w	r8, #1
    a5b0:	e795      	b.n	a4de <__divdi3+0xbe>
    a5b2:	4252      	negs	r2, r2
    a5b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    a5b8:	43f6      	mvns	r6, r6
    a5ba:	e73b      	b.n	a434 <__divdi3+0x14>
    a5bc:	4240      	negs	r0, r0
    a5be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    a5c2:	f04f 36ff 	mov.w	r6, #4294967295
    a5c6:	e732      	b.n	a42e <__divdi3+0xe>
    a5c8:	fa04 f408 	lsl.w	r4, r4, r8
    a5cc:	f1c8 0720 	rsb	r7, r8, #32
    a5d0:	fa35 f307 	lsrs.w	r3, r5, r7
    a5d4:	fa29 fa07 	lsr.w	sl, r9, r7
    a5d8:	0c27      	lsrs	r7, r4, #16
    a5da:	fa09 fb08 	lsl.w	fp, r9, r8
    a5de:	4639      	mov	r1, r7
    a5e0:	4650      	mov	r0, sl
    a5e2:	ea43 020b 	orr.w	r2, r3, fp
    a5e6:	9202      	str	r2, [sp, #8]
    a5e8:	f7ff fd9a 	bl	a120 <__aeabi_uidiv>
    a5ec:	4639      	mov	r1, r7
    a5ee:	fa1f f984 	uxth.w	r9, r4
    a5f2:	4683      	mov	fp, r0
    a5f4:	4650      	mov	r0, sl
    a5f6:	f7ff fec1 	bl	a37c <__aeabi_uidivmod>
    a5fa:	9802      	ldr	r0, [sp, #8]
    a5fc:	fb09 f20b 	mul.w	r2, r9, fp
    a600:	0c03      	lsrs	r3, r0, #16
    a602:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    a606:	429a      	cmp	r2, r3
    a608:	d904      	bls.n	a614 <__divdi3+0x1f4>
    a60a:	191b      	adds	r3, r3, r4
    a60c:	f10b 3bff 	add.w	fp, fp, #4294967295
    a610:	f0c0 80b1 	bcc.w	a776 <__divdi3+0x356>
    a614:	1a9b      	subs	r3, r3, r2
    a616:	4639      	mov	r1, r7
    a618:	4618      	mov	r0, r3
    a61a:	9301      	str	r3, [sp, #4]
    a61c:	f7ff fd80 	bl	a120 <__aeabi_uidiv>
    a620:	9901      	ldr	r1, [sp, #4]
    a622:	4682      	mov	sl, r0
    a624:	4608      	mov	r0, r1
    a626:	4639      	mov	r1, r7
    a628:	f7ff fea8 	bl	a37c <__aeabi_uidivmod>
    a62c:	f8dd c008 	ldr.w	ip, [sp, #8]
    a630:	fb09 f30a 	mul.w	r3, r9, sl
    a634:	fa1f f08c 	uxth.w	r0, ip
    a638:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    a63c:	4293      	cmp	r3, r2
    a63e:	d908      	bls.n	a652 <__divdi3+0x232>
    a640:	1912      	adds	r2, r2, r4
    a642:	f10a 3aff 	add.w	sl, sl, #4294967295
    a646:	d204      	bcs.n	a652 <__divdi3+0x232>
    a648:	4293      	cmp	r3, r2
    a64a:	bf84      	itt	hi
    a64c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    a650:	1912      	addhi	r2, r2, r4
    a652:	fa05 f508 	lsl.w	r5, r5, r8
    a656:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    a65a:	ebc3 0802 	rsb	r8, r3, r2
    a65e:	f8cd e008 	str.w	lr, [sp, #8]
    a662:	e759      	b.n	a518 <__divdi3+0xf8>
    a664:	f1c7 0020 	rsb	r0, r7, #32
    a668:	fa03 fa07 	lsl.w	sl, r3, r7
    a66c:	40c2      	lsrs	r2, r0
    a66e:	fa35 f300 	lsrs.w	r3, r5, r0
    a672:	ea42 0b0a 	orr.w	fp, r2, sl
    a676:	fa21 f800 	lsr.w	r8, r1, r0
    a67a:	fa01 f907 	lsl.w	r9, r1, r7
    a67e:	4640      	mov	r0, r8
    a680:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    a684:	ea43 0109 	orr.w	r1, r3, r9
    a688:	9102      	str	r1, [sp, #8]
    a68a:	4651      	mov	r1, sl
    a68c:	fa1f f28b 	uxth.w	r2, fp
    a690:	9203      	str	r2, [sp, #12]
    a692:	f7ff fd45 	bl	a120 <__aeabi_uidiv>
    a696:	4651      	mov	r1, sl
    a698:	4681      	mov	r9, r0
    a69a:	4640      	mov	r0, r8
    a69c:	f7ff fe6e 	bl	a37c <__aeabi_uidivmod>
    a6a0:	9b03      	ldr	r3, [sp, #12]
    a6a2:	f8dd c008 	ldr.w	ip, [sp, #8]
    a6a6:	fb03 f209 	mul.w	r2, r3, r9
    a6aa:	ea4f 401c 	mov.w	r0, ip, lsr #16
    a6ae:	fa14 f307 	lsls.w	r3, r4, r7
    a6b2:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    a6b6:	42a2      	cmp	r2, r4
    a6b8:	d904      	bls.n	a6c4 <__divdi3+0x2a4>
    a6ba:	eb14 040b 	adds.w	r4, r4, fp
    a6be:	f109 39ff 	add.w	r9, r9, #4294967295
    a6c2:	d352      	bcc.n	a76a <__divdi3+0x34a>
    a6c4:	1aa4      	subs	r4, r4, r2
    a6c6:	4651      	mov	r1, sl
    a6c8:	4620      	mov	r0, r4
    a6ca:	9301      	str	r3, [sp, #4]
    a6cc:	f7ff fd28 	bl	a120 <__aeabi_uidiv>
    a6d0:	4651      	mov	r1, sl
    a6d2:	4680      	mov	r8, r0
    a6d4:	4620      	mov	r0, r4
    a6d6:	f7ff fe51 	bl	a37c <__aeabi_uidivmod>
    a6da:	9803      	ldr	r0, [sp, #12]
    a6dc:	f8dd c008 	ldr.w	ip, [sp, #8]
    a6e0:	fb00 f208 	mul.w	r2, r0, r8
    a6e4:	fa1f f38c 	uxth.w	r3, ip
    a6e8:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    a6ec:	9b01      	ldr	r3, [sp, #4]
    a6ee:	4282      	cmp	r2, r0
    a6f0:	d904      	bls.n	a6fc <__divdi3+0x2dc>
    a6f2:	eb10 000b 	adds.w	r0, r0, fp
    a6f6:	f108 38ff 	add.w	r8, r8, #4294967295
    a6fa:	d330      	bcc.n	a75e <__divdi3+0x33e>
    a6fc:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    a700:	fa1f fc83 	uxth.w	ip, r3
    a704:	0c1b      	lsrs	r3, r3, #16
    a706:	1a80      	subs	r0, r0, r2
    a708:	fa1f fe88 	uxth.w	lr, r8
    a70c:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    a710:	fb0c f90e 	mul.w	r9, ip, lr
    a714:	fb0c fc0a 	mul.w	ip, ip, sl
    a718:	fb03 c10e 	mla	r1, r3, lr, ip
    a71c:	fb03 f20a 	mul.w	r2, r3, sl
    a720:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    a724:	458c      	cmp	ip, r1
    a726:	bf88      	it	hi
    a728:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    a72c:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    a730:	4570      	cmp	r0, lr
    a732:	d310      	bcc.n	a756 <__divdi3+0x336>
    a734:	fa1f f989 	uxth.w	r9, r9
    a738:	fa05 f707 	lsl.w	r7, r5, r7
    a73c:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    a740:	bf14      	ite	ne
    a742:	2200      	movne	r2, #0
    a744:	2201      	moveq	r2, #1
    a746:	4287      	cmp	r7, r0
    a748:	bf2c      	ite	cs
    a74a:	2700      	movcs	r7, #0
    a74c:	f002 0701 	andcc.w	r7, r2, #1
    a750:	2f00      	cmp	r7, #0
    a752:	f43f aec4 	beq.w	a4de <__divdi3+0xbe>
    a756:	f108 38ff 	add.w	r8, r8, #4294967295
    a75a:	2700      	movs	r7, #0
    a75c:	e6bf      	b.n	a4de <__divdi3+0xbe>
    a75e:	4282      	cmp	r2, r0
    a760:	bf84      	itt	hi
    a762:	4458      	addhi	r0, fp
    a764:	f108 38ff 	addhi.w	r8, r8, #4294967295
    a768:	e7c8      	b.n	a6fc <__divdi3+0x2dc>
    a76a:	42a2      	cmp	r2, r4
    a76c:	bf84      	itt	hi
    a76e:	f109 39ff 	addhi.w	r9, r9, #4294967295
    a772:	445c      	addhi	r4, fp
    a774:	e7a6      	b.n	a6c4 <__divdi3+0x2a4>
    a776:	429a      	cmp	r2, r3
    a778:	bf84      	itt	hi
    a77a:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    a77e:	191b      	addhi	r3, r3, r4
    a780:	e748      	b.n	a614 <__divdi3+0x1f4>
    a782:	bf00      	nop

0000a784 <__udivdi3>:
    a784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a788:	460c      	mov	r4, r1
    a78a:	b083      	sub	sp, #12
    a78c:	4680      	mov	r8, r0
    a78e:	4616      	mov	r6, r2
    a790:	4689      	mov	r9, r1
    a792:	461f      	mov	r7, r3
    a794:	4615      	mov	r5, r2
    a796:	468a      	mov	sl, r1
    a798:	2b00      	cmp	r3, #0
    a79a:	d14b      	bne.n	a834 <__udivdi3+0xb0>
    a79c:	428a      	cmp	r2, r1
    a79e:	d95c      	bls.n	a85a <__udivdi3+0xd6>
    a7a0:	fab2 f382 	clz	r3, r2
    a7a4:	b15b      	cbz	r3, a7be <__udivdi3+0x3a>
    a7a6:	f1c3 0020 	rsb	r0, r3, #32
    a7aa:	fa01 fa03 	lsl.w	sl, r1, r3
    a7ae:	fa28 f200 	lsr.w	r2, r8, r0
    a7b2:	fa16 f503 	lsls.w	r5, r6, r3
    a7b6:	fa08 f803 	lsl.w	r8, r8, r3
    a7ba:	ea42 0a0a 	orr.w	sl, r2, sl
    a7be:	0c2e      	lsrs	r6, r5, #16
    a7c0:	4650      	mov	r0, sl
    a7c2:	4631      	mov	r1, r6
    a7c4:	b2af      	uxth	r7, r5
    a7c6:	f7ff fcab 	bl	a120 <__aeabi_uidiv>
    a7ca:	4631      	mov	r1, r6
    a7cc:	ea4f 4418 	mov.w	r4, r8, lsr #16
    a7d0:	4681      	mov	r9, r0
    a7d2:	4650      	mov	r0, sl
    a7d4:	f7ff fdd2 	bl	a37c <__aeabi_uidivmod>
    a7d8:	fb07 f309 	mul.w	r3, r7, r9
    a7dc:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    a7e0:	4553      	cmp	r3, sl
    a7e2:	d909      	bls.n	a7f8 <__udivdi3+0x74>
    a7e4:	eb1a 0a05 	adds.w	sl, sl, r5
    a7e8:	f109 39ff 	add.w	r9, r9, #4294967295
    a7ec:	d204      	bcs.n	a7f8 <__udivdi3+0x74>
    a7ee:	4553      	cmp	r3, sl
    a7f0:	bf84      	itt	hi
    a7f2:	f109 39ff 	addhi.w	r9, r9, #4294967295
    a7f6:	44aa      	addhi	sl, r5
    a7f8:	ebc3 0a0a 	rsb	sl, r3, sl
    a7fc:	4631      	mov	r1, r6
    a7fe:	4650      	mov	r0, sl
    a800:	fa1f f888 	uxth.w	r8, r8
    a804:	f7ff fc8c 	bl	a120 <__aeabi_uidiv>
    a808:	4631      	mov	r1, r6
    a80a:	4604      	mov	r4, r0
    a80c:	4650      	mov	r0, sl
    a80e:	f7ff fdb5 	bl	a37c <__aeabi_uidivmod>
    a812:	fb07 f704 	mul.w	r7, r7, r4
    a816:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    a81a:	4547      	cmp	r7, r8
    a81c:	d906      	bls.n	a82c <__udivdi3+0xa8>
    a81e:	3c01      	subs	r4, #1
    a820:	eb18 0805 	adds.w	r8, r8, r5
    a824:	d202      	bcs.n	a82c <__udivdi3+0xa8>
    a826:	4547      	cmp	r7, r8
    a828:	bf88      	it	hi
    a82a:	3c01      	subhi	r4, #1
    a82c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    a830:	2600      	movs	r6, #0
    a832:	e05c      	b.n	a8ee <__udivdi3+0x16a>
    a834:	428b      	cmp	r3, r1
    a836:	d858      	bhi.n	a8ea <__udivdi3+0x166>
    a838:	fab3 f683 	clz	r6, r3
    a83c:	2e00      	cmp	r6, #0
    a83e:	d15b      	bne.n	a8f8 <__udivdi3+0x174>
    a840:	428b      	cmp	r3, r1
    a842:	bf2c      	ite	cs
    a844:	2200      	movcs	r2, #0
    a846:	2201      	movcc	r2, #1
    a848:	4285      	cmp	r5, r0
    a84a:	bf8c      	ite	hi
    a84c:	4615      	movhi	r5, r2
    a84e:	f042 0501 	orrls.w	r5, r2, #1
    a852:	2d00      	cmp	r5, #0
    a854:	d049      	beq.n	a8ea <__udivdi3+0x166>
    a856:	2401      	movs	r4, #1
    a858:	e049      	b.n	a8ee <__udivdi3+0x16a>
    a85a:	b922      	cbnz	r2, a866 <__udivdi3+0xe2>
    a85c:	4611      	mov	r1, r2
    a85e:	2001      	movs	r0, #1
    a860:	f7ff fc5e 	bl	a120 <__aeabi_uidiv>
    a864:	4605      	mov	r5, r0
    a866:	fab5 f685 	clz	r6, r5
    a86a:	2e00      	cmp	r6, #0
    a86c:	f040 80ba 	bne.w	a9e4 <__udivdi3+0x260>
    a870:	1b64      	subs	r4, r4, r5
    a872:	0c2f      	lsrs	r7, r5, #16
    a874:	fa1f fa85 	uxth.w	sl, r5
    a878:	2601      	movs	r6, #1
    a87a:	4639      	mov	r1, r7
    a87c:	4620      	mov	r0, r4
    a87e:	f7ff fc4f 	bl	a120 <__aeabi_uidiv>
    a882:	4639      	mov	r1, r7
    a884:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    a888:	4681      	mov	r9, r0
    a88a:	4620      	mov	r0, r4
    a88c:	f7ff fd76 	bl	a37c <__aeabi_uidivmod>
    a890:	fb0a f309 	mul.w	r3, sl, r9
    a894:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    a898:	455b      	cmp	r3, fp
    a89a:	d909      	bls.n	a8b0 <__udivdi3+0x12c>
    a89c:	eb1b 0b05 	adds.w	fp, fp, r5
    a8a0:	f109 39ff 	add.w	r9, r9, #4294967295
    a8a4:	d204      	bcs.n	a8b0 <__udivdi3+0x12c>
    a8a6:	455b      	cmp	r3, fp
    a8a8:	bf84      	itt	hi
    a8aa:	f109 39ff 	addhi.w	r9, r9, #4294967295
    a8ae:	44ab      	addhi	fp, r5
    a8b0:	ebc3 0b0b 	rsb	fp, r3, fp
    a8b4:	4639      	mov	r1, r7
    a8b6:	4658      	mov	r0, fp
    a8b8:	fa1f f888 	uxth.w	r8, r8
    a8bc:	f7ff fc30 	bl	a120 <__aeabi_uidiv>
    a8c0:	4639      	mov	r1, r7
    a8c2:	4604      	mov	r4, r0
    a8c4:	4658      	mov	r0, fp
    a8c6:	f7ff fd59 	bl	a37c <__aeabi_uidivmod>
    a8ca:	fb0a fa04 	mul.w	sl, sl, r4
    a8ce:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    a8d2:	45c2      	cmp	sl, r8
    a8d4:	d906      	bls.n	a8e4 <__udivdi3+0x160>
    a8d6:	3c01      	subs	r4, #1
    a8d8:	eb18 0805 	adds.w	r8, r8, r5
    a8dc:	d202      	bcs.n	a8e4 <__udivdi3+0x160>
    a8de:	45c2      	cmp	sl, r8
    a8e0:	bf88      	it	hi
    a8e2:	3c01      	subhi	r4, #1
    a8e4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    a8e8:	e001      	b.n	a8ee <__udivdi3+0x16a>
    a8ea:	2600      	movs	r6, #0
    a8ec:	4634      	mov	r4, r6
    a8ee:	4631      	mov	r1, r6
    a8f0:	4620      	mov	r0, r4
    a8f2:	b003      	add	sp, #12
    a8f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a8f8:	f1c6 0020 	rsb	r0, r6, #32
    a8fc:	40b3      	lsls	r3, r6
    a8fe:	fa32 f700 	lsrs.w	r7, r2, r0
    a902:	fa21 fb00 	lsr.w	fp, r1, r0
    a906:	431f      	orrs	r7, r3
    a908:	fa14 f206 	lsls.w	r2, r4, r6
    a90c:	fa28 f100 	lsr.w	r1, r8, r0
    a910:	4658      	mov	r0, fp
    a912:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    a916:	4311      	orrs	r1, r2
    a918:	9100      	str	r1, [sp, #0]
    a91a:	4651      	mov	r1, sl
    a91c:	b2bb      	uxth	r3, r7
    a91e:	9301      	str	r3, [sp, #4]
    a920:	f7ff fbfe 	bl	a120 <__aeabi_uidiv>
    a924:	4651      	mov	r1, sl
    a926:	40b5      	lsls	r5, r6
    a928:	4681      	mov	r9, r0
    a92a:	4658      	mov	r0, fp
    a92c:	f7ff fd26 	bl	a37c <__aeabi_uidivmod>
    a930:	9c01      	ldr	r4, [sp, #4]
    a932:	9800      	ldr	r0, [sp, #0]
    a934:	fb04 f309 	mul.w	r3, r4, r9
    a938:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    a93c:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    a940:	455b      	cmp	r3, fp
    a942:	d905      	bls.n	a950 <__udivdi3+0x1cc>
    a944:	eb1b 0b07 	adds.w	fp, fp, r7
    a948:	f109 39ff 	add.w	r9, r9, #4294967295
    a94c:	f0c0 808e 	bcc.w	aa6c <__udivdi3+0x2e8>
    a950:	ebc3 0b0b 	rsb	fp, r3, fp
    a954:	4651      	mov	r1, sl
    a956:	4658      	mov	r0, fp
    a958:	f7ff fbe2 	bl	a120 <__aeabi_uidiv>
    a95c:	4651      	mov	r1, sl
    a95e:	4604      	mov	r4, r0
    a960:	4658      	mov	r0, fp
    a962:	f7ff fd0b 	bl	a37c <__aeabi_uidivmod>
    a966:	9801      	ldr	r0, [sp, #4]
    a968:	9a00      	ldr	r2, [sp, #0]
    a96a:	fb00 f304 	mul.w	r3, r0, r4
    a96e:	fa1f fc82 	uxth.w	ip, r2
    a972:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    a976:	4293      	cmp	r3, r2
    a978:	d906      	bls.n	a988 <__udivdi3+0x204>
    a97a:	3c01      	subs	r4, #1
    a97c:	19d2      	adds	r2, r2, r7
    a97e:	d203      	bcs.n	a988 <__udivdi3+0x204>
    a980:	4293      	cmp	r3, r2
    a982:	d901      	bls.n	a988 <__udivdi3+0x204>
    a984:	19d2      	adds	r2, r2, r7
    a986:	3c01      	subs	r4, #1
    a988:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    a98c:	b2a8      	uxth	r0, r5
    a98e:	1ad2      	subs	r2, r2, r3
    a990:	0c2d      	lsrs	r5, r5, #16
    a992:	fa1f fc84 	uxth.w	ip, r4
    a996:	0c23      	lsrs	r3, r4, #16
    a998:	fb00 f70c 	mul.w	r7, r0, ip
    a99c:	fb00 fe03 	mul.w	lr, r0, r3
    a9a0:	fb05 e10c 	mla	r1, r5, ip, lr
    a9a4:	fb05 f503 	mul.w	r5, r5, r3
    a9a8:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    a9ac:	458e      	cmp	lr, r1
    a9ae:	bf88      	it	hi
    a9b0:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    a9b4:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    a9b8:	42aa      	cmp	r2, r5
    a9ba:	d310      	bcc.n	a9de <__udivdi3+0x25a>
    a9bc:	b2bf      	uxth	r7, r7
    a9be:	fa08 f606 	lsl.w	r6, r8, r6
    a9c2:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    a9c6:	bf14      	ite	ne
    a9c8:	f04f 0e00 	movne.w	lr, #0
    a9cc:	f04f 0e01 	moveq.w	lr, #1
    a9d0:	4296      	cmp	r6, r2
    a9d2:	bf2c      	ite	cs
    a9d4:	2600      	movcs	r6, #0
    a9d6:	f00e 0601 	andcc.w	r6, lr, #1
    a9da:	2e00      	cmp	r6, #0
    a9dc:	d087      	beq.n	a8ee <__udivdi3+0x16a>
    a9de:	3c01      	subs	r4, #1
    a9e0:	2600      	movs	r6, #0
    a9e2:	e784      	b.n	a8ee <__udivdi3+0x16a>
    a9e4:	40b5      	lsls	r5, r6
    a9e6:	f1c6 0120 	rsb	r1, r6, #32
    a9ea:	fa24 f901 	lsr.w	r9, r4, r1
    a9ee:	fa28 f201 	lsr.w	r2, r8, r1
    a9f2:	0c2f      	lsrs	r7, r5, #16
    a9f4:	40b4      	lsls	r4, r6
    a9f6:	4639      	mov	r1, r7
    a9f8:	4648      	mov	r0, r9
    a9fa:	4322      	orrs	r2, r4
    a9fc:	9200      	str	r2, [sp, #0]
    a9fe:	f7ff fb8f 	bl	a120 <__aeabi_uidiv>
    aa02:	4639      	mov	r1, r7
    aa04:	fa1f fa85 	uxth.w	sl, r5
    aa08:	4683      	mov	fp, r0
    aa0a:	4648      	mov	r0, r9
    aa0c:	f7ff fcb6 	bl	a37c <__aeabi_uidivmod>
    aa10:	9b00      	ldr	r3, [sp, #0]
    aa12:	0c1a      	lsrs	r2, r3, #16
    aa14:	fb0a f30b 	mul.w	r3, sl, fp
    aa18:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    aa1c:	42a3      	cmp	r3, r4
    aa1e:	d903      	bls.n	aa28 <__udivdi3+0x2a4>
    aa20:	1964      	adds	r4, r4, r5
    aa22:	f10b 3bff 	add.w	fp, fp, #4294967295
    aa26:	d327      	bcc.n	aa78 <__udivdi3+0x2f4>
    aa28:	1ae4      	subs	r4, r4, r3
    aa2a:	4639      	mov	r1, r7
    aa2c:	4620      	mov	r0, r4
    aa2e:	f7ff fb77 	bl	a120 <__aeabi_uidiv>
    aa32:	4639      	mov	r1, r7
    aa34:	4681      	mov	r9, r0
    aa36:	4620      	mov	r0, r4
    aa38:	f7ff fca0 	bl	a37c <__aeabi_uidivmod>
    aa3c:	9800      	ldr	r0, [sp, #0]
    aa3e:	fb0a f309 	mul.w	r3, sl, r9
    aa42:	fa1f fc80 	uxth.w	ip, r0
    aa46:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    aa4a:	42a3      	cmp	r3, r4
    aa4c:	d908      	bls.n	aa60 <__udivdi3+0x2dc>
    aa4e:	1964      	adds	r4, r4, r5
    aa50:	f109 39ff 	add.w	r9, r9, #4294967295
    aa54:	d204      	bcs.n	aa60 <__udivdi3+0x2dc>
    aa56:	42a3      	cmp	r3, r4
    aa58:	bf84      	itt	hi
    aa5a:	f109 39ff 	addhi.w	r9, r9, #4294967295
    aa5e:	1964      	addhi	r4, r4, r5
    aa60:	fa08 f806 	lsl.w	r8, r8, r6
    aa64:	1ae4      	subs	r4, r4, r3
    aa66:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    aa6a:	e706      	b.n	a87a <__udivdi3+0xf6>
    aa6c:	455b      	cmp	r3, fp
    aa6e:	bf84      	itt	hi
    aa70:	f109 39ff 	addhi.w	r9, r9, #4294967295
    aa74:	44bb      	addhi	fp, r7
    aa76:	e76b      	b.n	a950 <__udivdi3+0x1cc>
    aa78:	42a3      	cmp	r3, r4
    aa7a:	bf84      	itt	hi
    aa7c:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    aa80:	1964      	addhi	r4, r4, r5
    aa82:	e7d1      	b.n	aa28 <__udivdi3+0x2a4>
    aa84:	45455247 	.word	0x45455247
    aa88:	48535f4e 	.word	0x48535f4e
    aa8c:	004c4c45 	.word	0x004c4c45
    aa90:	4853554d 	.word	0x4853554d
    aa94:	4d4f4f52 	.word	0x4d4f4f52
    aa98:	00000000 	.word	0x00000000
    aa9c:	4847494c 	.word	0x4847494c
    aaa0:	4e494e54 	.word	0x4e494e54
    aaa4:	00000047 	.word	0x00000047
    aaa8:	6b636950 	.word	0x6b636950
    aaac:	75206465 	.word	0x75206465
    aab0:	73252070 	.word	0x73252070
    aab4:	00000000 	.word	0x00000000
    aab8:	79616c70 	.word	0x79616c70
    aabc:	2c317265 	.word	0x2c317265
    aac0:	63697020 	.word	0x63697020
    aac4:	2064656b 	.word	0x2064656b
    aac8:	202c7075 	.word	0x202c7075
    aacc:	00005325 	.word	0x00005325
    aad0:	79616c70 	.word	0x79616c70
    aad4:	2c317265 	.word	0x2c317265
    aad8:	65737520 	.word	0x65737520
    aadc:	25202c64 	.word	0x25202c64
    aae0:	00000053 	.word	0x00000053
    aae4:	6c666552 	.word	0x6c666552
    aae8:	69746365 	.word	0x69746365
    aaec:	73206576 	.word	0x73206576
    aaf0:	6f736e65 	.word	0x6f736e65
    aaf4:	65732072 	.word	0x65732072
    aaf8:	73207365 	.word	0x73207365
    aafc:	74656d6f 	.word	0x74656d6f
    ab00:	676e6968 	.word	0x676e6968
    ab04:	00000d0a 	.word	0x00000d0a
    ab08:	00594548 	.word	0x00594548
    ab0c:	25207325 	.word	0x25207325
    ab10:	00000073 	.word	0x00000073
    ab14:	6c6c6548 	.word	0x6c6c6548
    ab18:	0000006f 	.word	0x0000006f
    ab1c:	6c726f57 	.word	0x6c726f57
    ab20:	00000064 	.word	0x00000064
    ab24:	70616548 	.word	0x70616548
    ab28:	646e6120 	.word	0x646e6120
    ab2c:	61747320 	.word	0x61747320
    ab30:	63206b63 	.word	0x63206b63
    ab34:	696c6c6f 	.word	0x696c6c6f
    ab38:	6e6f6973 	.word	0x6e6f6973
    ab3c:	0000000a 	.word	0x0000000a

0000ab40 <g_pdma_status_mask>:
    ab40:	000c0003 00c00030 0c000300 c0003000     ....0........0..

0000ab50 <g_config_reg_lut>:
    ab50:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    ab60:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    ab70:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    ab80:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    ab90:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    aba0:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    abb0:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    abc0:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0000abd0 <g_gpio_irqn_lut>:
    abd0:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
    abe0:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
    abf0:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
    ac00:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0000ac10 <dac_byte01_reg_lut>:
    ac10:	40020500 40020504 40020508              ...@...@...@

0000ac1c <dac_byte2_reg_lut>:
    ac1c:	4002006c 400200ac 400200ec 642f2e2e     l..@...@...@../d
    ac2c:	65766972 432f7372 5565726f 61545241     rivers/CoreUARTa
    ac3c:	632f6270 5f65726f 74726175 6270615f     pb/core_uart_apb
    ac4c:	0000632e                                .c..

0000ac50 <C.18.2576>:
    ac50:	00000001 00000002 00000004 00000001     ................

0000ac60 <_global_impure_ptr>:
    ac60:	20000058 00000043 0000000a              X.. C.......

0000ac6c <blanks.3595>:
    ac6c:	20202020 20202020 20202020 20202020                     

0000ac7c <zeroes.3596>:
    ac7c:	30303030 30303030 30303030 30303030     0000000000000000
    ac8c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    ac9c:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    acac:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    acbc:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    accc:	00000030                                0...

0000acd0 <blanks.3577>:
    acd0:	20202020 20202020 20202020 20202020                     

0000ace0 <zeroes.3578>:
    ace0:	30303030 30303030 30303030 30303030     0000000000000000
    acf0:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0000ad00 <__sf_fake_stdin>:
	...

0000ad20 <__sf_fake_stdout>:
	...

0000ad40 <__sf_fake_stderr>:
	...

0000ad60 <charset>:
    ad60:	0000ad98                                ....

0000ad64 <lconv>:
    ad64:	0000ad94 0000ac9c 0000ac9c 0000ac9c     ................
    ad74:	0000ac9c 0000ac9c 0000ac9c 0000ac9c     ................
    ad84:	0000ac9c 0000ac9c ffffffff ffffffff     ................
    ad94:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
    ada4:	00000000                                ....

0000ada8 <__mprec_tens>:
    ada8:	00000000 3ff00000 00000000 40240000     .......?......$@
    adb8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    adc8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    add8:	00000000 412e8480 00000000 416312d0     .......A......cA
    ade8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    adf8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    ae08:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    ae18:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    ae28:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    ae38:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    ae48:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    ae58:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    ae68:	79d99db4 44ea7843                       ...yCx.D

0000ae70 <p05.2463>:
    ae70:	00000005 00000019 0000007d 00000000     ........}.......

0000ae80 <__mprec_bigtens>:
    ae80:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    ae90:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    aea0:	7f73bf3c 75154fdd                       <.s..O.u

0000aea8 <__mprec_tinytens>:
    aea8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    aeb8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    aec8:	64ac6f43 0ac80628                       Co.d(...

0000aed0 <_init>:
    aed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    aed2:	bf00      	nop
    aed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    aed6:	bc08      	pop	{r3}
    aed8:	469e      	mov	lr, r3
    aeda:	4770      	bx	lr

0000aedc <_fini>:
    aedc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    aede:	bf00      	nop
    aee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    aee2:	bc08      	pop	{r3}
    aee4:	469e      	mov	lr, r3
    aee6:	4770      	bx	lr

0000aee8 <__frame_dummy_init_array_entry>:
    aee8:	0485 0000                                   ....

0000aeec <__do_global_dtors_aux_fini_array_entry>:
    aeec:	0471 0000                                   q...
