// This code snippet is a Verilog program that implements a 4-bit calculator
// with basic arithmetic operations such as addition, subtraction, multiplication,
// and division. It takes two 4-bit inputs and outputs the result in a 4-bit register.

module calculator(
      input [3:0] input1,
      input [3:0] input2,
      output [3:0] result
      );
      
   reg [3:0] tmp_result; // temporary result register
   reg [1:0] operation; // control signal for operation selection
   
   always @(input1, input2, operation) begin
      case (operation)
         2'b00: tmp_result = input1 + input2; // addition operation
         2'b01: tmp_result = input1 - input2; // subtraction operation
         2'b10: tmp_result = input1 * input2; // multiplication operation
         2'b11: tmp_result = input1 / input2; // division operation
      endcase
   end
   
   always @(tmp_result) begin
      result = tmp_result; // output the result to the result register
   end
   
   always @(posedge clk) begin
      operation <= input3; // update the control signal on positive clock edge
   end
endmodule